(DELAYFILE
(SDFVERSION "OVI 2.1")
(DESIGN "cache")
(DATE "Wed May 19 18:54:48 2021")
(VENDOR "typical")
(PROGRAM "Synopsys Design Compiler cmos")
(VERSION "N-2017.09-SP2")
(DIVIDER /)
(VOLTAGE 1.32:1.08:1.08)
(PROCESS "fast:slow:slow")
(TEMPERATURE -40.00:125.00:125.00)
(TIMESCALE 1ns)
(CELL
  (CELLTYPE "cache")
  (INSTANCE)
  (DELAY
    (ABSOLUTE
    (INTERCONNECT cache_controller_U/U496/Y U43/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U495/Y U42/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U494/Y U41/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[3] U40/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U12/Y U39/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U31/Y U38/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[4] U37/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U46/Y U36/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U80/Y U35/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U115/Y U34/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U114/Y U33/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U113/Y U32/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U111/Y U31/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U109/Y U30/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U108/Y U29/A (0.000:0.000:0.000))
    (INTERCONNECT U8/Y U28/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U105/Y U27/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U103/Y U26/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U101/Y U25/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U78/Y U24/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U100/Y U23/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U99/Y U22/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U98/Y U21/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U97/Y U20/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U96/Y U19/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U95/Y U18/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U94/Y U17/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U93/Y U16/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U92/Y U15/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U91/Y U14/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U90/Y U13/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U89/Y U12/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U81/Y U11/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U88/Y U10/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U77/Y U9/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U208/Y U8/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U45/Y U7/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U112/Y U6/A (0.000:0.000:0.000))
    (INTERCONNECT U6/Y U5/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[1] U4/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[2] U3/A (0.000:0.000:0.000))
    (INTERCONNECT U1/Y U2/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U11/Y U1/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U141/Y cache_controller_U/U549/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U481/Y cache_controller_U/U549/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U145/Y cache_controller_U/U549/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U688/Y cache_controller_U/U549/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U119/Y cache_controller_U/U549/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U195/Y cache_controller_U/U548/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U264/Y cache_controller_U/U548/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U186/Y cache_controller_U/U548/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U236/Y cache_controller_U/U548/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U147/Y cache_controller_U/U548/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U195/Y cache_controller_U/U547/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U28/Y cache_controller_U/U547/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U186/Y cache_controller_U/U547/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U189/Y cache_controller_U/U547/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U212/Y cache_controller_U/U547/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U141/Y cache_controller_U/U546/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U488/Y cache_controller_U/U546/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U145/Y cache_controller_U/U546/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U252/Y cache_controller_U/U546/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U150/Y cache_controller_U/U546/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U141/Y cache_controller_U/U545/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U706/Y cache_controller_U/U545/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U145/Y cache_controller_U/U545/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U40/Y cache_controller_U/U545/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U104/Y cache_controller_U/U545/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U938/Y cache_controller_U/U544/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U141/Y cache_controller_U/U543/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U44/Y cache_controller_U/U543/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U145/Y cache_controller_U/U543/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U254/Y cache_controller_U/U543/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U86/Y cache_controller_U/U543/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U195/Y cache_controller_U/U542/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U699/Y cache_controller_U/U542/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U186/Y cache_controller_U/U542/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U677/Y cache_controller_U/U542/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U151/Y cache_controller_U/U542/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1079/Y cache_controller_U/U541/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U195/Y cache_controller_U/U540/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U29/Y cache_controller_U/U540/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U186/Y cache_controller_U/U540/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U25/Y cache_controller_U/U540/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U154/Y cache_controller_U/U540/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U195/Y cache_controller_U/U539/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U701/Y cache_controller_U/U539/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U186/Y cache_controller_U/U539/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U233/Y cache_controller_U/U539/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U153/Y cache_controller_U/U539/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U195/Y cache_controller_U/U538/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U262/Y cache_controller_U/U538/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U186/Y cache_controller_U/U538/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U188/Y cache_controller_U/U538/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U157/Y cache_controller_U/U538/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U141/Y cache_controller_U/U537/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U259/Y cache_controller_U/U537/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U145/Y cache_controller_U/U537/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U39/Y cache_controller_U/U537/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U204/Y cache_controller_U/U537/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U141/Y cache_controller_U/U536/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U27/Y cache_controller_U/U536/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U145/Y cache_controller_U/U536/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U24/Y cache_controller_U/U536/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U152/Y cache_controller_U/U536/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U141/Y cache_controller_U/U535/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U41/Y cache_controller_U/U535/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U145/Y cache_controller_U/U535/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U232/Y cache_controller_U/U535/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U163/Y cache_controller_U/U535/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1127/Y cache_controller_U/U534/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U141/Y cache_controller_U/U533/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U493/Y cache_controller_U/U533/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U145/Y cache_controller_U/U533/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U23/Y cache_controller_U/U533/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U162/Y cache_controller_U/U533/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U141/Y cache_controller_U/U532/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1166/Y cache_controller_U/U532/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U145/Y cache_controller_U/U532/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U201/Y cache_controller_U/U532/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U149/Y cache_controller_U/U532/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1166/Y cache_controller_U/U531/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1136/Y cache_controller_U/U530/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U195/Y cache_controller_U/U529/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U703/Y cache_controller_U/U529/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U186/Y cache_controller_U/U529/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U697/Y cache_controller_U/U529/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U206/Y cache_controller_U/U529/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U141/Y cache_controller_U/U528/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U487/Y cache_controller_U/U528/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U145/Y cache_controller_U/U528/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1084/Y cache_controller_U/U528/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U124/Y cache_controller_U/U528/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1084/Y cache_controller_U/U527/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U195/Y cache_controller_U/U526/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U43/Y cache_controller_U/U526/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U186/Y cache_controller_U/U526/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U249/Y cache_controller_U/U526/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U82/Y cache_controller_U/U526/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1100/Y cache_controller_U/U525/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U195/Y cache_controller_U/U524/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U30/Y cache_controller_U/U524/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U186/Y cache_controller_U/U524/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U198/Y cache_controller_U/U524/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U148/Y cache_controller_U/U524/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U902/Y cache_controller_U/U523/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U195/Y cache_controller_U/U522/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U207/Y cache_controller_U/U522/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U186/Y cache_controller_U/U522/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U194/Y cache_controller_U/U522/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U155/Y cache_controller_U/U522/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U858/Y cache_controller_U/U521/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U869/Y cache_controller_U/U520/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U177/Y cache_controller_U/U519/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U26/Y cache_controller_U/U519/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U133/Y cache_controller_U/U519/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[1] cache_controller_U/U519/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U136/Y cache_controller_U/U519/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[97] cache_controller_U/U519/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U176/Y cache_controller_U/U518/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U28/Y cache_controller_U/U518/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U194/Y cache_controller_U/U518/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[12] cache_controller_U/U518/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U67/Y cache_controller_U/U518/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[108] cache_controller_U/U518/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U181/Y cache_controller_U/U517/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U41/Y cache_controller_U/U517/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U194/Y cache_controller_U/U517/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[5] cache_controller_U/U517/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U67/Y cache_controller_U/U517/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[101] cache_controller_U/U517/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U181/Y cache_controller_U/U516/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U27/Y cache_controller_U/U516/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U194/Y cache_controller_U/U516/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[8] cache_controller_U/U516/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U67/Y cache_controller_U/U516/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[104] cache_controller_U/U516/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U174/Y cache_controller_U/U515/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U40/Y cache_controller_U/U515/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U66/Y cache_controller_U/U515/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[23] cache_controller_U/U515/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U136/Y cache_controller_U/U515/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[87] cache_controller_U/U515/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U180/Y cache_controller_U/U514/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U19/Y cache_controller_U/U514/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[8] cache_controller_U/U514/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U190/Y cache_controller_U/U514/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U183/Y cache_controller_U/U514/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[40] cache_controller_U/U514/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U3/Y cache_controller_U/U513/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U220/Y cache_controller_U/U513/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U140/Y cache_controller_U/U513/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[14] cache_controller_U/U513/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U192/Y cache_controller_U/U513/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[14] cache_controller_U/U513/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U3/Y cache_controller_U/U512/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U255/Y cache_controller_U/U512/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U187/Y cache_controller_U/U512/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[25] cache_controller_U/U512/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U182/Y cache_controller_U/U512/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[25] cache_controller_U/U512/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U3/Y cache_controller_U/U511/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U33/Y cache_controller_U/U511/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U187/Y cache_controller_U/U511/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[3] cache_controller_U/U511/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U183/Y cache_controller_U/U511/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[3] cache_controller_U/U511/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U3/Y cache_controller_U/U510/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U256/Y cache_controller_U/U510/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U187/Y cache_controller_U/U510/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[6] cache_controller_U/U510/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U184/Y cache_controller_U/U510/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[6] cache_controller_U/U510/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U3/Y cache_controller_U/U509/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U259/Y cache_controller_U/U509/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U140/Y cache_controller_U/U509/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[11] cache_controller_U/U509/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U135/Y cache_controller_U/U509/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[11] cache_controller_U/U509/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U83/Y cache_controller_U/U508/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U24/Y cache_controller_U/U508/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U185/Y cache_controller_U/U508/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[8] cache_controller_U/U508/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U184/Y cache_controller_U/U508/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[72] cache_controller_U/U508/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U176/Y cache_controller_U/U507/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U29/Y cache_controller_U/U507/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U194/Y cache_controller_U/U507/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[19] cache_controller_U/U507/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U135/Y cache_controller_U/U507/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[115] cache_controller_U/U507/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U83/Y cache_controller_U/U506/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U235/Y cache_controller_U/U506/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U185/Y cache_controller_U/U506/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[11] cache_controller_U/U506/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U184/Y cache_controller_U/U506/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[75] cache_controller_U/U506/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U176/Y cache_controller_U/U505/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U43/Y cache_controller_U/U505/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U194/Y cache_controller_U/U505/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[22] cache_controller_U/U505/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U135/Y cache_controller_U/U505/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[118] cache_controller_U/U505/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U83/Y cache_controller_U/U504/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U236/Y cache_controller_U/U504/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U185/Y cache_controller_U/U504/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[15] cache_controller_U/U504/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U184/Y cache_controller_U/U504/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[79] cache_controller_U/U504/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U83/Y cache_controller_U/U503/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U25/Y cache_controller_U/U503/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U185/Y cache_controller_U/U503/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[19] cache_controller_U/U503/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U136/Y cache_controller_U/U503/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[83] cache_controller_U/U503/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U177/Y cache_controller_U/U502/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U487/Y cache_controller_U/U502/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U133/Y cache_controller_U/U502/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[27] cache_controller_U/U502/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U135/Y cache_controller_U/U502/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[123] cache_controller_U/U502/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U177/Y cache_controller_U/U501/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U44/Y cache_controller_U/U501/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U133/Y cache_controller_U/U501/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[29] cache_controller_U/U501/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U135/Y cache_controller_U/U501/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[125] cache_controller_U/U501/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U178/Y cache_controller_U/U500/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U22/Y cache_controller_U/U500/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[1] cache_controller_U/U500/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U66/Y cache_controller_U/U500/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U184/Y cache_controller_U/U500/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[65] cache_controller_U/U500/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U178/Y cache_controller_U/U499/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U39/Y cache_controller_U/U499/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[3] cache_controller_U/U499/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U66/Y cache_controller_U/U499/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U184/Y cache_controller_U/U499/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[67] cache_controller_U/U499/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U178/Y cache_controller_U/U498/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U23/Y cache_controller_U/U498/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U185/Y cache_controller_U/U498/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[6] cache_controller_U/U498/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U184/Y cache_controller_U/U498/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[70] cache_controller_U/U498/C1 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[0] cache_controller_U/U497/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U67/Y cache_controller_U/U497/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[0] cache_controller_U/U497/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U140/Y cache_controller_U/U497/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U10/Y cache_controller_U/U497/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U3/Y cache_controller_U/U497/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U604/Y cache_controller_U/U496/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U31/Y cache_controller_U/U496/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[7] cache_controller_U/U496/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U191/Y cache_controller_U/U496/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U623/Y cache_controller_U/U495/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U31/Y cache_controller_U/U495/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[19] cache_controller_U/U495/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U191/Y cache_controller_U/U495/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U589/Y cache_controller_U/U494/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U31/Y cache_controller_U/U494/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[5] cache_controller_U/U494/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U191/Y cache_controller_U/U494/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1236/Y cache_controller_U/U493/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1242/Y cache_controller_U/U492/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1243/Y cache_controller_U/U491/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1244/Y cache_controller_U/U490/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1246/Y cache_controller_U/U489/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1247/Y cache_controller_U/U488/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1248/Y cache_controller_U/U487/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U776/Y cache_controller_U/U486/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U777/Y cache_controller_U/U485/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U800/Y cache_controller_U/U484/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U801/Y cache_controller_U/U483/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U799/Y cache_controller_U/U482/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1252/Y cache_controller_U/U481/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1253/Y cache_controller_U/U480/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1255/Y cache_controller_U/U479/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1256/Y cache_controller_U/U478/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/state_reg\[2\]/Q cache_controller_U/U477/A0N (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U167/Y cache_controller_U/U477/A1N (0.000:0.000:0.000))
    (INTERCONNECT proc_reset cache_controller_U/U477/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U180/Y cache_controller_U/U476/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U8/Y cache_controller_U/U476/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[2] cache_controller_U/U476/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U189/Y cache_controller_U/U476/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U183/Y cache_controller_U/U476/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[34] cache_controller_U/U476/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U476/Y cache_controller_U/U475/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U174/Y cache_controller_U/U474/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U254/Y cache_controller_U/U474/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U66/Y cache_controller_U/U474/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[29] cache_controller_U/U474/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U136/Y cache_controller_U/U474/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[93] cache_controller_U/U474/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U474/Y cache_controller_U/U473/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U174/Y cache_controller_U/U472/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U201/Y cache_controller_U/U472/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U66/Y cache_controller_U/U472/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[24] cache_controller_U/U472/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U136/Y cache_controller_U/U472/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[88] cache_controller_U/U472/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U472/Y cache_controller_U/U471/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U174/Y cache_controller_U/U470/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U198/Y cache_controller_U/U470/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U66/Y cache_controller_U/U470/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[20] cache_controller_U/U470/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U184/Y cache_controller_U/U470/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[84] cache_controller_U/U470/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U470/Y cache_controller_U/U469/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U13/Y cache_controller_U/U468/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U15/Y cache_controller_U/U467/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U83/Y cache_controller_U/U466/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U697/Y cache_controller_U/U466/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U185/Y cache_controller_U/U466/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[13] cache_controller_U/U466/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U184/Y cache_controller_U/U466/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[77] cache_controller_U/U466/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U466/Y cache_controller_U/U465/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U176/Y cache_controller_U/U464/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U207/Y cache_controller_U/U464/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U194/Y cache_controller_U/U464/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[16] cache_controller_U/U464/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U135/Y cache_controller_U/U464/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[112] cache_controller_U/U464/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U464/Y cache_controller_U/U463/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U83/Y cache_controller_U/U462/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U189/Y cache_controller_U/U462/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U185/Y cache_controller_U/U462/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[12] cache_controller_U/U462/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U136/Y cache_controller_U/U462/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[76] cache_controller_U/U462/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U462/Y cache_controller_U/U461/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U173/Y cache_controller_U/U460/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/state_reg\[1\]/Q cache_controller_U/U460/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U501/Y cache_controller_U/U459/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U177/Y cache_controller_U/U458/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U481/Y cache_controller_U/U458/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U133/Y cache_controller_U/U458/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[30] cache_controller_U/U458/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U135/Y cache_controller_U/U458/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[126] cache_controller_U/U458/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U458/Y cache_controller_U/U457/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U177/Y cache_controller_U/U456/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U492/Y cache_controller_U/U456/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U133/Y cache_controller_U/U456/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[28] cache_controller_U/U456/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U135/Y cache_controller_U/U456/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[124] cache_controller_U/U456/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U456/Y cache_controller_U/U455/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U177/Y cache_controller_U/U454/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U489/Y cache_controller_U/U454/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U133/Y cache_controller_U/U454/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[26] cache_controller_U/U454/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U135/Y cache_controller_U/U454/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[122] cache_controller_U/U454/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U454/Y cache_controller_U/U453/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U177/Y cache_controller_U/U452/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U488/Y cache_controller_U/U452/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U133/Y cache_controller_U/U452/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[25] cache_controller_U/U452/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U135/Y cache_controller_U/U452/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[121] cache_controller_U/U452/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U452/Y cache_controller_U/U451/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U177/Y cache_controller_U/U450/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1166/Y cache_controller_U/U450/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U133/Y cache_controller_U/U450/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[24] cache_controller_U/U450/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U135/Y cache_controller_U/U450/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[120] cache_controller_U/U450/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U450/Y cache_controller_U/U449/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U64/Y cache_controller_U/U448/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U176/Y cache_controller_U/U447/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1136/Y cache_controller_U/U447/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U194/Y cache_controller_U/U447/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[14] cache_controller_U/U447/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U67/Y cache_controller_U/U447/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[110] cache_controller_U/U447/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U447/Y cache_controller_U/U446/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U181/Y cache_controller_U/U445/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1127/Y cache_controller_U/U445/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U194/Y cache_controller_U/U445/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[11] cache_controller_U/U445/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U67/Y cache_controller_U/U445/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[107] cache_controller_U/U445/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U445/Y cache_controller_U/U444/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U181/Y cache_controller_U/U443/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U42/Y cache_controller_U/U443/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U194/Y cache_controller_U/U443/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[7] cache_controller_U/U443/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U67/Y cache_controller_U/U443/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[103] cache_controller_U/U443/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U443/Y cache_controller_U/U442/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U181/Y cache_controller_U/U441/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U493/Y cache_controller_U/U441/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U194/Y cache_controller_U/U441/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[6] cache_controller_U/U441/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U67/Y cache_controller_U/U441/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[102] cache_controller_U/U441/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U441/Y cache_controller_U/U440/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U177/Y cache_controller_U/U439/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1100/Y cache_controller_U/U439/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U133/Y cache_controller_U/U439/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[2] cache_controller_U/U439/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U67/Y cache_controller_U/U439/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[98] cache_controller_U/U439/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U439/Y cache_controller_U/U438/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U174/Y cache_controller_U/U437/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1084/Y cache_controller_U/U437/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U66/Y cache_controller_U/U437/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[27] cache_controller_U/U437/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U136/Y cache_controller_U/U437/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[91] cache_controller_U/U437/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U437/Y cache_controller_U/U436/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U174/Y cache_controller_U/U435/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1079/Y cache_controller_U/U435/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U66/Y cache_controller_U/U435/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[26] cache_controller_U/U435/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U136/Y cache_controller_U/U435/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[90] cache_controller_U/U435/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U435/Y cache_controller_U/U434/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U83/Y cache_controller_U/U433/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U233/Y cache_controller_U/U433/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U185/Y cache_controller_U/U433/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[17] cache_controller_U/U433/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U136/Y cache_controller_U/U433/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[81] cache_controller_U/U433/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U63/Y cache_controller_U/U432/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U178/Y cache_controller_U/U431/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U231/Y cache_controller_U/U431/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[2] cache_controller_U/U431/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U66/Y cache_controller_U/U431/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U184/Y cache_controller_U/U431/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[66] cache_controller_U/U431/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U431/Y cache_controller_U/U430/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U175/Y cache_controller_U/U429/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U219/Y cache_controller_U/U429/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[31] cache_controller_U/U429/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U189/Y cache_controller_U/U429/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U184/Y cache_controller_U/U429/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[63] cache_controller_U/U429/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U429/Y cache_controller_U/U428/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U65/Y cache_controller_U/U427/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U175/Y cache_controller_U/U426/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U38/Y cache_controller_U/U426/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[28] cache_controller_U/U426/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U189/Y cache_controller_U/U426/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U184/Y cache_controller_U/U426/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[60] cache_controller_U/U426/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U426/Y cache_controller_U/U425/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U175/Y cache_controller_U/U424/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U490/Y cache_controller_U/U424/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[26] cache_controller_U/U424/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U189/Y cache_controller_U/U424/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U182/Y cache_controller_U/U424/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[58] cache_controller_U/U424/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U175/Y cache_controller_U/U423/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U218/Y cache_controller_U/U423/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[18] cache_controller_U/U423/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U190/Y cache_controller_U/U423/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U182/Y cache_controller_U/U423/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[50] cache_controller_U/U423/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U423/Y cache_controller_U/U422/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U180/Y cache_controller_U/U421/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U478/Y cache_controller_U/U421/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[16] cache_controller_U/U421/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U190/Y cache_controller_U/U421/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U182/Y cache_controller_U/U421/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[48] cache_controller_U/U421/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U421/Y cache_controller_U/U420/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U180/Y cache_controller_U/U419/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U479/Y cache_controller_U/U419/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[14] cache_controller_U/U419/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U190/Y cache_controller_U/U419/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U182/Y cache_controller_U/U419/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[46] cache_controller_U/U419/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U419/Y cache_controller_U/U418/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U180/Y cache_controller_U/U417/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U37/Y cache_controller_U/U417/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[13] cache_controller_U/U417/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U190/Y cache_controller_U/U417/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U182/Y cache_controller_U/U417/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[45] cache_controller_U/U417/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U417/Y cache_controller_U/U416/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U70/Y cache_controller_U/U415/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U75/Y cache_controller_U/U415/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[12] cache_controller_U/U415/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U190/Y cache_controller_U/U415/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U183/Y cache_controller_U/U415/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[44] cache_controller_U/U415/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U415/Y cache_controller_U/U414/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U70/Y cache_controller_U/U413/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U491/Y cache_controller_U/U413/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[11] cache_controller_U/U413/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U190/Y cache_controller_U/U413/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U183/Y cache_controller_U/U413/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[43] cache_controller_U/U413/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U413/Y cache_controller_U/U412/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U70/Y cache_controller_U/U411/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U166/Y cache_controller_U/U411/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[9] cache_controller_U/U411/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U190/Y cache_controller_U/U411/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U183/Y cache_controller_U/U411/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[41] cache_controller_U/U411/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U411/Y cache_controller_U/U410/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U180/Y cache_controller_U/U409/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U254/Y cache_controller_U/U409/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[3] cache_controller_U/U409/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U190/Y cache_controller_U/U409/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U183/Y cache_controller_U/U409/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[35] cache_controller_U/U409/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U409/Y cache_controller_U/U408/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U180/Y cache_controller_U/U407/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U252/Y cache_controller_U/U407/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[1] cache_controller_U/U407/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U189/Y cache_controller_U/U407/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U183/Y cache_controller_U/U407/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[33] cache_controller_U/U407/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U407/Y cache_controller_U/U406/A (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[32] cache_controller_U/U405/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U67/Y cache_controller_U/U405/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U190/Y cache_controller_U/U405/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[0] cache_controller_U/U405/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U36/Y cache_controller_U/U405/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U180/Y cache_controller_U/U405/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U405/Y cache_controller_U/U404/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U3/Y cache_controller_U/U403/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U938/Y cache_controller_U/U403/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U187/Y cache_controller_U/U403/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[31] cache_controller_U/U403/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U183/Y cache_controller_U/U403/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[31] cache_controller_U/U403/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U403/Y cache_controller_U/U402/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U3/Y cache_controller_U/U401/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U222/Y cache_controller_U/U401/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U187/Y cache_controller_U/U401/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[30] cache_controller_U/U401/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U183/Y cache_controller_U/U401/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[30] cache_controller_U/U401/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U401/Y cache_controller_U/U400/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U3/Y cache_controller_U/U399/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U251/Y cache_controller_U/U399/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U187/Y cache_controller_U/U399/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[29] cache_controller_U/U399/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U183/Y cache_controller_U/U399/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[29] cache_controller_U/U399/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U399/Y cache_controller_U/U398/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U3/Y cache_controller_U/U397/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U230/Y cache_controller_U/U397/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U187/Y cache_controller_U/U397/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[28] cache_controller_U/U397/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U183/Y cache_controller_U/U397/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[28] cache_controller_U/U397/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U397/Y cache_controller_U/U396/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U3/Y cache_controller_U/U395/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U221/Y cache_controller_U/U395/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U187/Y cache_controller_U/U395/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[27] cache_controller_U/U395/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U183/Y cache_controller_U/U395/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[27] cache_controller_U/U395/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U395/Y cache_controller_U/U394/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U3/Y cache_controller_U/U393/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U229/Y cache_controller_U/U393/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U187/Y cache_controller_U/U393/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[26] cache_controller_U/U393/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U135/Y cache_controller_U/U393/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[26] cache_controller_U/U393/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U393/Y cache_controller_U/U392/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U3/Y cache_controller_U/U391/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U228/Y cache_controller_U/U391/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U187/Y cache_controller_U/U391/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[24] cache_controller_U/U391/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U184/Y cache_controller_U/U391/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[24] cache_controller_U/U391/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U391/Y cache_controller_U/U390/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U3/Y cache_controller_U/U389/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U483/Y cache_controller_U/U389/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U187/Y cache_controller_U/U389/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[23] cache_controller_U/U389/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U183/Y cache_controller_U/U389/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[23] cache_controller_U/U389/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U389/Y cache_controller_U/U388/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U3/Y cache_controller_U/U387/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U227/Y cache_controller_U/U387/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U187/Y cache_controller_U/U387/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[22] cache_controller_U/U387/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U135/Y cache_controller_U/U387/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[22] cache_controller_U/U387/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U387/Y cache_controller_U/U386/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U3/Y cache_controller_U/U385/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U485/Y cache_controller_U/U385/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U187/Y cache_controller_U/U385/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[21] cache_controller_U/U385/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U135/Y cache_controller_U/U385/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[21] cache_controller_U/U385/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U385/Y cache_controller_U/U384/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U3/Y cache_controller_U/U383/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U226/Y cache_controller_U/U383/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U140/Y cache_controller_U/U383/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[20] cache_controller_U/U383/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U135/Y cache_controller_U/U383/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[20] cache_controller_U/U383/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U383/Y cache_controller_U/U382/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U3/Y cache_controller_U/U381/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U225/Y cache_controller_U/U381/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U140/Y cache_controller_U/U381/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[19] cache_controller_U/U381/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U135/Y cache_controller_U/U381/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[19] cache_controller_U/U381/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U381/Y cache_controller_U/U380/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U3/Y cache_controller_U/U379/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U902/Y cache_controller_U/U379/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U140/Y cache_controller_U/U379/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[18] cache_controller_U/U379/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U135/Y cache_controller_U/U379/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[18] cache_controller_U/U379/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U379/Y cache_controller_U/U378/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U3/Y cache_controller_U/U377/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U484/Y cache_controller_U/U377/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U140/Y cache_controller_U/U377/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[17] cache_controller_U/U377/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U182/Y cache_controller_U/U377/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[17] cache_controller_U/U377/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U377/Y cache_controller_U/U376/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U3/Y cache_controller_U/U375/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U486/Y cache_controller_U/U375/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U140/Y cache_controller_U/U375/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[15] cache_controller_U/U375/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U136/Y cache_controller_U/U375/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[15] cache_controller_U/U375/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U375/Y cache_controller_U/U374/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U3/Y cache_controller_U/U373/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U482/Y cache_controller_U/U373/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U140/Y cache_controller_U/U373/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[13] cache_controller_U/U373/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U135/Y cache_controller_U/U373/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[13] cache_controller_U/U373/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U373/Y cache_controller_U/U372/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U3/Y cache_controller_U/U371/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U253/Y cache_controller_U/U371/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U140/Y cache_controller_U/U371/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[12] cache_controller_U/U371/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U135/Y cache_controller_U/U371/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[12] cache_controller_U/U371/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U371/Y cache_controller_U/U370/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U3/Y cache_controller_U/U369/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U241/Y cache_controller_U/U369/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U140/Y cache_controller_U/U369/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[10] cache_controller_U/U369/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U67/Y cache_controller_U/U369/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[10] cache_controller_U/U369/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U369/Y cache_controller_U/U368/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U3/Y cache_controller_U/U367/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U480/Y cache_controller_U/U367/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U187/Y cache_controller_U/U367/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[9] cache_controller_U/U367/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U183/Y cache_controller_U/U367/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[9] cache_controller_U/U367/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U367/Y cache_controller_U/U366/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U3/Y cache_controller_U/U365/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U224/Y cache_controller_U/U365/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U187/Y cache_controller_U/U365/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[8] cache_controller_U/U365/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U136/Y cache_controller_U/U365/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[8] cache_controller_U/U365/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U365/Y cache_controller_U/U364/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U3/Y cache_controller_U/U363/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U869/Y cache_controller_U/U363/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U187/Y cache_controller_U/U363/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[7] cache_controller_U/U363/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U136/Y cache_controller_U/U363/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[7] cache_controller_U/U363/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U363/Y cache_controller_U/U362/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U3/Y cache_controller_U/U361/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U223/Y cache_controller_U/U361/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U187/Y cache_controller_U/U361/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[5] cache_controller_U/U361/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U182/Y cache_controller_U/U361/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[5] cache_controller_U/U361/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U361/Y cache_controller_U/U360/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U3/Y cache_controller_U/U359/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U858/Y cache_controller_U/U359/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U187/Y cache_controller_U/U359/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[4] cache_controller_U/U359/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U182/Y cache_controller_U/U359/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[4] cache_controller_U/U359/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U359/Y cache_controller_U/U358/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U177/Y cache_controller_U/U357/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U736/Y cache_controller_U/U357/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U133/Y cache_controller_U/U357/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[4] cache_controller_U/U357/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U67/Y cache_controller_U/U357/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[100] cache_controller_U/U357/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U357/Y cache_controller_U/U356/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U177/Y cache_controller_U/U355/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U269/Y cache_controller_U/U355/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U133/Y cache_controller_U/U355/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[31] cache_controller_U/U355/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U135/Y cache_controller_U/U355/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[127] cache_controller_U/U355/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U355/Y cache_controller_U/U354/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U174/Y cache_controller_U/U353/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U677/Y cache_controller_U/U353/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U185/Y cache_controller_U/U353/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[21] cache_controller_U/U353/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U136/Y cache_controller_U/U353/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[85] cache_controller_U/U353/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U353/Y cache_controller_U/U352/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U177/Y cache_controller_U/U351/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U706/Y cache_controller_U/U351/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U194/Y cache_controller_U/U351/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[23] cache_controller_U/U351/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U135/Y cache_controller_U/U351/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[119] cache_controller_U/U351/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U351/Y cache_controller_U/U350/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U176/Y cache_controller_U/U349/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U701/Y cache_controller_U/U349/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U194/Y cache_controller_U/U349/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[17] cache_controller_U/U349/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U135/Y cache_controller_U/U349/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[113] cache_controller_U/U349/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U349/Y cache_controller_U/U348/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U176/Y cache_controller_U/U347/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U703/Y cache_controller_U/U347/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U194/Y cache_controller_U/U347/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[13] cache_controller_U/U347/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U67/Y cache_controller_U/U347/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[109] cache_controller_U/U347/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U347/Y cache_controller_U/U346/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U176/Y cache_controller_U/U345/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U718/Y cache_controller_U/U345/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U194/Y cache_controller_U/U345/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[18] cache_controller_U/U345/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U135/Y cache_controller_U/U345/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[114] cache_controller_U/U345/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U345/Y cache_controller_U/U344/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U174/Y cache_controller_U/U343/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U688/Y cache_controller_U/U343/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U66/Y cache_controller_U/U343/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[30] cache_controller_U/U343/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U67/Y cache_controller_U/U343/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[94] cache_controller_U/U343/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U343/Y cache_controller_U/U342/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U174/Y cache_controller_U/U341/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U252/Y cache_controller_U/U341/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U66/Y cache_controller_U/U341/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[25] cache_controller_U/U341/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U136/Y cache_controller_U/U341/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[89] cache_controller_U/U341/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U341/Y cache_controller_U/U340/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U176/Y cache_controller_U/U339/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U259/Y cache_controller_U/U339/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U194/Y cache_controller_U/U339/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[3] cache_controller_U/U339/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U67/Y cache_controller_U/U339/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[99] cache_controller_U/U339/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U339/Y cache_controller_U/U338/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U62/Y cache_controller_U/U337/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U174/Y cache_controller_U/U336/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U722/Y cache_controller_U/U336/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U66/Y cache_controller_U/U336/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[28] cache_controller_U/U336/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U67/Y cache_controller_U/U336/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[92] cache_controller_U/U336/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U336/Y cache_controller_U/U335/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U181/Y cache_controller_U/U334/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U709/Y cache_controller_U/U334/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[9] cache_controller_U/U334/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U133/Y cache_controller_U/U334/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U67/Y cache_controller_U/U334/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[105] cache_controller_U/U334/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U334/Y cache_controller_U/U333/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U61/Y cache_controller_U/U332/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U175/Y cache_controller_U/U331/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U681/Y cache_controller_U/U331/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[30] cache_controller_U/U331/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U189/Y cache_controller_U/U331/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U184/Y cache_controller_U/U331/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[62] cache_controller_U/U331/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U331/Y cache_controller_U/U330/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U14/Y cache_controller_U/U329/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U178/Y cache_controller_U/U328/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U184/Y cache_controller_U/U328/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U185/Y cache_controller_U/U328/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[4] cache_controller_U/U328/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U182/Y cache_controller_U/U328/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[68] cache_controller_U/U328/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U328/Y cache_controller_U/U327/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U180/Y cache_controller_U/U326/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U240/Y cache_controller_U/U326/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[7] cache_controller_U/U326/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U190/Y cache_controller_U/U326/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U183/Y cache_controller_U/U326/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[39] cache_controller_U/U326/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U326/Y cache_controller_U/U325/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U70/Y cache_controller_U/U324/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U683/Y cache_controller_U/U324/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[15] cache_controller_U/U324/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U190/Y cache_controller_U/U324/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U182/Y cache_controller_U/U324/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[47] cache_controller_U/U324/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U324/Y cache_controller_U/U323/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U180/Y cache_controller_U/U322/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U690/Y cache_controller_U/U322/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[5] cache_controller_U/U322/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U160/Y cache_controller_U/U322/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U183/Y cache_controller_U/U322/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[37] cache_controller_U/U322/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U322/Y cache_controller_U/U321/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U180/Y cache_controller_U/U320/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U679/Y cache_controller_U/U320/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[6] cache_controller_U/U320/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U189/Y cache_controller_U/U320/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U183/Y cache_controller_U/U320/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[38] cache_controller_U/U320/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U320/Y cache_controller_U/U319/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U180/Y cache_controller_U/U318/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U170/Y cache_controller_U/U318/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[4] cache_controller_U/U318/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U190/Y cache_controller_U/U318/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U183/Y cache_controller_U/U318/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[36] cache_controller_U/U318/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U318/Y cache_controller_U/U317/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U175/Y cache_controller_U/U316/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U692/Y cache_controller_U/U316/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[25] cache_controller_U/U316/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U189/Y cache_controller_U/U316/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U182/Y cache_controller_U/U316/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[57] cache_controller_U/U316/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U316/Y cache_controller_U/U315/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U175/Y cache_controller_U/U314/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U686/Y cache_controller_U/U314/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[21] cache_controller_U/U314/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U189/Y cache_controller_U/U314/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U182/Y cache_controller_U/U314/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[53] cache_controller_U/U314/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U314/Y cache_controller_U/U313/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U175/Y cache_controller_U/U312/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U674/Y cache_controller_U/U312/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[20] cache_controller_U/U312/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U189/Y cache_controller_U/U312/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U182/Y cache_controller_U/U312/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[52] cache_controller_U/U312/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U312/Y cache_controller_U/U311/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U180/Y cache_controller_U/U310/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U20/Y cache_controller_U/U310/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[17] cache_controller_U/U310/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U190/Y cache_controller_U/U310/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U182/Y cache_controller_U/U310/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[49] cache_controller_U/U310/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U310/Y cache_controller_U/U309/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U175/Y cache_controller_U/U308/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U181/Y cache_controller_U/U308/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[27] cache_controller_U/U308/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U189/Y cache_controller_U/U308/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U182/Y cache_controller_U/U308/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[59] cache_controller_U/U308/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U308/Y cache_controller_U/U307/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U175/Y cache_controller_U/U306/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U179/Y cache_controller_U/U306/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[24] cache_controller_U/U306/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U189/Y cache_controller_U/U306/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U182/Y cache_controller_U/U306/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[56] cache_controller_U/U306/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U306/Y cache_controller_U/U305/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U60/Y cache_controller_U/U304/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U59/Y cache_controller_U/U303/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U83/Y cache_controller_U/U302/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U711/Y cache_controller_U/U302/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[9] cache_controller_U/U302/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U66/Y cache_controller_U/U302/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U184/Y cache_controller_U/U302/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[73] cache_controller_U/U302/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U302/Y cache_controller_U/U301/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U83/Y cache_controller_U/U300/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U720/Y cache_controller_U/U300/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U185/Y cache_controller_U/U300/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[18] cache_controller_U/U300/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U136/Y cache_controller_U/U300/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[82] cache_controller_U/U300/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U300/Y cache_controller_U/U299/A (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[64] cache_controller_U/U298/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U67/Y cache_controller_U/U298/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U66/Y cache_controller_U/U298/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[0] cache_controller_U/U298/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U244/Y cache_controller_U/U298/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U178/Y cache_controller_U/U298/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U298/Y cache_controller_U/U297/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U176/Y cache_controller_U/U296/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U699/Y cache_controller_U/U296/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U194/Y cache_controller_U/U296/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[21] cache_controller_U/U296/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U135/Y cache_controller_U/U296/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[117] cache_controller_U/U296/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U296/Y cache_controller_U/U295/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U176/Y cache_controller_U/U294/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U264/Y cache_controller_U/U294/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U194/Y cache_controller_U/U294/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[15] cache_controller_U/U294/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U135/Y cache_controller_U/U294/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[111] cache_controller_U/U294/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U294/Y cache_controller_U/U293/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U181/Y cache_controller_U/U292/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U262/Y cache_controller_U/U292/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U194/Y cache_controller_U/U292/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[10] cache_controller_U/U292/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U67/Y cache_controller_U/U292/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[106] cache_controller_U/U292/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U292/Y cache_controller_U/U291/A (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[96] cache_controller_U/U290/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U67/Y cache_controller_U/U290/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[0] cache_controller_U/U290/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U133/Y cache_controller_U/U290/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U716/Y cache_controller_U/U290/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U181/Y cache_controller_U/U290/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U290/Y cache_controller_U/U289/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U174/Y cache_controller_U/U288/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U249/Y cache_controller_U/U288/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U185/Y cache_controller_U/U288/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[22] cache_controller_U/U288/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U136/Y cache_controller_U/U288/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[86] cache_controller_U/U288/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U288/Y cache_controller_U/U287/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U175/Y cache_controller_U/U286/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U174/Y cache_controller_U/U286/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[19] cache_controller_U/U286/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U190/Y cache_controller_U/U286/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U182/Y cache_controller_U/U286/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[51] cache_controller_U/U286/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U286/Y cache_controller_U/U285/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U175/Y cache_controller_U/U284/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U694/Y cache_controller_U/U284/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[10] cache_controller_U/U284/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U190/Y cache_controller_U/U284/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U183/Y cache_controller_U/U284/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[42] cache_controller_U/U284/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U284/Y cache_controller_U/U283/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U3/Y cache_controller_U/U282/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U234/Y cache_controller_U/U282/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U140/Y cache_controller_U/U282/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[1] cache_controller_U/U282/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U192/Y cache_controller_U/U282/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[1] cache_controller_U/U282/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U497/Y cache_controller_U/U281/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U518/Y cache_controller_U/U280/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U516/Y cache_controller_U/U279/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U517/Y cache_controller_U/U278/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U510/Y cache_controller_U/U277/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U504/Y cache_controller_U/U276/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U506/Y cache_controller_U/U275/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U508/Y cache_controller_U/U274/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U498/Y cache_controller_U/U273/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U499/Y cache_controller_U/U272/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U509/Y cache_controller_U/U271/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U502/Y cache_controller_U/U270/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U505/Y cache_controller_U/U269/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U507/Y cache_controller_U/U268/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U519/Y cache_controller_U/U267/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U515/Y cache_controller_U/U266/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U503/Y cache_controller_U/U265/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U514/Y cache_controller_U/U264/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U511/Y cache_controller_U/U263/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U512/Y cache_controller_U/U262/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U513/Y cache_controller_U/U261/A (0.000:0.000:0.000))
    (INTERCONNECT U4/Y cache_controller_U/U260/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[0] cache_controller_U/U260/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U137/Y cache_controller_U/U259/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/state_reg\[0\]/Q cache_controller_U/U258/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/state_reg\[1\]/Q cache_controller_U/U258/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U166/Y cache_controller_U/U257/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U257/Y cache_controller_U/U256/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U35/Y cache_controller_U/U255/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U798/Y cache_controller_U/U254/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U797/Y cache_controller_U/U253/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U796/Y cache_controller_U/U252/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U795/Y cache_controller_U/U251/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U242/Y cache_controller_U/U250/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U258/Y cache_controller_U/U250/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1194/Y cache_controller_U/U250/A2 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U18/Y cache_controller_U/U250/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U250/Y cache_controller_U/U249/A0 (0.000:0.000:0.000))
    (INTERCONNECT proc_reset cache_controller_U/U249/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U477/Y cache_controller_U/U249/A2 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U173/Y cache_controller_U/U249/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U216/Y cache_controller_U/U249/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/state_reg\[1\]/Q cache_controller_U/U248/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1194/Y cache_controller_U/U248/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U16/Y cache_controller_U/U247/A0 (0.000:0.000:0.000))
    (INTERCONNECT proc_reset cache_controller_U/U247/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U477/Y cache_controller_U/U247/A2 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U170/Y cache_controller_U/U247/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U216/Y cache_controller_U/U247/B1 (0.000:0.000:0.000))
    (INTERCONNECT U4/Y cache_controller_U/U246/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U244/Y cache_controller_U/U245/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U32/Y cache_controller_U/U245/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U716/Y cache_controller_U/U245/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[0] cache_controller_U/U245/B1 (0.000:0.000:0.000))
    (INTERCONNECT proc_write cache_controller_U/U244/A (0.000:0.000:0.000))
    (INTERCONNECT proc_read cache_controller_U/U243/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U116/Y cache_controller_U/U242/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1251/Y cache_controller_U/U241/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U3/Y cache_controller_U/U240/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U713/Y cache_controller_U/U240/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U187/Y cache_controller_U/U240/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[2] cache_controller_U/U240/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U183/Y cache_controller_U/U240/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[2] cache_controller_U/U240/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U240/Y cache_controller_U/U239/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U3/Y cache_controller_U/U238/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U715/Y cache_controller_U/U238/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U140/Y cache_controller_U/U238/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[16] cache_controller_U/U238/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U135/Y cache_controller_U/U238/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[16] cache_controller_U/U238/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U238/Y cache_controller_U/U237/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U788/Y cache_controller_U/U236/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U787/Y cache_controller_U/U235/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U13/Y cache_controller_U/U234/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1237/Y cache_controller_U/U233/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1239/Y cache_controller_U/U232/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1240/Y cache_controller_U/U231/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U786/Y cache_controller_U/U230/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U785/Y cache_controller_U/U229/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U784/Y cache_controller_U/U228/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U783/Y cache_controller_U/U227/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U782/Y cache_controller_U/U226/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U781/Y cache_controller_U/U225/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U780/Y cache_controller_U/U224/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U779/Y cache_controller_U/U223/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1249/Y cache_controller_U/U222/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1250/Y cache_controller_U/U221/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U134/Y cache_controller_U/U220/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U168/Y cache_controller_U/U219/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U165/Y cache_controller_U/U218/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U216/Y cache_controller_U/U217/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/state_reg\[2\]/QN cache_controller_U/U217/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U477/Y cache_controller_U/U216/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U171/Y cache_controller_U/U215/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U546/Y cache_controller_U/U214/A (0.000:0.000:0.000))
    (INTERCONNECT U4/Y cache_controller_U/U213/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U32/Y cache_controller_U/U213/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U253/Y cache_controller_U/U212/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U143/Y cache_controller_U/U212/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U4/Y cache_controller_U/U212/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U75/Y cache_controller_U/U212/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U258/Y cache_controller_U/U211/AN (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U170/Y cache_controller_U/U211/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/state_reg\[2\]/QN cache_controller_U/U211/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U938/Y cache_controller_U/U210/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U17/Y cache_controller_U/U210/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U4/Y cache_controller_U/U210/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U219/Y cache_controller_U/U210/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U50/Y cache_controller_U/U209/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U120/Y cache_controller_U/U208/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U220/Y cache_controller_U/U207/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U143/Y cache_controller_U/U207/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U4/Y cache_controller_U/U207/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U479/Y cache_controller_U/U207/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U482/Y cache_controller_U/U206/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U143/Y cache_controller_U/U206/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U4/Y cache_controller_U/U206/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U37/Y cache_controller_U/U206/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U529/Y cache_controller_U/U205/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U33/Y cache_controller_U/U204/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U17/Y cache_controller_U/U204/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U4/Y cache_controller_U/U204/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U254/Y cache_controller_U/U204/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U537/Y cache_controller_U/U203/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U535/Y cache_controller_U/U202/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U548/Y cache_controller_U/U201/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U545/Y cache_controller_U/U200/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U542/Y cache_controller_U/U199/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U139/Y cache_controller_U/U198/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U230/Y cache_controller_U/U197/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U17/Y cache_controller_U/U197/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U4/Y cache_controller_U/U197/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U38/Y cache_controller_U/U197/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U126/Y cache_controller_U/U196/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U215/Y cache_controller_U/U195/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U68/Y cache_controller_U/U194/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U71/Y cache_controller_U/U193/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U71/Y cache_controller_U/U192/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U211/Y cache_controller_U/U191/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U160/Y cache_controller_U/U190/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U160/Y cache_controller_U/U189/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U161/Y cache_controller_U/U187/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U145/Y cache_controller_U/U186/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U142/Y cache_controller_U/U185/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U192/Y cache_controller_U/U184/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U193/Y cache_controller_U/U183/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U192/Y cache_controller_U/U182/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U79/Y cache_controller_U/U181/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U70/Y cache_controller_U/U180/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U132/Y cache_controller_U/U179/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U179/Y cache_controller_U/U178/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U79/Y cache_controller_U/U177/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U79/Y cache_controller_U/U176/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U70/Y cache_controller_U/U175/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U179/Y cache_controller_U/U174/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/state_reg\[0\]/Q cache_controller_U/U173/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U765/Y cache_controller_U/U172/A (0.000:0.000:0.000))
    (INTERCONNECT U4/Y cache_controller_U/U171/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[0] cache_controller_U/U171/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/state_reg\[1\]/Q cache_controller_U/U170/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U460/Y cache_controller_U/U169/AN (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/state_reg\[2\]/Q cache_controller_U/U169/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U778/Y cache_controller_U/U168/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U18/Y cache_controller_U/U167/A0N (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U460/Y cache_controller_U/U167/A1N (0.000:0.000:0.000))
    (INTERCONNECT mem_ready cache_controller_U/U167/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U762/Y cache_controller_U/U166/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U730/Y cache_controller_U/U165/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U10/Y cache_controller_U/U164/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U32/Y cache_controller_U/U164/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U802/Y cache_controller_U/U164/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[0] cache_controller_U/U164/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U223/Y cache_controller_U/U163/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U17/Y cache_controller_U/U163/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U4/Y cache_controller_U/U163/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U690/Y cache_controller_U/U163/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U256/Y cache_controller_U/U162/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U17/Y cache_controller_U/U162/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U4/Y cache_controller_U/U162/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U679/Y cache_controller_U/U162/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U143/Y cache_controller_U/U161/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U127/Y cache_controller_U/U161/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U4/Y cache_controller_U/U160/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U127/Y cache_controller_U/U160/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U141/Y cache_controller_U/U159/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1100/Y cache_controller_U/U159/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U145/Y cache_controller_U/U159/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U231/Y cache_controller_U/U159/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U122/Y cache_controller_U/U159/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U549/Y cache_controller_U/U158/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U241/Y cache_controller_U/U157/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U17/Y cache_controller_U/U157/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U4/Y cache_controller_U/U157/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U694/Y cache_controller_U/U157/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U538/Y cache_controller_U/U156/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U715/Y cache_controller_U/U155/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U143/Y cache_controller_U/U155/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U4/Y cache_controller_U/U155/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U478/Y cache_controller_U/U155/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U225/Y cache_controller_U/U154/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U143/Y cache_controller_U/U154/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U4/Y cache_controller_U/U154/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U174/Y cache_controller_U/U154/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U484/Y cache_controller_U/U153/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U143/Y cache_controller_U/U153/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U4/Y cache_controller_U/U153/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U20/Y cache_controller_U/U153/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U485/Y cache_controller_U/U151/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U143/Y cache_controller_U/U151/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U4/Y cache_controller_U/U151/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U686/Y cache_controller_U/U151/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U255/Y cache_controller_U/U150/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U17/Y cache_controller_U/U150/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U4/Y cache_controller_U/U150/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U692/Y cache_controller_U/U150/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U228/Y cache_controller_U/U149/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U17/Y cache_controller_U/U149/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U4/Y cache_controller_U/U149/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U179/Y cache_controller_U/U149/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U226/Y cache_controller_U/U148/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U143/Y cache_controller_U/U148/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U4/Y cache_controller_U/U148/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U674/Y cache_controller_U/U148/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U486/Y cache_controller_U/U147/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U143/Y cache_controller_U/U147/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U4/Y cache_controller_U/U147/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U683/Y cache_controller_U/U147/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U17/Y cache_controller_U/U146/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U193/Y cache_controller_U/U146/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U213/Y cache_controller_U/U145/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U195/Y cache_controller_U/U144/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U26/Y cache_controller_U/U144/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U186/Y cache_controller_U/U144/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U22/Y cache_controller_U/U144/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U138/Y cache_controller_U/U144/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U260/Y cache_controller_U/U143/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U213/Y cache_controller_U/U142/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U193/Y cache_controller_U/U142/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U215/Y cache_controller_U/U141/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U161/Y cache_controller_U/U140/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U141/Y cache_controller_U/U139/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U489/Y cache_controller_U/U139/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U186/Y cache_controller_U/U139/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1079/Y cache_controller_U/U139/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U188/Y cache_controller_U/U139/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U234/Y cache_controller_U/U138/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U143/Y cache_controller_U/U138/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U4/Y cache_controller_U/U138/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U252/Y cache_controller_U/U138/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U168/Y cache_controller_U/U137/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U192/Y cache_controller_U/U136/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U193/Y cache_controller_U/U135/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U169/Y cache_controller_U/U134/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U68/Y cache_controller_U/U133/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U145/Y cache_controller_U/U132/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U192/Y cache_controller_U/U132/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U18/Y cache_controller_U/U131/AN (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/state_reg\[2\]/Q cache_controller_U/U131/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U131/Y cache_controller_U/U130/A (0.000:0.000:0.000))
    (INTERCONNECT U3/Y cache_controller_U/U129/A (0.000:0.000:0.000))
    (INTERCONNECT U37/Y cache_controller_U/U128/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/state_reg\[0\]/Q cache_controller_U/U127/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/state_reg\[2\]/QN cache_controller_U/U127/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/state_reg\[1\]/Q cache_controller_U/U127/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U141/Y cache_controller_U/U126/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U492/Y cache_controller_U/U126/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U186/Y cache_controller_U/U126/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U722/Y cache_controller_U/U126/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U197/Y cache_controller_U/U126/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U858/Y cache_controller_U/U125/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U17/Y cache_controller_U/U125/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U4/Y cache_controller_U/U125/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U170/Y cache_controller_U/U125/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U221/Y cache_controller_U/U124/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U17/Y cache_controller_U/U124/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U4/Y cache_controller_U/U124/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U181/Y cache_controller_U/U124/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U195/Y cache_controller_U/U123/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U718/Y cache_controller_U/U123/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U186/Y cache_controller_U/U123/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U720/Y cache_controller_U/U123/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U102/Y cache_controller_U/U123/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U713/Y cache_controller_U/U122/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U17/Y cache_controller_U/U122/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U4/Y cache_controller_U/U122/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U8/Y cache_controller_U/U122/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U869/Y cache_controller_U/U121/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U17/Y cache_controller_U/U121/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U4/Y cache_controller_U/U121/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U240/Y cache_controller_U/U121/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U141/Y cache_controller_U/U120/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U709/Y cache_controller_U/U120/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U186/Y cache_controller_U/U120/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U711/Y cache_controller_U/U120/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U9/Y cache_controller_U/U120/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U222/Y cache_controller_U/U119/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U17/Y cache_controller_U/U119/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U4/Y cache_controller_U/U119/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U681/Y cache_controller_U/U119/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U141/Y cache_controller_U/U118/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U42/Y cache_controller_U/U118/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U145/Y cache_controller_U/U118/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U247/Y cache_controller_U/U118/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U121/Y cache_controller_U/U118/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U243/Y cache_controller_U/U117/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U244/Y cache_controller_U/U117/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1260/Y cache_controller_U/U117/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U117/Y cache_controller_U/U116/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U153/Y cache_controller_U/U115/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U31/Y cache_controller_U/U115/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[13] cache_controller_U/U115/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U191/Y cache_controller_U/U115/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U123/Y cache_controller_U/U114/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U757/Y cache_controller_U/U113/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U31/Y cache_controller_U/U113/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[20] cache_controller_U/U113/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U191/Y cache_controller_U/U113/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U144/Y cache_controller_U/U112/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U106/Y cache_controller_U/U111/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U127/Y cache_controller_U/U110/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U107/Y cache_controller_U/U110/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U470/Y cache_controller_U/U109/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U31/Y cache_controller_U/U109/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[17] cache_controller_U/U109/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U191/Y cache_controller_U/U109/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U75/Y cache_controller_U/U108/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U31/Y cache_controller_U/U108/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[28] cache_controller_U/U108/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U191/Y cache_controller_U/U108/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U69/Y cache_controller_U/U107/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1260/Y cache_controller_U/U107/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U141/Y cache_controller_U/U106/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U269/Y cache_controller_U/U106/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U145/Y cache_controller_U/U106/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U495/Y cache_controller_U/U106/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U210/Y cache_controller_U/U106/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U842/Y cache_controller_U/U105/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U31/Y cache_controller_U/U105/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[25] cache_controller_U/U105/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U191/Y cache_controller_U/U105/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U483/Y cache_controller_U/U104/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U17/Y cache_controller_U/U104/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U4/Y cache_controller_U/U104/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U177/Y cache_controller_U/U104/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U571/Y cache_controller_U/U103/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U31/Y cache_controller_U/U103/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[24] cache_controller_U/U103/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U191/Y cache_controller_U/U103/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U902/Y cache_controller_U/U102/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U143/Y cache_controller_U/U102/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U4/Y cache_controller_U/U102/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U218/Y cache_controller_U/U102/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U497/Y cache_controller_U/U101/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U31/Y cache_controller_U/U101/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[29] cache_controller_U/U101/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U191/Y cache_controller_U/U101/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U232/Y cache_controller_U/U100/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U31/Y cache_controller_U/U100/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[26] cache_controller_U/U100/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U191/Y cache_controller_U/U100/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1219/Y cache_controller_U/U99/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U31/Y cache_controller_U/U99/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[23] cache_controller_U/U99/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U211/Y cache_controller_U/U99/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U615/Y cache_controller_U/U98/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U31/Y cache_controller_U/U98/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[22] cache_controller_U/U98/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U211/Y cache_controller_U/U98/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1220/Y cache_controller_U/U97/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U31/Y cache_controller_U/U97/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[21] cache_controller_U/U97/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U211/Y cache_controller_U/U97/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U725/Y cache_controller_U/U96/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U31/Y cache_controller_U/U96/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[18] cache_controller_U/U96/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U211/Y cache_controller_U/U96/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U222/Y cache_controller_U/U95/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U31/Y cache_controller_U/U95/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[16] cache_controller_U/U95/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U211/Y cache_controller_U/U95/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U293/Y cache_controller_U/U94/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U31/Y cache_controller_U/U94/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[15] cache_controller_U/U94/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U211/Y cache_controller_U/U94/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U151/Y cache_controller_U/U93/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U31/Y cache_controller_U/U93/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[14] cache_controller_U/U93/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U191/Y cache_controller_U/U93/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U632/Y cache_controller_U/U92/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U31/Y cache_controller_U/U92/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[12] cache_controller_U/U92/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U191/Y cache_controller_U/U92/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U484/Y cache_controller_U/U91/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U31/Y cache_controller_U/U91/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[11] cache_controller_U/U91/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U191/Y cache_controller_U/U91/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U219/Y cache_controller_U/U90/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U31/Y cache_controller_U/U90/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[10] cache_controller_U/U90/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U191/Y cache_controller_U/U90/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U653/Y cache_controller_U/U89/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U31/Y cache_controller_U/U89/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[9] cache_controller_U/U89/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U191/Y cache_controller_U/U89/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1218/Y cache_controller_U/U88/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U31/Y cache_controller_U/U88/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[6] cache_controller_U/U88/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U191/Y cache_controller_U/U88/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1245/Y cache_controller_U/U87/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U251/Y cache_controller_U/U86/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U17/Y cache_controller_U/U86/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U4/Y cache_controller_U/U86/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U87/Y cache_controller_U/U86/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U543/Y cache_controller_U/U85/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U526/Y cache_controller_U/U84/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U179/Y cache_controller_U/U83/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U227/Y cache_controller_U/U82/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U17/Y cache_controller_U/U82/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U4/Y cache_controller_U/U82/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U672/Y cache_controller_U/U82/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U218/Y cache_controller_U/U81/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U31/Y cache_controller_U/U81/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[8] cache_controller_U/U81/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U191/Y cache_controller_U/U81/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U118/Y cache_controller_U/U80/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U141/Y cache_controller_U/U79/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U192/Y cache_controller_U/U79/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U601/Y cache_controller_U/U78/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U31/Y cache_controller_U/U78/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[27] cache_controller_U/U78/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U191/Y cache_controller_U/U78/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U53/Y cache_controller_U/U77/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U282/Y cache_controller_U/U76/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1254/Y cache_controller_U/U75/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U424/Y cache_controller_U/U74/A (0.000:0.000:0.000))
    (INTERCONNECT U40/Y cache_controller_U/U72/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U127/Y cache_controller_U/U71/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U4/Y cache_controller_U/U70/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U192/Y cache_controller_U/U70/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U258/Y cache_controller_U/U69/A (0.000:0.000:0.000))
    (INTERCONNECT proc_write cache_controller_U/U69/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/state_reg\[2\]/QN cache_controller_U/U69/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U171/Y cache_controller_U/U68/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U71/Y cache_controller_U/U68/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U193/Y cache_controller_U/U67/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U142/Y cache_controller_U/U66/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U175/Y cache_controller_U/U65/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U87/Y cache_controller_U/U65/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[29] cache_controller_U/U65/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U189/Y cache_controller_U/U65/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U184/Y cache_controller_U/U65/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[61] cache_controller_U/U65/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U176/Y cache_controller_U/U64/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U30/Y cache_controller_U/U64/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U194/Y cache_controller_U/U64/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[20] cache_controller_U/U64/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U135/Y cache_controller_U/U64/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[116] cache_controller_U/U64/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U178/Y cache_controller_U/U63/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U232/Y cache_controller_U/U63/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U185/Y cache_controller_U/U63/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[5] cache_controller_U/U63/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U184/Y cache_controller_U/U63/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[69] cache_controller_U/U63/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U174/Y cache_controller_U/U62/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U495/Y cache_controller_U/U62/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U185/Y cache_controller_U/U62/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[31] cache_controller_U/U62/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U136/Y cache_controller_U/U62/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[95] cache_controller_U/U62/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U83/Y cache_controller_U/U61/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U188/Y cache_controller_U/U61/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U185/Y cache_controller_U/U61/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[10] cache_controller_U/U61/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U184/Y cache_controller_U/U61/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[74] cache_controller_U/U61/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U175/Y cache_controller_U/U60/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U177/Y cache_controller_U/U60/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[23] cache_controller_U/U60/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U189/Y cache_controller_U/U60/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U182/Y cache_controller_U/U60/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[55] cache_controller_U/U60/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U175/Y cache_controller_U/U59/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U672/Y cache_controller_U/U59/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[22] cache_controller_U/U59/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U189/Y cache_controller_U/U59/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U182/Y cache_controller_U/U59/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[54] cache_controller_U/U59/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U528/Y cache_controller_U/U58/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U532/Y cache_controller_U/U57/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U524/Y cache_controller_U/U56/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U540/Y cache_controller_U/U55/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U522/Y cache_controller_U/U54/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U195/Y cache_controller_U/U53/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1136/Y cache_controller_U/U53/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U186/Y cache_controller_U/U53/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U191/Y cache_controller_U/U53/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U207/Y cache_controller_U/U53/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U547/Y cache_controller_U/U52/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U259/Y cache_controller_U/U51/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U143/Y cache_controller_U/U51/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U4/Y cache_controller_U/U51/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U491/Y cache_controller_U/U51/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U195/Y cache_controller_U/U50/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1127/Y cache_controller_U/U50/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U186/Y cache_controller_U/U50/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U235/Y cache_controller_U/U50/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U51/Y cache_controller_U/U50/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U536/Y cache_controller_U/U49/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U533/Y cache_controller_U/U48/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U141/Y cache_controller_U/U47/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U736/Y cache_controller_U/U47/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U145/Y cache_controller_U/U47/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U184/Y cache_controller_U/U47/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U125/Y cache_controller_U/U47/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U47/Y cache_controller_U/U46/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U159/Y cache_controller_U/U45/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U268/Y cache_controller_U/U44/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U267/Y cache_controller_U/U43/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1241/Y cache_controller_U/U42/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U261/Y cache_controller_U/U41/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U251/Y cache_controller_U/U40/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U246/Y cache_controller_U/U39/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U243/Y cache_controller_U/U38/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U242/Y cache_controller_U/U37/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U802/Y cache_controller_U/U36/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U726/Y cache_controller_U/U35/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U239/Y cache_controller_U/U34/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U34/Y cache_controller_U/U33/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[0] cache_controller_U/U32/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U169/Y cache_controller_U/U31/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1238/Y cache_controller_U/U30/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U209/Y cache_controller_U/U29/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U206/Y cache_controller_U/U28/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U205/Y cache_controller_U/U27/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U204/Y cache_controller_U/U26/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U197/Y cache_controller_U/U25/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U187/Y cache_controller_U/U24/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U186/Y cache_controller_U/U23/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U183/Y cache_controller_U/U22/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U173/Y cache_controller_U/U21/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U21/Y cache_controller_U/U20/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U172/Y cache_controller_U/U19/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U170/Y cache_controller_U/U18/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/state_reg\[0\]/Q cache_controller_U/U18/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U260/Y cache_controller_U/U17/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U248/Y cache_controller_U/U16/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U242/Y cache_controller_U/U16/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U460/Y cache_controller_U/U16/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U18/Y cache_controller_U/U16/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U83/Y cache_controller_U/U15/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U194/Y cache_controller_U/U15/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U185/Y cache_controller_U/U15/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[16] cache_controller_U/U15/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U136/Y cache_controller_U/U15/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[80] cache_controller_U/U15/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U178/Y cache_controller_U/U14/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U247/Y cache_controller_U/U14/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U185/Y cache_controller_U/U14/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[7] cache_controller_U/U14/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U184/Y cache_controller_U/U14/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[71] cache_controller_U/U14/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U83/Y cache_controller_U/U13/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U191/Y cache_controller_U/U13/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U185/Y cache_controller_U/U13/B0 (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[14] cache_controller_U/U13/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U136/Y cache_controller_U/U13/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[78] cache_controller_U/U13/C1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U245/Y cache_controller_U/U12/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U246/Y cache_controller_U/U12/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U246/Y cache_controller_U/U12/A0N (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U164/Y cache_controller_U/U12/A1N (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U539/Y cache_controller_U/U11/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U172/Y cache_controller_U/U10/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U480/Y cache_controller_U/U9/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U17/Y cache_controller_U/U9/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U4/Y cache_controller_U/U9/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U166/Y cache_controller_U/U9/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U4/Y cache_controller_U/U8/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U500/Y cache_controller_U/U7/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U433/Y cache_controller_U/U6/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U32/Y cache_controller_U/U5/A (0.000:0.000:0.000))
    (INTERCONNECT U4/Y cache_controller_U/U5/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U5/Y cache_controller_U/U4/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U146/Y cache_controller_U/U3/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U217/Y cache_controller_U/state_reg\[2\]/RN (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/state_reg\[2\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U247/Y cache_controller_U/state_reg\[1\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/state_reg\[1\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U249/Y cache_controller_U/state_reg\[0\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/state_reg\[0\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U232/Y cache_controller_U/cache_sram_dm_U/U1263/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[26] cache_controller_U/cache_sram_dm_U/U1263/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U357/Y cache_controller_U/cache_sram_dm_U/U1262/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U356/Y cache_controller_U/cache_sram_dm_U/U1262/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U355/Y cache_controller_U/cache_sram_dm_U/U1262/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U833/Y cache_controller_U/cache_sram_dm_U/U1261/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U214/Y cache_controller_U/cache_sram_dm_U/U1261/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U734/Y cache_controller_U/cache_sram_dm_U/U1261/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U342/Y cache_controller_U/cache_sram_dm_U/U1261/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U134/Y cache_controller_U/cache_sram_dm_U/U1260/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1261/Y cache_controller_U/cache_sram_dm_U/U1260/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U590/Y cache_controller_U/cache_sram_dm_U/U1260/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U133/Y cache_controller_U/cache_sram_dm_U/U1260/D (0.000:0.000:0.000))
    (INTERCONNECT U37/Y cache_controller_U/cache_sram_dm_U/U1259/AN (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U619/Y cache_controller_U/cache_sram_dm_U/U1259/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1259/Y cache_controller_U/cache_sram_dm_U/U1258/A0 (0.000:0.000:0.000))
    (INTERCONNECT U40/Y cache_controller_U/cache_sram_dm_U/U1258/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U130/Y cache_controller_U/cache_sram_dm_U/U1258/A2 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U844/Y cache_controller_U/cache_sram_dm_U/U1258/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1259/Y cache_controller_U/cache_sram_dm_U/U1257/A0 (0.000:0.000:0.000))
    (INTERCONNECT U40/Y cache_controller_U/cache_sram_dm_U/U1257/A1 (0.000:0.000:0.000))
    (INTERCONNECT U3/Y cache_controller_U/cache_sram_dm_U/U1257/A2 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U844/Y cache_controller_U/cache_sram_dm_U/U1257/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U974/Y cache_controller_U/cache_sram_dm_U/U1256/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U975/Y cache_controller_U/cache_sram_dm_U/U1256/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U976/Y cache_controller_U/cache_sram_dm_U/U1256/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U977/Y cache_controller_U/cache_sram_dm_U/U1256/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U793/Y cache_controller_U/cache_sram_dm_U/U1255/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U555/Y cache_controller_U/cache_sram_dm_U/U1255/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U85/Y cache_controller_U/cache_sram_dm_U/U1255/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U973/Y cache_controller_U/cache_sram_dm_U/U1255/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U763/Y cache_controller_U/cache_sram_dm_U/U1254/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U535/Y cache_controller_U/cache_sram_dm_U/U1254/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U599/Y cache_controller_U/cache_sram_dm_U/U1254/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U970/Y cache_controller_U/cache_sram_dm_U/U1254/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U872/Y cache_controller_U/cache_sram_dm_U/U1253/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U167/Y cache_controller_U/cache_sram_dm_U/U1253/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U873/Y cache_controller_U/cache_sram_dm_U/U1253/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U874/Y cache_controller_U/cache_sram_dm_U/U1253/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1180/Y cache_controller_U/cache_sram_dm_U/U1252/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U508/Y cache_controller_U/cache_sram_dm_U/U1252/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U82/Y cache_controller_U/cache_sram_dm_U/U1252/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1231/Y cache_controller_U/cache_sram_dm_U/U1252/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U875/Y cache_controller_U/cache_sram_dm_U/U1251/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U507/Y cache_controller_U/cache_sram_dm_U/U1251/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U876/Y cache_controller_U/cache_sram_dm_U/U1251/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U877/Y cache_controller_U/cache_sram_dm_U/U1251/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U758/Y cache_controller_U/cache_sram_dm_U/U1250/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U510/Y cache_controller_U/cache_sram_dm_U/U1250/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U598/Y cache_controller_U/cache_sram_dm_U/U1250/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U925/Y cache_controller_U/cache_sram_dm_U/U1250/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U759/Y cache_controller_U/cache_sram_dm_U/U1249/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U932/Y cache_controller_U/cache_sram_dm_U/U1249/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U933/Y cache_controller_U/cache_sram_dm_U/U1249/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U934/Y cache_controller_U/cache_sram_dm_U/U1249/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1171/Y cache_controller_U/cache_sram_dm_U/U1248/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1172/Y cache_controller_U/cache_sram_dm_U/U1248/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1173/Y cache_controller_U/cache_sram_dm_U/U1248/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1174/Y cache_controller_U/cache_sram_dm_U/U1248/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1167/Y cache_controller_U/cache_sram_dm_U/U1247/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1168/Y cache_controller_U/cache_sram_dm_U/U1247/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U527/Y cache_controller_U/cache_sram_dm_U/U1247/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1232/Y cache_controller_U/cache_sram_dm_U/U1247/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1169/Y cache_controller_U/cache_sram_dm_U/U1246/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U576/Y cache_controller_U/cache_sram_dm_U/U1246/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1214/Y cache_controller_U/cache_sram_dm_U/U1246/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1170/Y cache_controller_U/cache_sram_dm_U/U1246/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U794/Y cache_controller_U/cache_sram_dm_U/U1245/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1201/Y cache_controller_U/cache_sram_dm_U/U1245/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U592/Y cache_controller_U/cache_sram_dm_U/U1245/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1000/Y cache_controller_U/cache_sram_dm_U/U1245/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U991/Y cache_controller_U/cache_sram_dm_U/U1244/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1200/Y cache_controller_U/cache_sram_dm_U/U1244/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U992/Y cache_controller_U/cache_sram_dm_U/U1244/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U993/Y cache_controller_U/cache_sram_dm_U/U1244/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U967/Y cache_controller_U/cache_sram_dm_U/U1243/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U968/Y cache_controller_U/cache_sram_dm_U/U1243/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U969/Y cache_controller_U/cache_sram_dm_U/U1243/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1203/Y cache_controller_U/cache_sram_dm_U/U1243/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1175/Y cache_controller_U/cache_sram_dm_U/U1242/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1176/Y cache_controller_U/cache_sram_dm_U/U1242/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1215/Y cache_controller_U/cache_sram_dm_U/U1242/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1177/Y cache_controller_U/cache_sram_dm_U/U1242/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1110/Y cache_controller_U/cache_sram_dm_U/U1241/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1111/Y cache_controller_U/cache_sram_dm_U/U1241/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1205/Y cache_controller_U/cache_sram_dm_U/U1241/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1112/Y cache_controller_U/cache_sram_dm_U/U1241/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1011/Y cache_controller_U/cache_sram_dm_U/U1240/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U509/Y cache_controller_U/cache_sram_dm_U/U1240/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1216/Y cache_controller_U/cache_sram_dm_U/U1240/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1012/Y cache_controller_U/cache_sram_dm_U/U1240/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U764/Y cache_controller_U/cache_sram_dm_U/U1239/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1020/Y cache_controller_U/cache_sram_dm_U/U1239/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1217/Y cache_controller_U/cache_sram_dm_U/U1239/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U638/Y cache_controller_U/cache_sram_dm_U/U1239/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1153/Y cache_controller_U/cache_sram_dm_U/U1238/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1154/Y cache_controller_U/cache_sram_dm_U/U1238/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1206/Y cache_controller_U/cache_sram_dm_U/U1238/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1155/Y cache_controller_U/cache_sram_dm_U/U1238/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U760/Y cache_controller_U/cache_sram_dm_U/U1237/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1051/Y cache_controller_U/cache_sram_dm_U/U1237/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1213/Y cache_controller_U/cache_sram_dm_U/U1237/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1052/Y cache_controller_U/cache_sram_dm_U/U1237/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1108/Y cache_controller_U/cache_sram_dm_U/U1236/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U574/Y cache_controller_U/cache_sram_dm_U/U1236/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1208/Y cache_controller_U/cache_sram_dm_U/U1236/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1109/Y cache_controller_U/cache_sram_dm_U/U1236/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[144\]/Q cache_controller_U/cache_sram_dm_U/U1235/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U116/Y cache_controller_U/cache_sram_dm_U/U1235/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[144\]/Q cache_controller_U/cache_sram_dm_U/U1235/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U662/Y cache_controller_U/cache_sram_dm_U/U1235/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1195/Y cache_controller_U/cache_sram_dm_U/U1234/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1196/Y cache_controller_U/cache_sram_dm_U/U1234/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1197/Y cache_controller_U/cache_sram_dm_U/U1234/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1198/Y cache_controller_U/cache_sram_dm_U/U1234/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[120\]/Q cache_controller_U/cache_sram_dm_U/U1233/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U316/Y cache_controller_U/cache_sram_dm_U/U1233/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[120\]/Q cache_controller_U/cache_sram_dm_U/U1233/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U70/Y cache_controller_U/cache_sram_dm_U/U1233/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[121\]/Q cache_controller_U/cache_sram_dm_U/U1232/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U217/Y cache_controller_U/cache_sram_dm_U/U1232/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[121\]/Q cache_controller_U/cache_sram_dm_U/U1232/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U69/Y cache_controller_U/cache_sram_dm_U/U1232/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[126\]/Q cache_controller_U/cache_sram_dm_U/U1231/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U217/Y cache_controller_U/cache_sram_dm_U/U1231/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[126\]/Q cache_controller_U/cache_sram_dm_U/U1231/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U66/Y cache_controller_U/cache_sram_dm_U/U1231/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[146\]/Q cache_controller_U/cache_sram_dm_U/U1230/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U119/Y cache_controller_U/cache_sram_dm_U/U1230/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[146\]/Q cache_controller_U/cache_sram_dm_U/U1230/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U88/Y cache_controller_U/cache_sram_dm_U/U1230/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[139\]/Q cache_controller_U/cache_sram_dm_U/U1229/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U116/Y cache_controller_U/cache_sram_dm_U/U1229/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[139\]/Q cache_controller_U/cache_sram_dm_U/U1229/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U35/Y cache_controller_U/cache_sram_dm_U/U1229/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[138\]/Q cache_controller_U/cache_sram_dm_U/U1228/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U303/Y cache_controller_U/cache_sram_dm_U/U1228/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[138\]/Q cache_controller_U/cache_sram_dm_U/U1228/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U627/Y cache_controller_U/cache_sram_dm_U/U1228/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[130\]/Q cache_controller_U/cache_sram_dm_U/U1227/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U95/Y cache_controller_U/cache_sram_dm_U/U1227/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[130\]/Q cache_controller_U/cache_sram_dm_U/U1227/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U288/Y cache_controller_U/cache_sram_dm_U/U1227/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[130\]/Q cache_controller_U/cache_sram_dm_U/U1226/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U338/Y cache_controller_U/cache_sram_dm_U/U1226/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[130\]/Q cache_controller_U/cache_sram_dm_U/U1226/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U649/Y cache_controller_U/cache_sram_dm_U/U1226/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[132\]/Q cache_controller_U/cache_sram_dm_U/U1225/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U98/Y cache_controller_U/cache_sram_dm_U/U1225/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[132\]/Q cache_controller_U/cache_sram_dm_U/U1225/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U286/Y cache_controller_U/cache_sram_dm_U/U1225/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[129\]/Q cache_controller_U/cache_sram_dm_U/U1224/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U316/Y cache_controller_U/cache_sram_dm_U/U1224/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[129\]/Q cache_controller_U/cache_sram_dm_U/U1224/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U70/Y cache_controller_U/cache_sram_dm_U/U1224/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[133\]/Q cache_controller_U/cache_sram_dm_U/U1223/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U96/Y cache_controller_U/cache_sram_dm_U/U1223/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[133\]/Q cache_controller_U/cache_sram_dm_U/U1223/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U90/Y cache_controller_U/cache_sram_dm_U/U1223/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U292/Y cache_controller_U/cache_sram_dm_U/U1222/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[133\]/Q cache_controller_U/cache_sram_dm_U/U1222/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[133\]/Q cache_controller_U/cache_sram_dm_U/U1222/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U627/Y cache_controller_U/cache_sram_dm_U/U1222/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[148\]/Q cache_controller_U/cache_sram_dm_U/U1221/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U119/Y cache_controller_U/cache_sram_dm_U/U1221/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[148\]/Q cache_controller_U/cache_sram_dm_U/U1221/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U88/Y cache_controller_U/cache_sram_dm_U/U1221/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U514/Y cache_controller_U/cache_sram_dm_U/U1220/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U588/Y cache_controller_U/cache_sram_dm_U/U1220/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U227/Y cache_controller_U/cache_sram_dm_U/U1220/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1235/Y cache_controller_U/cache_sram_dm_U/U1220/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1230/Y cache_controller_U/cache_sram_dm_U/U1219/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U228/Y cache_controller_U/cache_sram_dm_U/U1219/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U77/Y cache_controller_U/cache_sram_dm_U/U1219/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U291/Y cache_controller_U/cache_sram_dm_U/U1219/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U610/Y cache_controller_U/cache_sram_dm_U/U1218/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1224/Y cache_controller_U/cache_sram_dm_U/U1218/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U561/Y cache_controller_U/cache_sram_dm_U/U1218/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U616/Y cache_controller_U/cache_sram_dm_U/U1218/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[69\]/Q cache_controller_U/cache_sram_dm_U/U1217/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U159/Y cache_controller_U/cache_sram_dm_U/U1217/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[69\]/Q cache_controller_U/cache_sram_dm_U/U1217/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U649/Y cache_controller_U/cache_sram_dm_U/U1217/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[66\]/Q cache_controller_U/cache_sram_dm_U/U1216/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U302/Y cache_controller_U/cache_sram_dm_U/U1216/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[66\]/Q cache_controller_U/cache_sram_dm_U/U1216/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U649/Y cache_controller_U/cache_sram_dm_U/U1216/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[124\]/Q cache_controller_U/cache_sram_dm_U/U1215/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U338/Y cache_controller_U/cache_sram_dm_U/U1215/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[124\]/Q cache_controller_U/cache_sram_dm_U/U1215/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U649/Y cache_controller_U/cache_sram_dm_U/U1215/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[122\]/Q cache_controller_U/cache_sram_dm_U/U1214/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U337/Y cache_controller_U/cache_sram_dm_U/U1214/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[122\]/Q cache_controller_U/cache_sram_dm_U/U1214/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U33/Y cache_controller_U/cache_sram_dm_U/U1214/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[81\]/Q cache_controller_U/cache_sram_dm_U/U1213/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U642/Y cache_controller_U/cache_sram_dm_U/U1213/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[81\]/Q cache_controller_U/cache_sram_dm_U/U1213/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U608/Y cache_controller_U/cache_sram_dm_U/U1213/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[5\]/Q cache_controller_U/cache_sram_dm_U/U1212/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U160/Y cache_controller_U/cache_sram_dm_U/U1212/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[5\]/Q cache_controller_U/cache_sram_dm_U/U1212/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U627/Y cache_controller_U/cache_sram_dm_U/U1212/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[24\]/Q cache_controller_U/cache_sram_dm_U/U1211/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U160/Y cache_controller_U/cache_sram_dm_U/U1211/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[24\]/Q cache_controller_U/cache_sram_dm_U/U1211/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U33/Y cache_controller_U/cache_sram_dm_U/U1211/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[22\]/Q cache_controller_U/cache_sram_dm_U/U1210/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U337/Y cache_controller_U/cache_sram_dm_U/U1210/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[22\]/Q cache_controller_U/cache_sram_dm_U/U1210/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U608/Y cache_controller_U/cache_sram_dm_U/U1210/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[19\]/Q cache_controller_U/cache_sram_dm_U/U1209/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U292/Y cache_controller_U/cache_sram_dm_U/U1209/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[19\]/Q cache_controller_U/cache_sram_dm_U/U1209/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U649/Y cache_controller_U/cache_sram_dm_U/U1209/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[102\]/Q cache_controller_U/cache_sram_dm_U/U1208/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U337/Y cache_controller_U/cache_sram_dm_U/U1208/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[102\]/Q cache_controller_U/cache_sram_dm_U/U1208/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U627/Y cache_controller_U/cache_sram_dm_U/U1208/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[20\]/Q cache_controller_U/cache_sram_dm_U/U1207/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U303/Y cache_controller_U/cache_sram_dm_U/U1207/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[20\]/Q cache_controller_U/cache_sram_dm_U/U1207/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U627/Y cache_controller_U/cache_sram_dm_U/U1207/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[116\]/Q cache_controller_U/cache_sram_dm_U/U1206/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U338/Y cache_controller_U/cache_sram_dm_U/U1206/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[116\]/Q cache_controller_U/cache_sram_dm_U/U1206/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U78/Y cache_controller_U/cache_sram_dm_U/U1206/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[103\]/Q cache_controller_U/cache_sram_dm_U/U1205/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U292/Y cache_controller_U/cache_sram_dm_U/U1205/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[103\]/Q cache_controller_U/cache_sram_dm_U/U1205/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U649/Y cache_controller_U/cache_sram_dm_U/U1205/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[29\]/Q cache_controller_U/cache_sram_dm_U/U1204/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U338/Y cache_controller_U/cache_sram_dm_U/U1204/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[29\]/Q cache_controller_U/cache_sram_dm_U/U1204/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U78/Y cache_controller_U/cache_sram_dm_U/U1204/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[43\]/Q cache_controller_U/cache_sram_dm_U/U1203/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U635/Y cache_controller_U/cache_sram_dm_U/U1203/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[43\]/Q cache_controller_U/cache_sram_dm_U/U1203/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U71/Y cache_controller_U/cache_sram_dm_U/U1203/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[45\]/Q cache_controller_U/cache_sram_dm_U/U1202/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U302/Y cache_controller_U/cache_sram_dm_U/U1202/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[45\]/Q cache_controller_U/cache_sram_dm_U/U1202/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U627/Y cache_controller_U/cache_sram_dm_U/U1202/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[61\]/Q cache_controller_U/cache_sram_dm_U/U1201/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U102/Y cache_controller_U/cache_sram_dm_U/U1201/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[61\]/Q cache_controller_U/cache_sram_dm_U/U1201/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U109/Y cache_controller_U/cache_sram_dm_U/U1201/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[58\]/Q cache_controller_U/cache_sram_dm_U/U1200/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U99/Y cache_controller_U/cache_sram_dm_U/U1200/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[58\]/Q cache_controller_U/cache_sram_dm_U/U1200/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U288/Y cache_controller_U/cache_sram_dm_U/U1200/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[63\]/Q cache_controller_U/cache_sram_dm_U/U1199/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U301/Y cache_controller_U/cache_sram_dm_U/U1199/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[63\]/Q cache_controller_U/cache_sram_dm_U/U1199/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U608/Y cache_controller_U/cache_sram_dm_U/U1199/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[154\]/Q cache_controller_U/cache_sram_dm_U/U1198/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U635/Y cache_controller_U/cache_sram_dm_U/U1198/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[154\]/Q cache_controller_U/cache_sram_dm_U/U1198/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U66/Y cache_controller_U/cache_sram_dm_U/U1198/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[154\]/Q cache_controller_U/cache_sram_dm_U/U1197/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U302/Y cache_controller_U/cache_sram_dm_U/U1197/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[154\]/Q cache_controller_U/cache_sram_dm_U/U1197/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U78/Y cache_controller_U/cache_sram_dm_U/U1197/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[154\]/Q cache_controller_U/cache_sram_dm_U/U1196/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U95/Y cache_controller_U/cache_sram_dm_U/U1196/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[154\]/Q cache_controller_U/cache_sram_dm_U/U1196/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U109/Y cache_controller_U/cache_sram_dm_U/U1196/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[154\]/Q cache_controller_U/cache_sram_dm_U/U1195/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U60/Y cache_controller_U/cache_sram_dm_U/U1195/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[154\]/Q cache_controller_U/cache_sram_dm_U/U1195/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U88/Y cache_controller_U/cache_sram_dm_U/U1195/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1191/Y cache_controller_U/cache_sram_dm_U/U1194/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U500/Y cache_controller_U/cache_sram_dm_U/U1194/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1192/Y cache_controller_U/cache_sram_dm_U/U1194/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1193/Y cache_controller_U/cache_sram_dm_U/U1194/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[153\]/Q cache_controller_U/cache_sram_dm_U/U1193/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U635/Y cache_controller_U/cache_sram_dm_U/U1193/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[153\]/Q cache_controller_U/cache_sram_dm_U/U1193/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U70/Y cache_controller_U/cache_sram_dm_U/U1193/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[153\]/Q cache_controller_U/cache_sram_dm_U/U1192/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U302/Y cache_controller_U/cache_sram_dm_U/U1192/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[153\]/Q cache_controller_U/cache_sram_dm_U/U1192/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U78/Y cache_controller_U/cache_sram_dm_U/U1192/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[153\]/Q cache_controller_U/cache_sram_dm_U/U1191/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U119/Y cache_controller_U/cache_sram_dm_U/U1191/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[153\]/Q cache_controller_U/cache_sram_dm_U/U1191/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U88/Y cache_controller_U/cache_sram_dm_U/U1191/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[151\]/Q cache_controller_U/cache_sram_dm_U/U1190/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U138/Y cache_controller_U/cache_sram_dm_U/U1190/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[151\]/Q cache_controller_U/cache_sram_dm_U/U1190/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U71/Y cache_controller_U/cache_sram_dm_U/U1190/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[149\]/Q cache_controller_U/cache_sram_dm_U/U1189/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U135/Y cache_controller_U/cache_sram_dm_U/U1189/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[149\]/Q cache_controller_U/cache_sram_dm_U/U1189/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U68/Y cache_controller_U/cache_sram_dm_U/U1189/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[149\]/Q cache_controller_U/cache_sram_dm_U/U1188/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U102/Y cache_controller_U/cache_sram_dm_U/U1188/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[149\]/Q cache_controller_U/cache_sram_dm_U/U1188/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U157/Y cache_controller_U/cache_sram_dm_U/U1188/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[142\]/Q cache_controller_U/cache_sram_dm_U/U1187/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U100/Y cache_controller_U/cache_sram_dm_U/U1187/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[142\]/Q cache_controller_U/cache_sram_dm_U/U1187/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U288/Y cache_controller_U/cache_sram_dm_U/U1187/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[142\]/Q cache_controller_U/cache_sram_dm_U/U1186/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U118/Y cache_controller_U/cache_sram_dm_U/U1186/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[142\]/Q cache_controller_U/cache_sram_dm_U/U1186/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U662/Y cache_controller_U/cache_sram_dm_U/U1186/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[141\]/Q cache_controller_U/cache_sram_dm_U/U1185/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U97/Y cache_controller_U/cache_sram_dm_U/U1185/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[141\]/Q cache_controller_U/cache_sram_dm_U/U1185/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U157/Y cache_controller_U/cache_sram_dm_U/U1185/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[140\]/Q cache_controller_U/cache_sram_dm_U/U1184/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U138/Y cache_controller_U/cache_sram_dm_U/U1184/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[140\]/Q cache_controller_U/cache_sram_dm_U/U1184/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U68/Y cache_controller_U/cache_sram_dm_U/U1184/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[138\]/Q cache_controller_U/cache_sram_dm_U/U1183/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U635/Y cache_controller_U/cache_sram_dm_U/U1183/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[138\]/Q cache_controller_U/cache_sram_dm_U/U1183/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U69/Y cache_controller_U/cache_sram_dm_U/U1183/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[136\]/Q cache_controller_U/cache_sram_dm_U/U1182/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U642/Y cache_controller_U/cache_sram_dm_U/U1182/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[136\]/Q cache_controller_U/cache_sram_dm_U/U1182/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U608/Y cache_controller_U/cache_sram_dm_U/U1182/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[127\]/Q cache_controller_U/cache_sram_dm_U/U1181/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U217/Y cache_controller_U/cache_sram_dm_U/U1181/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[127\]/Q cache_controller_U/cache_sram_dm_U/U1181/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U70/Y cache_controller_U/cache_sram_dm_U/U1181/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[126\]/Q cache_controller_U/cache_sram_dm_U/U1180/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U118/Y cache_controller_U/cache_sram_dm_U/U1180/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[126\]/Q cache_controller_U/cache_sram_dm_U/U1180/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U89/Y cache_controller_U/cache_sram_dm_U/U1180/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[125\]/Q cache_controller_U/cache_sram_dm_U/U1179/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U217/Y cache_controller_U/cache_sram_dm_U/U1179/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[125\]/Q cache_controller_U/cache_sram_dm_U/U1179/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U70/Y cache_controller_U/cache_sram_dm_U/U1179/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[125\]/Q cache_controller_U/cache_sram_dm_U/U1178/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U60/Y cache_controller_U/cache_sram_dm_U/U1178/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[125\]/Q cache_controller_U/cache_sram_dm_U/U1178/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U36/Y cache_controller_U/cache_sram_dm_U/U1178/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[124\]/Q cache_controller_U/cache_sram_dm_U/U1177/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U635/Y cache_controller_U/cache_sram_dm_U/U1177/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[124\]/Q cache_controller_U/cache_sram_dm_U/U1177/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U71/Y cache_controller_U/cache_sram_dm_U/U1177/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[124\]/Q cache_controller_U/cache_sram_dm_U/U1176/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U99/Y cache_controller_U/cache_sram_dm_U/U1176/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[124\]/Q cache_controller_U/cache_sram_dm_U/U1176/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U286/Y cache_controller_U/cache_sram_dm_U/U1176/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[124\]/Q cache_controller_U/cache_sram_dm_U/U1175/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U118/Y cache_controller_U/cache_sram_dm_U/U1175/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[124\]/Q cache_controller_U/cache_sram_dm_U/U1175/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U88/Y cache_controller_U/cache_sram_dm_U/U1175/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[123\]/Q cache_controller_U/cache_sram_dm_U/U1174/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U217/Y cache_controller_U/cache_sram_dm_U/U1174/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[123\]/Q cache_controller_U/cache_sram_dm_U/U1174/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U67/Y cache_controller_U/cache_sram_dm_U/U1174/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[123\]/Q cache_controller_U/cache_sram_dm_U/U1173/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U303/Y cache_controller_U/cache_sram_dm_U/U1173/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[123\]/Q cache_controller_U/cache_sram_dm_U/U1173/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U78/Y cache_controller_U/cache_sram_dm_U/U1173/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[123\]/Q cache_controller_U/cache_sram_dm_U/U1172/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U96/Y cache_controller_U/cache_sram_dm_U/U1172/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[123\]/Q cache_controller_U/cache_sram_dm_U/U1172/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U104/Y cache_controller_U/cache_sram_dm_U/U1172/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[123\]/Q cache_controller_U/cache_sram_dm_U/U1171/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U60/Y cache_controller_U/cache_sram_dm_U/U1171/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[123\]/Q cache_controller_U/cache_sram_dm_U/U1171/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U129/Y cache_controller_U/cache_sram_dm_U/U1171/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[122\]/Q cache_controller_U/cache_sram_dm_U/U1170/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U316/Y cache_controller_U/cache_sram_dm_U/U1170/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[122\]/Q cache_controller_U/cache_sram_dm_U/U1170/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U66/Y cache_controller_U/cache_sram_dm_U/U1170/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[122\]/Q cache_controller_U/cache_sram_dm_U/U1169/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U118/Y cache_controller_U/cache_sram_dm_U/U1169/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[122\]/Q cache_controller_U/cache_sram_dm_U/U1169/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U287/Y cache_controller_U/cache_sram_dm_U/U1169/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[121\]/Q cache_controller_U/cache_sram_dm_U/U1168/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U100/Y cache_controller_U/cache_sram_dm_U/U1168/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[121\]/Q cache_controller_U/cache_sram_dm_U/U1168/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U580/Y cache_controller_U/cache_sram_dm_U/U1168/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[121\]/Q cache_controller_U/cache_sram_dm_U/U1167/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U60/Y cache_controller_U/cache_sram_dm_U/U1167/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[121\]/Q cache_controller_U/cache_sram_dm_U/U1167/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U88/Y cache_controller_U/cache_sram_dm_U/U1167/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1163/Y cache_controller_U/cache_sram_dm_U/U1166/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1164/Y cache_controller_U/cache_sram_dm_U/U1166/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1165/Y cache_controller_U/cache_sram_dm_U/U1166/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1233/Y cache_controller_U/cache_sram_dm_U/U1166/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[120\]/Q cache_controller_U/cache_sram_dm_U/U1165/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U292/Y cache_controller_U/cache_sram_dm_U/U1165/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[120\]/Q cache_controller_U/cache_sram_dm_U/U1165/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U33/Y cache_controller_U/cache_sram_dm_U/U1165/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[120\]/Q cache_controller_U/cache_sram_dm_U/U1164/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U102/Y cache_controller_U/cache_sram_dm_U/U1164/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[120\]/Q cache_controller_U/cache_sram_dm_U/U1164/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U580/Y cache_controller_U/cache_sram_dm_U/U1164/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[120\]/Q cache_controller_U/cache_sram_dm_U/U1163/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U60/Y cache_controller_U/cache_sram_dm_U/U1163/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[120\]/Q cache_controller_U/cache_sram_dm_U/U1163/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U107/Y cache_controller_U/cache_sram_dm_U/U1163/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[119\]/Q cache_controller_U/cache_sram_dm_U/U1162/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U96/Y cache_controller_U/cache_sram_dm_U/U1162/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[119\]/Q cache_controller_U/cache_sram_dm_U/U1162/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U580/Y cache_controller_U/cache_sram_dm_U/U1162/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[119\]/Q cache_controller_U/cache_sram_dm_U/U1161/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U119/Y cache_controller_U/cache_sram_dm_U/U1161/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[119\]/Q cache_controller_U/cache_sram_dm_U/U1161/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U161/Y cache_controller_U/cache_sram_dm_U/U1161/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[118\]/Q cache_controller_U/cache_sram_dm_U/U1160/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U316/Y cache_controller_U/cache_sram_dm_U/U1160/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[118\]/Q cache_controller_U/cache_sram_dm_U/U1160/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U67/Y cache_controller_U/cache_sram_dm_U/U1160/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[118\]/Q cache_controller_U/cache_sram_dm_U/U1159/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U96/Y cache_controller_U/cache_sram_dm_U/U1159/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[118\]/Q cache_controller_U/cache_sram_dm_U/U1159/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U91/Y cache_controller_U/cache_sram_dm_U/U1159/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[118\]/Q cache_controller_U/cache_sram_dm_U/U1158/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U60/Y cache_controller_U/cache_sram_dm_U/U1158/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[118\]/Q cache_controller_U/cache_sram_dm_U/U1158/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U89/Y cache_controller_U/cache_sram_dm_U/U1158/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[117\]/Q cache_controller_U/cache_sram_dm_U/U1157/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U635/Y cache_controller_U/cache_sram_dm_U/U1157/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[117\]/Q cache_controller_U/cache_sram_dm_U/U1157/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U70/Y cache_controller_U/cache_sram_dm_U/U1157/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[117\]/Q cache_controller_U/cache_sram_dm_U/U1156/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U95/Y cache_controller_U/cache_sram_dm_U/U1156/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[117\]/Q cache_controller_U/cache_sram_dm_U/U1156/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U286/Y cache_controller_U/cache_sram_dm_U/U1156/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[116\]/Q cache_controller_U/cache_sram_dm_U/U1155/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U217/Y cache_controller_U/cache_sram_dm_U/U1155/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[116\]/Q cache_controller_U/cache_sram_dm_U/U1155/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U69/Y cache_controller_U/cache_sram_dm_U/U1155/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[116\]/Q cache_controller_U/cache_sram_dm_U/U1154/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U98/Y cache_controller_U/cache_sram_dm_U/U1154/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[116\]/Q cache_controller_U/cache_sram_dm_U/U1154/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U286/Y cache_controller_U/cache_sram_dm_U/U1154/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[116\]/Q cache_controller_U/cache_sram_dm_U/U1153/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U60/Y cache_controller_U/cache_sram_dm_U/U1153/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[116\]/Q cache_controller_U/cache_sram_dm_U/U1153/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U88/Y cache_controller_U/cache_sram_dm_U/U1153/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[115\]/Q cache_controller_U/cache_sram_dm_U/U1152/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U135/Y cache_controller_U/cache_sram_dm_U/U1152/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[115\]/Q cache_controller_U/cache_sram_dm_U/U1152/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U69/Y cache_controller_U/cache_sram_dm_U/U1152/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[115\]/Q cache_controller_U/cache_sram_dm_U/U1151/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U302/Y cache_controller_U/cache_sram_dm_U/U1151/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[115\]/Q cache_controller_U/cache_sram_dm_U/U1151/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U627/Y cache_controller_U/cache_sram_dm_U/U1151/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[115\]/Q cache_controller_U/cache_sram_dm_U/U1150/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U98/Y cache_controller_U/cache_sram_dm_U/U1150/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[115\]/Q cache_controller_U/cache_sram_dm_U/U1150/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U157/Y cache_controller_U/cache_sram_dm_U/U1150/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[115\]/Q cache_controller_U/cache_sram_dm_U/U1149/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U119/Y cache_controller_U/cache_sram_dm_U/U1149/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[115\]/Q cache_controller_U/cache_sram_dm_U/U1149/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U89/Y cache_controller_U/cache_sram_dm_U/U1149/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[114\]/Q cache_controller_U/cache_sram_dm_U/U1148/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U135/Y cache_controller_U/cache_sram_dm_U/U1148/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[114\]/Q cache_controller_U/cache_sram_dm_U/U1148/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U71/Y cache_controller_U/cache_sram_dm_U/U1148/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[114\]/Q cache_controller_U/cache_sram_dm_U/U1147/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U642/Y cache_controller_U/cache_sram_dm_U/U1147/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[114\]/Q cache_controller_U/cache_sram_dm_U/U1147/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U78/Y cache_controller_U/cache_sram_dm_U/U1147/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[114\]/Q cache_controller_U/cache_sram_dm_U/U1146/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U99/Y cache_controller_U/cache_sram_dm_U/U1146/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[114\]/Q cache_controller_U/cache_sram_dm_U/U1146/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U580/Y cache_controller_U/cache_sram_dm_U/U1146/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[114\]/Q cache_controller_U/cache_sram_dm_U/U1145/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U116/Y cache_controller_U/cache_sram_dm_U/U1145/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[114\]/Q cache_controller_U/cache_sram_dm_U/U1145/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U105/Y cache_controller_U/cache_sram_dm_U/U1145/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[113\]/Q cache_controller_U/cache_sram_dm_U/U1144/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U635/Y cache_controller_U/cache_sram_dm_U/U1144/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[113\]/Q cache_controller_U/cache_sram_dm_U/U1144/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U68/Y cache_controller_U/cache_sram_dm_U/U1144/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[113\]/Q cache_controller_U/cache_sram_dm_U/U1143/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U100/Y cache_controller_U/cache_sram_dm_U/U1143/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[113\]/Q cache_controller_U/cache_sram_dm_U/U1143/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U288/Y cache_controller_U/cache_sram_dm_U/U1143/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[113\]/Q cache_controller_U/cache_sram_dm_U/U1142/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U118/Y cache_controller_U/cache_sram_dm_U/U1142/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[113\]/Q cache_controller_U/cache_sram_dm_U/U1142/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U287/Y cache_controller_U/cache_sram_dm_U/U1142/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[112\]/Q cache_controller_U/cache_sram_dm_U/U1141/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U316/Y cache_controller_U/cache_sram_dm_U/U1141/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[112\]/Q cache_controller_U/cache_sram_dm_U/U1141/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U66/Y cache_controller_U/cache_sram_dm_U/U1141/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[112\]/Q cache_controller_U/cache_sram_dm_U/U1140/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U303/Y cache_controller_U/cache_sram_dm_U/U1140/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[112\]/Q cache_controller_U/cache_sram_dm_U/U1140/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U78/Y cache_controller_U/cache_sram_dm_U/U1140/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[112\]/Q cache_controller_U/cache_sram_dm_U/U1139/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U100/Y cache_controller_U/cache_sram_dm_U/U1139/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[112\]/Q cache_controller_U/cache_sram_dm_U/U1139/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U91/Y cache_controller_U/cache_sram_dm_U/U1139/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[112\]/Q cache_controller_U/cache_sram_dm_U/U1138/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U118/Y cache_controller_U/cache_sram_dm_U/U1138/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[112\]/Q cache_controller_U/cache_sram_dm_U/U1138/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U88/Y cache_controller_U/cache_sram_dm_U/U1138/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[111\]/Q cache_controller_U/cache_sram_dm_U/U1137/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U119/Y cache_controller_U/cache_sram_dm_U/U1137/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[111\]/Q cache_controller_U/cache_sram_dm_U/U1137/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U105/Y cache_controller_U/cache_sram_dm_U/U1137/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1132/Y cache_controller_U/cache_sram_dm_U/U1136/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1133/Y cache_controller_U/cache_sram_dm_U/U1136/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1134/Y cache_controller_U/cache_sram_dm_U/U1136/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1135/Y cache_controller_U/cache_sram_dm_U/U1136/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[110\]/Q cache_controller_U/cache_sram_dm_U/U1135/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U135/Y cache_controller_U/cache_sram_dm_U/U1135/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[110\]/Q cache_controller_U/cache_sram_dm_U/U1135/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U67/Y cache_controller_U/cache_sram_dm_U/U1135/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[110\]/Q cache_controller_U/cache_sram_dm_U/U1134/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U642/Y cache_controller_U/cache_sram_dm_U/U1134/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[110\]/Q cache_controller_U/cache_sram_dm_U/U1134/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U627/Y cache_controller_U/cache_sram_dm_U/U1134/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[110\]/Q cache_controller_U/cache_sram_dm_U/U1133/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U101/Y cache_controller_U/cache_sram_dm_U/U1133/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[110\]/Q cache_controller_U/cache_sram_dm_U/U1133/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U156/Y cache_controller_U/cache_sram_dm_U/U1133/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[110\]/Q cache_controller_U/cache_sram_dm_U/U1132/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U119/Y cache_controller_U/cache_sram_dm_U/U1132/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[110\]/Q cache_controller_U/cache_sram_dm_U/U1132/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U107/Y cache_controller_U/cache_sram_dm_U/U1132/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[109\]/Q cache_controller_U/cache_sram_dm_U/U1131/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U316/Y cache_controller_U/cache_sram_dm_U/U1131/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[109\]/Q cache_controller_U/cache_sram_dm_U/U1131/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U66/Y cache_controller_U/cache_sram_dm_U/U1131/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[109\]/Q cache_controller_U/cache_sram_dm_U/U1130/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U60/Y cache_controller_U/cache_sram_dm_U/U1130/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[109\]/Q cache_controller_U/cache_sram_dm_U/U1130/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U129/Y cache_controller_U/cache_sram_dm_U/U1130/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[108\]/Q cache_controller_U/cache_sram_dm_U/U1129/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U135/Y cache_controller_U/cache_sram_dm_U/U1129/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[108\]/Q cache_controller_U/cache_sram_dm_U/U1129/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U71/Y cache_controller_U/cache_sram_dm_U/U1129/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[108\]/Q cache_controller_U/cache_sram_dm_U/U1128/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U101/Y cache_controller_U/cache_sram_dm_U/U1128/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[108\]/Q cache_controller_U/cache_sram_dm_U/U1128/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U104/Y cache_controller_U/cache_sram_dm_U/U1128/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1123/Y cache_controller_U/cache_sram_dm_U/U1127/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1124/Y cache_controller_U/cache_sram_dm_U/U1127/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1125/Y cache_controller_U/cache_sram_dm_U/U1127/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1126/Y cache_controller_U/cache_sram_dm_U/U1127/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[107\]/Q cache_controller_U/cache_sram_dm_U/U1126/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U217/Y cache_controller_U/cache_sram_dm_U/U1126/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[107\]/Q cache_controller_U/cache_sram_dm_U/U1126/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U66/Y cache_controller_U/cache_sram_dm_U/U1126/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[107\]/Q cache_controller_U/cache_sram_dm_U/U1125/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U338/Y cache_controller_U/cache_sram_dm_U/U1125/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[107\]/Q cache_controller_U/cache_sram_dm_U/U1125/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U33/Y cache_controller_U/cache_sram_dm_U/U1125/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[107\]/Q cache_controller_U/cache_sram_dm_U/U1124/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U96/Y cache_controller_U/cache_sram_dm_U/U1124/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[107\]/Q cache_controller_U/cache_sram_dm_U/U1124/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U288/Y cache_controller_U/cache_sram_dm_U/U1124/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[107\]/Q cache_controller_U/cache_sram_dm_U/U1123/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U60/Y cache_controller_U/cache_sram_dm_U/U1123/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[107\]/Q cache_controller_U/cache_sram_dm_U/U1123/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U662/Y cache_controller_U/cache_sram_dm_U/U1123/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[106\]/Q cache_controller_U/cache_sram_dm_U/U1122/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U217/Y cache_controller_U/cache_sram_dm_U/U1122/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[106\]/Q cache_controller_U/cache_sram_dm_U/U1122/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U71/Y cache_controller_U/cache_sram_dm_U/U1122/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[106\]/Q cache_controller_U/cache_sram_dm_U/U1121/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U119/Y cache_controller_U/cache_sram_dm_U/U1121/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[106\]/Q cache_controller_U/cache_sram_dm_U/U1121/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U32/Y cache_controller_U/cache_sram_dm_U/U1121/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[105\]/Q cache_controller_U/cache_sram_dm_U/U1120/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U316/Y cache_controller_U/cache_sram_dm_U/U1120/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[105\]/Q cache_controller_U/cache_sram_dm_U/U1120/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U70/Y cache_controller_U/cache_sram_dm_U/U1120/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[105\]/Q cache_controller_U/cache_sram_dm_U/U1119/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U303/Y cache_controller_U/cache_sram_dm_U/U1119/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[105\]/Q cache_controller_U/cache_sram_dm_U/U1119/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U627/Y cache_controller_U/cache_sram_dm_U/U1119/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[105\]/Q cache_controller_U/cache_sram_dm_U/U1118/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U98/Y cache_controller_U/cache_sram_dm_U/U1118/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[105\]/Q cache_controller_U/cache_sram_dm_U/U1118/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U288/Y cache_controller_U/cache_sram_dm_U/U1118/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[105\]/Q cache_controller_U/cache_sram_dm_U/U1117/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U118/Y cache_controller_U/cache_sram_dm_U/U1117/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[105\]/Q cache_controller_U/cache_sram_dm_U/U1117/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U32/Y cache_controller_U/cache_sram_dm_U/U1117/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[104\]/Q cache_controller_U/cache_sram_dm_U/U1116/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U635/Y cache_controller_U/cache_sram_dm_U/U1116/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[104\]/Q cache_controller_U/cache_sram_dm_U/U1116/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U70/Y cache_controller_U/cache_sram_dm_U/U1116/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[104\]/Q cache_controller_U/cache_sram_dm_U/U1115/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U159/Y cache_controller_U/cache_sram_dm_U/U1115/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[104\]/Q cache_controller_U/cache_sram_dm_U/U1115/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U649/Y cache_controller_U/cache_sram_dm_U/U1115/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[104\]/Q cache_controller_U/cache_sram_dm_U/U1114/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U102/Y cache_controller_U/cache_sram_dm_U/U1114/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[104\]/Q cache_controller_U/cache_sram_dm_U/U1114/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U580/Y cache_controller_U/cache_sram_dm_U/U1114/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[104\]/Q cache_controller_U/cache_sram_dm_U/U1113/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U60/Y cache_controller_U/cache_sram_dm_U/U1113/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[104\]/Q cache_controller_U/cache_sram_dm_U/U1113/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U88/Y cache_controller_U/cache_sram_dm_U/U1113/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[103\]/Q cache_controller_U/cache_sram_dm_U/U1112/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U217/Y cache_controller_U/cache_sram_dm_U/U1112/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[103\]/Q cache_controller_U/cache_sram_dm_U/U1112/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U69/Y cache_controller_U/cache_sram_dm_U/U1112/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[103\]/Q cache_controller_U/cache_sram_dm_U/U1111/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U97/Y cache_controller_U/cache_sram_dm_U/U1111/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[103\]/Q cache_controller_U/cache_sram_dm_U/U1111/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U580/Y cache_controller_U/cache_sram_dm_U/U1111/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[103\]/Q cache_controller_U/cache_sram_dm_U/U1110/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U118/Y cache_controller_U/cache_sram_dm_U/U1110/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[103\]/Q cache_controller_U/cache_sram_dm_U/U1110/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U662/Y cache_controller_U/cache_sram_dm_U/U1110/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[102\]/Q cache_controller_U/cache_sram_dm_U/U1109/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U135/Y cache_controller_U/cache_sram_dm_U/U1109/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[102\]/Q cache_controller_U/cache_sram_dm_U/U1109/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U70/Y cache_controller_U/cache_sram_dm_U/U1109/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[102\]/Q cache_controller_U/cache_sram_dm_U/U1108/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U118/Y cache_controller_U/cache_sram_dm_U/U1108/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[102\]/Q cache_controller_U/cache_sram_dm_U/U1108/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U32/Y cache_controller_U/cache_sram_dm_U/U1108/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[101\]/Q cache_controller_U/cache_sram_dm_U/U1107/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U316/Y cache_controller_U/cache_sram_dm_U/U1107/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[101\]/Q cache_controller_U/cache_sram_dm_U/U1107/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U69/Y cache_controller_U/cache_sram_dm_U/U1107/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[101\]/Q cache_controller_U/cache_sram_dm_U/U1106/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U119/Y cache_controller_U/cache_sram_dm_U/U1106/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[101\]/Q cache_controller_U/cache_sram_dm_U/U1106/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U36/Y cache_controller_U/cache_sram_dm_U/U1106/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[100\]/Q cache_controller_U/cache_sram_dm_U/U1105/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U60/Y cache_controller_U/cache_sram_dm_U/U1105/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[100\]/Q cache_controller_U/cache_sram_dm_U/U1105/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U89/Y cache_controller_U/cache_sram_dm_U/U1105/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[99\]/Q cache_controller_U/cache_sram_dm_U/U1104/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U635/Y cache_controller_U/cache_sram_dm_U/U1104/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[99\]/Q cache_controller_U/cache_sram_dm_U/U1104/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U69/Y cache_controller_U/cache_sram_dm_U/U1104/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[99\]/Q cache_controller_U/cache_sram_dm_U/U1103/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U302/Y cache_controller_U/cache_sram_dm_U/U1103/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[99\]/Q cache_controller_U/cache_sram_dm_U/U1103/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U627/Y cache_controller_U/cache_sram_dm_U/U1103/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[99\]/Q cache_controller_U/cache_sram_dm_U/U1102/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U97/Y cache_controller_U/cache_sram_dm_U/U1102/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[99\]/Q cache_controller_U/cache_sram_dm_U/U1102/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U104/Y cache_controller_U/cache_sram_dm_U/U1102/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[99\]/Q cache_controller_U/cache_sram_dm_U/U1101/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U119/Y cache_controller_U/cache_sram_dm_U/U1101/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[99\]/Q cache_controller_U/cache_sram_dm_U/U1101/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U107/Y cache_controller_U/cache_sram_dm_U/U1101/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U643/Y cache_controller_U/cache_sram_dm_U/U1100/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1098/Y cache_controller_U/cache_sram_dm_U/U1100/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U38/Y cache_controller_U/cache_sram_dm_U/U1100/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1099/Y cache_controller_U/cache_sram_dm_U/U1100/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[98\]/Q cache_controller_U/cache_sram_dm_U/U1099/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U316/Y cache_controller_U/cache_sram_dm_U/U1099/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[98\]/Q cache_controller_U/cache_sram_dm_U/U1099/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U69/Y cache_controller_U/cache_sram_dm_U/U1099/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[98\]/Q cache_controller_U/cache_sram_dm_U/U1098/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U99/Y cache_controller_U/cache_sram_dm_U/U1098/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[98\]/Q cache_controller_U/cache_sram_dm_U/U1098/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U109/Y cache_controller_U/cache_sram_dm_U/U1098/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[97\]/Q cache_controller_U/cache_sram_dm_U/U1097/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U635/Y cache_controller_U/cache_sram_dm_U/U1097/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[97\]/Q cache_controller_U/cache_sram_dm_U/U1097/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U69/Y cache_controller_U/cache_sram_dm_U/U1097/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[97\]/Q cache_controller_U/cache_sram_dm_U/U1096/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U301/Y cache_controller_U/cache_sram_dm_U/U1096/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[97\]/Q cache_controller_U/cache_sram_dm_U/U1096/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U78/Y cache_controller_U/cache_sram_dm_U/U1096/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[97\]/Q cache_controller_U/cache_sram_dm_U/U1095/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U119/Y cache_controller_U/cache_sram_dm_U/U1095/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[97\]/Q cache_controller_U/cache_sram_dm_U/U1095/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U89/Y cache_controller_U/cache_sram_dm_U/U1095/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[96\]/Q cache_controller_U/cache_sram_dm_U/U1094/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U98/Y cache_controller_U/cache_sram_dm_U/U1094/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[96\]/Q cache_controller_U/cache_sram_dm_U/U1094/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U104/Y cache_controller_U/cache_sram_dm_U/U1094/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[96\]/Q cache_controller_U/cache_sram_dm_U/U1093/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U119/Y cache_controller_U/cache_sram_dm_U/U1093/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[96\]/Q cache_controller_U/cache_sram_dm_U/U1093/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U107/Y cache_controller_U/cache_sram_dm_U/U1093/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[94\]/Q cache_controller_U/cache_sram_dm_U/U1092/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U635/Y cache_controller_U/cache_sram_dm_U/U1092/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[94\]/Q cache_controller_U/cache_sram_dm_U/U1092/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U67/Y cache_controller_U/cache_sram_dm_U/U1092/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[94\]/Q cache_controller_U/cache_sram_dm_U/U1091/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U292/Y cache_controller_U/cache_sram_dm_U/U1091/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[94\]/Q cache_controller_U/cache_sram_dm_U/U1091/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U608/Y cache_controller_U/cache_sram_dm_U/U1091/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[94\]/Q cache_controller_U/cache_sram_dm_U/U1090/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U97/Y cache_controller_U/cache_sram_dm_U/U1090/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[94\]/Q cache_controller_U/cache_sram_dm_U/U1090/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U580/Y cache_controller_U/cache_sram_dm_U/U1090/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[94\]/Q cache_controller_U/cache_sram_dm_U/U1089/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U119/Y cache_controller_U/cache_sram_dm_U/U1089/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[94\]/Q cache_controller_U/cache_sram_dm_U/U1089/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U129/Y cache_controller_U/cache_sram_dm_U/U1089/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[92\]/Q cache_controller_U/cache_sram_dm_U/U1088/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U316/Y cache_controller_U/cache_sram_dm_U/U1088/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[92\]/Q cache_controller_U/cache_sram_dm_U/U1088/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U71/Y cache_controller_U/cache_sram_dm_U/U1088/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[92\]/Q cache_controller_U/cache_sram_dm_U/U1087/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U302/Y cache_controller_U/cache_sram_dm_U/U1087/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[92\]/Q cache_controller_U/cache_sram_dm_U/U1087/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U33/Y cache_controller_U/cache_sram_dm_U/U1087/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[92\]/Q cache_controller_U/cache_sram_dm_U/U1086/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U101/Y cache_controller_U/cache_sram_dm_U/U1086/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[92\]/Q cache_controller_U/cache_sram_dm_U/U1086/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U580/Y cache_controller_U/cache_sram_dm_U/U1086/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[92\]/Q cache_controller_U/cache_sram_dm_U/U1085/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U60/Y cache_controller_U/cache_sram_dm_U/U1085/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[92\]/Q cache_controller_U/cache_sram_dm_U/U1085/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U129/Y cache_controller_U/cache_sram_dm_U/U1085/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1080/Y cache_controller_U/cache_sram_dm_U/U1084/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1081/Y cache_controller_U/cache_sram_dm_U/U1084/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1082/Y cache_controller_U/cache_sram_dm_U/U1084/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1083/Y cache_controller_U/cache_sram_dm_U/U1084/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[91\]/Q cache_controller_U/cache_sram_dm_U/U1083/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U635/Y cache_controller_U/cache_sram_dm_U/U1083/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[91\]/Q cache_controller_U/cache_sram_dm_U/U1083/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U69/Y cache_controller_U/cache_sram_dm_U/U1083/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[91\]/Q cache_controller_U/cache_sram_dm_U/U1082/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U302/Y cache_controller_U/cache_sram_dm_U/U1082/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[91\]/Q cache_controller_U/cache_sram_dm_U/U1082/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U627/Y cache_controller_U/cache_sram_dm_U/U1082/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[91\]/Q cache_controller_U/cache_sram_dm_U/U1081/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U95/Y cache_controller_U/cache_sram_dm_U/U1081/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[91\]/Q cache_controller_U/cache_sram_dm_U/U1081/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U104/Y cache_controller_U/cache_sram_dm_U/U1081/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[91\]/Q cache_controller_U/cache_sram_dm_U/U1080/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U119/Y cache_controller_U/cache_sram_dm_U/U1080/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[91\]/Q cache_controller_U/cache_sram_dm_U/U1080/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U30/Y cache_controller_U/cache_sram_dm_U/U1080/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1076/Y cache_controller_U/cache_sram_dm_U/U1079/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1077/Y cache_controller_U/cache_sram_dm_U/U1079/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U518/Y cache_controller_U/cache_sram_dm_U/U1079/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1078/Y cache_controller_U/cache_sram_dm_U/U1079/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[90\]/Q cache_controller_U/cache_sram_dm_U/U1078/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U635/Y cache_controller_U/cache_sram_dm_U/U1078/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[90\]/Q cache_controller_U/cache_sram_dm_U/U1078/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U70/Y cache_controller_U/cache_sram_dm_U/U1078/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[90\]/Q cache_controller_U/cache_sram_dm_U/U1077/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U100/Y cache_controller_U/cache_sram_dm_U/U1077/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[90\]/Q cache_controller_U/cache_sram_dm_U/U1077/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U104/Y cache_controller_U/cache_sram_dm_U/U1077/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[90\]/Q cache_controller_U/cache_sram_dm_U/U1076/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U116/Y cache_controller_U/cache_sram_dm_U/U1076/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[90\]/Q cache_controller_U/cache_sram_dm_U/U1076/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U129/Y cache_controller_U/cache_sram_dm_U/U1076/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[89\]/Q cache_controller_U/cache_sram_dm_U/U1075/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U135/Y cache_controller_U/cache_sram_dm_U/U1075/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[89\]/Q cache_controller_U/cache_sram_dm_U/U1075/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U71/Y cache_controller_U/cache_sram_dm_U/U1075/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[89\]/Q cache_controller_U/cache_sram_dm_U/U1074/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U303/Y cache_controller_U/cache_sram_dm_U/U1074/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[89\]/Q cache_controller_U/cache_sram_dm_U/U1074/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U627/Y cache_controller_U/cache_sram_dm_U/U1074/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[89\]/Q cache_controller_U/cache_sram_dm_U/U1073/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U101/Y cache_controller_U/cache_sram_dm_U/U1073/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[89\]/Q cache_controller_U/cache_sram_dm_U/U1073/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U91/Y cache_controller_U/cache_sram_dm_U/U1073/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[89\]/Q cache_controller_U/cache_sram_dm_U/U1072/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U119/Y cache_controller_U/cache_sram_dm_U/U1072/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[89\]/Q cache_controller_U/cache_sram_dm_U/U1072/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U88/Y cache_controller_U/cache_sram_dm_U/U1072/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[87\]/Q cache_controller_U/cache_sram_dm_U/U1071/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U635/Y cache_controller_U/cache_sram_dm_U/U1071/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[87\]/Q cache_controller_U/cache_sram_dm_U/U1071/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U67/Y cache_controller_U/cache_sram_dm_U/U1071/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[87\]/Q cache_controller_U/cache_sram_dm_U/U1070/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U292/Y cache_controller_U/cache_sram_dm_U/U1070/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[87\]/Q cache_controller_U/cache_sram_dm_U/U1070/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U649/Y cache_controller_U/cache_sram_dm_U/U1070/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[87\]/Q cache_controller_U/cache_sram_dm_U/U1069/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U60/Y cache_controller_U/cache_sram_dm_U/U1069/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[87\]/Q cache_controller_U/cache_sram_dm_U/U1069/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U662/Y cache_controller_U/cache_sram_dm_U/U1069/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[86\]/Q cache_controller_U/cache_sram_dm_U/U1068/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U135/Y cache_controller_U/cache_sram_dm_U/U1068/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[86\]/Q cache_controller_U/cache_sram_dm_U/U1068/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U66/Y cache_controller_U/cache_sram_dm_U/U1068/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[86\]/Q cache_controller_U/cache_sram_dm_U/U1067/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U95/Y cache_controller_U/cache_sram_dm_U/U1067/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[86\]/Q cache_controller_U/cache_sram_dm_U/U1067/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U104/Y cache_controller_U/cache_sram_dm_U/U1067/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[86\]/Q cache_controller_U/cache_sram_dm_U/U1066/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U116/Y cache_controller_U/cache_sram_dm_U/U1066/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[86\]/Q cache_controller_U/cache_sram_dm_U/U1066/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U89/Y cache_controller_U/cache_sram_dm_U/U1066/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[85\]/Q cache_controller_U/cache_sram_dm_U/U1065/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U217/Y cache_controller_U/cache_sram_dm_U/U1065/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[85\]/Q cache_controller_U/cache_sram_dm_U/U1065/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U69/Y cache_controller_U/cache_sram_dm_U/U1065/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[85\]/Q cache_controller_U/cache_sram_dm_U/U1064/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U60/Y cache_controller_U/cache_sram_dm_U/U1064/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[85\]/Q cache_controller_U/cache_sram_dm_U/U1064/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U287/Y cache_controller_U/cache_sram_dm_U/U1064/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[84\]/Q cache_controller_U/cache_sram_dm_U/U1063/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U338/Y cache_controller_U/cache_sram_dm_U/U1063/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[84\]/Q cache_controller_U/cache_sram_dm_U/U1063/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U33/Y cache_controller_U/cache_sram_dm_U/U1063/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[84\]/Q cache_controller_U/cache_sram_dm_U/U1062/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U97/Y cache_controller_U/cache_sram_dm_U/U1062/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[84\]/Q cache_controller_U/cache_sram_dm_U/U1062/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U286/Y cache_controller_U/cache_sram_dm_U/U1062/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[84\]/Q cache_controller_U/cache_sram_dm_U/U1061/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U60/Y cache_controller_U/cache_sram_dm_U/U1061/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[84\]/Q cache_controller_U/cache_sram_dm_U/U1061/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U105/Y cache_controller_U/cache_sram_dm_U/U1061/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[83\]/Q cache_controller_U/cache_sram_dm_U/U1060/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U635/Y cache_controller_U/cache_sram_dm_U/U1060/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[83\]/Q cache_controller_U/cache_sram_dm_U/U1060/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U71/Y cache_controller_U/cache_sram_dm_U/U1060/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[83\]/Q cache_controller_U/cache_sram_dm_U/U1059/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U303/Y cache_controller_U/cache_sram_dm_U/U1059/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[83\]/Q cache_controller_U/cache_sram_dm_U/U1059/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U78/Y cache_controller_U/cache_sram_dm_U/U1059/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[83\]/Q cache_controller_U/cache_sram_dm_U/U1058/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U100/Y cache_controller_U/cache_sram_dm_U/U1058/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[83\]/Q cache_controller_U/cache_sram_dm_U/U1058/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U580/Y cache_controller_U/cache_sram_dm_U/U1058/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[83\]/Q cache_controller_U/cache_sram_dm_U/U1057/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U60/Y cache_controller_U/cache_sram_dm_U/U1057/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[83\]/Q cache_controller_U/cache_sram_dm_U/U1057/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U32/Y cache_controller_U/cache_sram_dm_U/U1057/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[82\]/Q cache_controller_U/cache_sram_dm_U/U1056/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U635/Y cache_controller_U/cache_sram_dm_U/U1056/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[82\]/Q cache_controller_U/cache_sram_dm_U/U1056/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U66/Y cache_controller_U/cache_sram_dm_U/U1056/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[82\]/Q cache_controller_U/cache_sram_dm_U/U1055/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U338/Y cache_controller_U/cache_sram_dm_U/U1055/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[82\]/Q cache_controller_U/cache_sram_dm_U/U1055/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U78/Y cache_controller_U/cache_sram_dm_U/U1055/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[82\]/Q cache_controller_U/cache_sram_dm_U/U1054/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U97/Y cache_controller_U/cache_sram_dm_U/U1054/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[82\]/Q cache_controller_U/cache_sram_dm_U/U1054/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U580/Y cache_controller_U/cache_sram_dm_U/U1054/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[82\]/Q cache_controller_U/cache_sram_dm_U/U1053/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U119/Y cache_controller_U/cache_sram_dm_U/U1053/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[82\]/Q cache_controller_U/cache_sram_dm_U/U1053/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U36/Y cache_controller_U/cache_sram_dm_U/U1053/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[81\]/Q cache_controller_U/cache_sram_dm_U/U1052/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U217/Y cache_controller_U/cache_sram_dm_U/U1052/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[81\]/Q cache_controller_U/cache_sram_dm_U/U1052/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U69/Y cache_controller_U/cache_sram_dm_U/U1052/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[81\]/Q cache_controller_U/cache_sram_dm_U/U1051/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U97/Y cache_controller_U/cache_sram_dm_U/U1051/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[81\]/Q cache_controller_U/cache_sram_dm_U/U1051/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U580/Y cache_controller_U/cache_sram_dm_U/U1051/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[80\]/Q cache_controller_U/cache_sram_dm_U/U1050/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U116/Y cache_controller_U/cache_sram_dm_U/U1050/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[80\]/Q cache_controller_U/cache_sram_dm_U/U1050/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U105/Y cache_controller_U/cache_sram_dm_U/U1050/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[79\]/Q cache_controller_U/cache_sram_dm_U/U1049/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U217/Y cache_controller_U/cache_sram_dm_U/U1049/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[79\]/Q cache_controller_U/cache_sram_dm_U/U1049/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U70/Y cache_controller_U/cache_sram_dm_U/U1049/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[79\]/Q cache_controller_U/cache_sram_dm_U/U1048/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U292/Y cache_controller_U/cache_sram_dm_U/U1048/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[79\]/Q cache_controller_U/cache_sram_dm_U/U1048/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U33/Y cache_controller_U/cache_sram_dm_U/U1048/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[79\]/Q cache_controller_U/cache_sram_dm_U/U1047/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U96/Y cache_controller_U/cache_sram_dm_U/U1047/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[79\]/Q cache_controller_U/cache_sram_dm_U/U1047/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U288/Y cache_controller_U/cache_sram_dm_U/U1047/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[79\]/Q cache_controller_U/cache_sram_dm_U/U1046/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U118/Y cache_controller_U/cache_sram_dm_U/U1046/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[79\]/Q cache_controller_U/cache_sram_dm_U/U1046/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U662/Y cache_controller_U/cache_sram_dm_U/U1046/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[78\]/Q cache_controller_U/cache_sram_dm_U/U1045/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U99/Y cache_controller_U/cache_sram_dm_U/U1045/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[78\]/Q cache_controller_U/cache_sram_dm_U/U1045/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U104/Y cache_controller_U/cache_sram_dm_U/U1045/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[78\]/Q cache_controller_U/cache_sram_dm_U/U1044/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U118/Y cache_controller_U/cache_sram_dm_U/U1044/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[78\]/Q cache_controller_U/cache_sram_dm_U/U1044/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U105/Y cache_controller_U/cache_sram_dm_U/U1044/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[77\]/Q cache_controller_U/cache_sram_dm_U/U1043/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U217/Y cache_controller_U/cache_sram_dm_U/U1043/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[77\]/Q cache_controller_U/cache_sram_dm_U/U1043/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U71/Y cache_controller_U/cache_sram_dm_U/U1043/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[77\]/Q cache_controller_U/cache_sram_dm_U/U1042/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U301/Y cache_controller_U/cache_sram_dm_U/U1042/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[77\]/Q cache_controller_U/cache_sram_dm_U/U1042/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U649/Y cache_controller_U/cache_sram_dm_U/U1042/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[77\]/Q cache_controller_U/cache_sram_dm_U/U1041/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U99/Y cache_controller_U/cache_sram_dm_U/U1041/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[77\]/Q cache_controller_U/cache_sram_dm_U/U1041/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U109/Y cache_controller_U/cache_sram_dm_U/U1041/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[77\]/Q cache_controller_U/cache_sram_dm_U/U1040/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U60/Y cache_controller_U/cache_sram_dm_U/U1040/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[77\]/Q cache_controller_U/cache_sram_dm_U/U1040/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U107/Y cache_controller_U/cache_sram_dm_U/U1040/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[76\]/Q cache_controller_U/cache_sram_dm_U/U1039/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U217/Y cache_controller_U/cache_sram_dm_U/U1039/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[76\]/Q cache_controller_U/cache_sram_dm_U/U1039/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U68/Y cache_controller_U/cache_sram_dm_U/U1039/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[76\]/Q cache_controller_U/cache_sram_dm_U/U1038/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U95/Y cache_controller_U/cache_sram_dm_U/U1038/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[76\]/Q cache_controller_U/cache_sram_dm_U/U1038/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U580/Y cache_controller_U/cache_sram_dm_U/U1038/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[75\]/Q cache_controller_U/cache_sram_dm_U/U1037/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U135/Y cache_controller_U/cache_sram_dm_U/U1037/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[75\]/Q cache_controller_U/cache_sram_dm_U/U1037/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U70/Y cache_controller_U/cache_sram_dm_U/U1037/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[75\]/Q cache_controller_U/cache_sram_dm_U/U1036/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U118/Y cache_controller_U/cache_sram_dm_U/U1036/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[75\]/Q cache_controller_U/cache_sram_dm_U/U1036/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U88/Y cache_controller_U/cache_sram_dm_U/U1036/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[73\]/Q cache_controller_U/cache_sram_dm_U/U1035/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U217/Y cache_controller_U/cache_sram_dm_U/U1035/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[73\]/Q cache_controller_U/cache_sram_dm_U/U1035/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U67/Y cache_controller_U/cache_sram_dm_U/U1035/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[73\]/Q cache_controller_U/cache_sram_dm_U/U1034/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U160/Y cache_controller_U/cache_sram_dm_U/U1034/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[73\]/Q cache_controller_U/cache_sram_dm_U/U1034/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U649/Y cache_controller_U/cache_sram_dm_U/U1034/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[73\]/Q cache_controller_U/cache_sram_dm_U/U1033/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U98/Y cache_controller_U/cache_sram_dm_U/U1033/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[73\]/Q cache_controller_U/cache_sram_dm_U/U1033/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U109/Y cache_controller_U/cache_sram_dm_U/U1033/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[73\]/Q cache_controller_U/cache_sram_dm_U/U1032/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U118/Y cache_controller_U/cache_sram_dm_U/U1032/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[73\]/Q cache_controller_U/cache_sram_dm_U/U1032/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U161/Y cache_controller_U/cache_sram_dm_U/U1032/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[72\]/Q cache_controller_U/cache_sram_dm_U/U1031/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U217/Y cache_controller_U/cache_sram_dm_U/U1031/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[72\]/Q cache_controller_U/cache_sram_dm_U/U1031/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U67/Y cache_controller_U/cache_sram_dm_U/U1031/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[72\]/Q cache_controller_U/cache_sram_dm_U/U1030/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U338/Y cache_controller_U/cache_sram_dm_U/U1030/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[72\]/Q cache_controller_U/cache_sram_dm_U/U1030/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U627/Y cache_controller_U/cache_sram_dm_U/U1030/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[72\]/Q cache_controller_U/cache_sram_dm_U/U1029/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U95/Y cache_controller_U/cache_sram_dm_U/U1029/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[72\]/Q cache_controller_U/cache_sram_dm_U/U1029/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U91/Y cache_controller_U/cache_sram_dm_U/U1029/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[72\]/Q cache_controller_U/cache_sram_dm_U/U1028/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U119/Y cache_controller_U/cache_sram_dm_U/U1028/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[72\]/Q cache_controller_U/cache_sram_dm_U/U1028/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U107/Y cache_controller_U/cache_sram_dm_U/U1028/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[71\]/Q cache_controller_U/cache_sram_dm_U/U1027/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U135/Y cache_controller_U/cache_sram_dm_U/U1027/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[71\]/Q cache_controller_U/cache_sram_dm_U/U1027/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U68/Y cache_controller_U/cache_sram_dm_U/U1027/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[71\]/Q cache_controller_U/cache_sram_dm_U/U1026/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U642/Y cache_controller_U/cache_sram_dm_U/U1026/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[71\]/Q cache_controller_U/cache_sram_dm_U/U1026/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U78/Y cache_controller_U/cache_sram_dm_U/U1026/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[71\]/Q cache_controller_U/cache_sram_dm_U/U1025/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U98/Y cache_controller_U/cache_sram_dm_U/U1025/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[71\]/Q cache_controller_U/cache_sram_dm_U/U1025/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U91/Y cache_controller_U/cache_sram_dm_U/U1025/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[70\]/Q cache_controller_U/cache_sram_dm_U/U1024/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U635/Y cache_controller_U/cache_sram_dm_U/U1024/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[70\]/Q cache_controller_U/cache_sram_dm_U/U1024/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U71/Y cache_controller_U/cache_sram_dm_U/U1024/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[70\]/Q cache_controller_U/cache_sram_dm_U/U1023/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U159/Y cache_controller_U/cache_sram_dm_U/U1023/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[70\]/Q cache_controller_U/cache_sram_dm_U/U1023/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U649/Y cache_controller_U/cache_sram_dm_U/U1023/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[70\]/Q cache_controller_U/cache_sram_dm_U/U1022/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U99/Y cache_controller_U/cache_sram_dm_U/U1022/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[70\]/Q cache_controller_U/cache_sram_dm_U/U1022/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U580/Y cache_controller_U/cache_sram_dm_U/U1022/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[70\]/Q cache_controller_U/cache_sram_dm_U/U1021/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U60/Y cache_controller_U/cache_sram_dm_U/U1021/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[70\]/Q cache_controller_U/cache_sram_dm_U/U1021/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U107/Y cache_controller_U/cache_sram_dm_U/U1021/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[69\]/Q cache_controller_U/cache_sram_dm_U/U1020/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U102/Y cache_controller_U/cache_sram_dm_U/U1020/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[69\]/Q cache_controller_U/cache_sram_dm_U/U1020/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U109/Y cache_controller_U/cache_sram_dm_U/U1020/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[68\]/Q cache_controller_U/cache_sram_dm_U/U1019/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U135/Y cache_controller_U/cache_sram_dm_U/U1019/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[68\]/Q cache_controller_U/cache_sram_dm_U/U1019/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U70/Y cache_controller_U/cache_sram_dm_U/U1019/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[68\]/Q cache_controller_U/cache_sram_dm_U/U1018/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U301/Y cache_controller_U/cache_sram_dm_U/U1018/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[68\]/Q cache_controller_U/cache_sram_dm_U/U1018/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U608/Y cache_controller_U/cache_sram_dm_U/U1018/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[68\]/Q cache_controller_U/cache_sram_dm_U/U1017/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U98/Y cache_controller_U/cache_sram_dm_U/U1017/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[68\]/Q cache_controller_U/cache_sram_dm_U/U1017/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U104/Y cache_controller_U/cache_sram_dm_U/U1017/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[68\]/Q cache_controller_U/cache_sram_dm_U/U1016/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U118/Y cache_controller_U/cache_sram_dm_U/U1016/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[68\]/Q cache_controller_U/cache_sram_dm_U/U1016/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U161/Y cache_controller_U/cache_sram_dm_U/U1016/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[67\]/Q cache_controller_U/cache_sram_dm_U/U1015/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U316/Y cache_controller_U/cache_sram_dm_U/U1015/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[67\]/Q cache_controller_U/cache_sram_dm_U/U1015/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U66/Y cache_controller_U/cache_sram_dm_U/U1015/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[67\]/Q cache_controller_U/cache_sram_dm_U/U1014/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U101/Y cache_controller_U/cache_sram_dm_U/U1014/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[67\]/Q cache_controller_U/cache_sram_dm_U/U1014/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U104/Y cache_controller_U/cache_sram_dm_U/U1014/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[67\]/Q cache_controller_U/cache_sram_dm_U/U1013/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U119/Y cache_controller_U/cache_sram_dm_U/U1013/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[67\]/Q cache_controller_U/cache_sram_dm_U/U1013/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U36/Y cache_controller_U/cache_sram_dm_U/U1013/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[66\]/Q cache_controller_U/cache_sram_dm_U/U1012/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U635/Y cache_controller_U/cache_sram_dm_U/U1012/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[66\]/Q cache_controller_U/cache_sram_dm_U/U1012/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U66/Y cache_controller_U/cache_sram_dm_U/U1012/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[66\]/Q cache_controller_U/cache_sram_dm_U/U1011/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U60/Y cache_controller_U/cache_sram_dm_U/U1011/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[66\]/Q cache_controller_U/cache_sram_dm_U/U1011/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U58/Y cache_controller_U/cache_sram_dm_U/U1011/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[65\]/Q cache_controller_U/cache_sram_dm_U/U1010/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U138/Y cache_controller_U/cache_sram_dm_U/U1010/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[65\]/Q cache_controller_U/cache_sram_dm_U/U1010/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U70/Y cache_controller_U/cache_sram_dm_U/U1010/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[65\]/Q cache_controller_U/cache_sram_dm_U/U1009/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U102/Y cache_controller_U/cache_sram_dm_U/U1009/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[65\]/Q cache_controller_U/cache_sram_dm_U/U1009/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U104/Y cache_controller_U/cache_sram_dm_U/U1009/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[64\]/Q cache_controller_U/cache_sram_dm_U/U1008/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U217/Y cache_controller_U/cache_sram_dm_U/U1008/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[64\]/Q cache_controller_U/cache_sram_dm_U/U1008/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U70/Y cache_controller_U/cache_sram_dm_U/U1008/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[64\]/Q cache_controller_U/cache_sram_dm_U/U1007/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U118/Y cache_controller_U/cache_sram_dm_U/U1007/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[64\]/Q cache_controller_U/cache_sram_dm_U/U1007/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U107/Y cache_controller_U/cache_sram_dm_U/U1007/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[63\]/Q cache_controller_U/cache_sram_dm_U/U1006/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U135/Y cache_controller_U/cache_sram_dm_U/U1006/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[63\]/Q cache_controller_U/cache_sram_dm_U/U1006/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U71/Y cache_controller_U/cache_sram_dm_U/U1006/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[63\]/Q cache_controller_U/cache_sram_dm_U/U1005/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U99/Y cache_controller_U/cache_sram_dm_U/U1005/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[63\]/Q cache_controller_U/cache_sram_dm_U/U1005/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U104/Y cache_controller_U/cache_sram_dm_U/U1005/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[63\]/Q cache_controller_U/cache_sram_dm_U/U1004/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U60/Y cache_controller_U/cache_sram_dm_U/U1004/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[63\]/Q cache_controller_U/cache_sram_dm_U/U1004/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U129/Y cache_controller_U/cache_sram_dm_U/U1004/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[62\]/Q cache_controller_U/cache_sram_dm_U/U1003/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U135/Y cache_controller_U/cache_sram_dm_U/U1003/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[62\]/Q cache_controller_U/cache_sram_dm_U/U1003/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U67/Y cache_controller_U/cache_sram_dm_U/U1003/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[62\]/Q cache_controller_U/cache_sram_dm_U/U1002/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U98/Y cache_controller_U/cache_sram_dm_U/U1002/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[62\]/Q cache_controller_U/cache_sram_dm_U/U1002/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U288/Y cache_controller_U/cache_sram_dm_U/U1002/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[62\]/Q cache_controller_U/cache_sram_dm_U/U1001/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U60/Y cache_controller_U/cache_sram_dm_U/U1001/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[62\]/Q cache_controller_U/cache_sram_dm_U/U1001/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U31/Y cache_controller_U/cache_sram_dm_U/U1001/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[61\]/Q cache_controller_U/cache_sram_dm_U/U1000/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U135/Y cache_controller_U/cache_sram_dm_U/U1000/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[61\]/Q cache_controller_U/cache_sram_dm_U/U1000/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U68/Y cache_controller_U/cache_sram_dm_U/U1000/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[60\]/Q cache_controller_U/cache_sram_dm_U/U999/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U316/Y cache_controller_U/cache_sram_dm_U/U999/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[60\]/Q cache_controller_U/cache_sram_dm_U/U999/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U66/Y cache_controller_U/cache_sram_dm_U/U999/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[60\]/Q cache_controller_U/cache_sram_dm_U/U998/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U301/Y cache_controller_U/cache_sram_dm_U/U998/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[60\]/Q cache_controller_U/cache_sram_dm_U/U998/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U608/Y cache_controller_U/cache_sram_dm_U/U998/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[60\]/Q cache_controller_U/cache_sram_dm_U/U997/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U100/Y cache_controller_U/cache_sram_dm_U/U997/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[60\]/Q cache_controller_U/cache_sram_dm_U/U997/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U286/Y cache_controller_U/cache_sram_dm_U/U997/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[60\]/Q cache_controller_U/cache_sram_dm_U/U996/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U60/Y cache_controller_U/cache_sram_dm_U/U996/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[60\]/Q cache_controller_U/cache_sram_dm_U/U996/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U161/Y cache_controller_U/cache_sram_dm_U/U996/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[59\]/Q cache_controller_U/cache_sram_dm_U/U995/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U138/Y cache_controller_U/cache_sram_dm_U/U995/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[59\]/Q cache_controller_U/cache_sram_dm_U/U995/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U66/Y cache_controller_U/cache_sram_dm_U/U995/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[59\]/Q cache_controller_U/cache_sram_dm_U/U994/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U60/Y cache_controller_U/cache_sram_dm_U/U994/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[59\]/Q cache_controller_U/cache_sram_dm_U/U994/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U161/Y cache_controller_U/cache_sram_dm_U/U994/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[58\]/Q cache_controller_U/cache_sram_dm_U/U993/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U316/Y cache_controller_U/cache_sram_dm_U/U993/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[58\]/Q cache_controller_U/cache_sram_dm_U/U993/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U71/Y cache_controller_U/cache_sram_dm_U/U993/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[58\]/Q cache_controller_U/cache_sram_dm_U/U992/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U160/Y cache_controller_U/cache_sram_dm_U/U992/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[58\]/Q cache_controller_U/cache_sram_dm_U/U992/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U78/Y cache_controller_U/cache_sram_dm_U/U992/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[58\]/Q cache_controller_U/cache_sram_dm_U/U991/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U116/Y cache_controller_U/cache_sram_dm_U/U991/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[58\]/Q cache_controller_U/cache_sram_dm_U/U991/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U161/Y cache_controller_U/cache_sram_dm_U/U991/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[57\]/Q cache_controller_U/cache_sram_dm_U/U990/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U635/Y cache_controller_U/cache_sram_dm_U/U990/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[57\]/Q cache_controller_U/cache_sram_dm_U/U990/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U68/Y cache_controller_U/cache_sram_dm_U/U990/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[57\]/Q cache_controller_U/cache_sram_dm_U/U989/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U292/Y cache_controller_U/cache_sram_dm_U/U989/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[57\]/Q cache_controller_U/cache_sram_dm_U/U989/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U33/Y cache_controller_U/cache_sram_dm_U/U989/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[57\]/Q cache_controller_U/cache_sram_dm_U/U988/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U95/Y cache_controller_U/cache_sram_dm_U/U988/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[57\]/Q cache_controller_U/cache_sram_dm_U/U988/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U286/Y cache_controller_U/cache_sram_dm_U/U988/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[57\]/Q cache_controller_U/cache_sram_dm_U/U987/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U119/Y cache_controller_U/cache_sram_dm_U/U987/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[57\]/Q cache_controller_U/cache_sram_dm_U/U987/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U31/Y cache_controller_U/cache_sram_dm_U/U987/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[53\]/Q cache_controller_U/cache_sram_dm_U/U986/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U217/Y cache_controller_U/cache_sram_dm_U/U986/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[53\]/Q cache_controller_U/cache_sram_dm_U/U986/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U69/Y cache_controller_U/cache_sram_dm_U/U986/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[53\]/Q cache_controller_U/cache_sram_dm_U/U985/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U102/Y cache_controller_U/cache_sram_dm_U/U985/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[53\]/Q cache_controller_U/cache_sram_dm_U/U985/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U109/Y cache_controller_U/cache_sram_dm_U/U985/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[51\]/Q cache_controller_U/cache_sram_dm_U/U984/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U119/Y cache_controller_U/cache_sram_dm_U/U984/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[51\]/Q cache_controller_U/cache_sram_dm_U/U984/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U31/Y cache_controller_U/cache_sram_dm_U/U984/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[50\]/Q cache_controller_U/cache_sram_dm_U/U983/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U217/Y cache_controller_U/cache_sram_dm_U/U983/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[50\]/Q cache_controller_U/cache_sram_dm_U/U983/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U70/Y cache_controller_U/cache_sram_dm_U/U983/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[50\]/Q cache_controller_U/cache_sram_dm_U/U982/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U101/Y cache_controller_U/cache_sram_dm_U/U982/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[50\]/Q cache_controller_U/cache_sram_dm_U/U982/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U91/Y cache_controller_U/cache_sram_dm_U/U982/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[50\]/Q cache_controller_U/cache_sram_dm_U/U981/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U118/Y cache_controller_U/cache_sram_dm_U/U981/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[50\]/Q cache_controller_U/cache_sram_dm_U/U981/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U36/Y cache_controller_U/cache_sram_dm_U/U981/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[49\]/Q cache_controller_U/cache_sram_dm_U/U980/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U316/Y cache_controller_U/cache_sram_dm_U/U980/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[49\]/Q cache_controller_U/cache_sram_dm_U/U980/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U68/Y cache_controller_U/cache_sram_dm_U/U980/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[49\]/Q cache_controller_U/cache_sram_dm_U/U979/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U159/Y cache_controller_U/cache_sram_dm_U/U979/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[49\]/Q cache_controller_U/cache_sram_dm_U/U979/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U608/Y cache_controller_U/cache_sram_dm_U/U979/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[49\]/Q cache_controller_U/cache_sram_dm_U/U978/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U96/Y cache_controller_U/cache_sram_dm_U/U978/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[49\]/Q cache_controller_U/cache_sram_dm_U/U978/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U109/Y cache_controller_U/cache_sram_dm_U/U978/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[48\]/Q cache_controller_U/cache_sram_dm_U/U977/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U135/Y cache_controller_U/cache_sram_dm_U/U977/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[48\]/Q cache_controller_U/cache_sram_dm_U/U977/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U70/Y cache_controller_U/cache_sram_dm_U/U977/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[48\]/Q cache_controller_U/cache_sram_dm_U/U976/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U302/Y cache_controller_U/cache_sram_dm_U/U976/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[48\]/Q cache_controller_U/cache_sram_dm_U/U976/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U649/Y cache_controller_U/cache_sram_dm_U/U976/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[48\]/Q cache_controller_U/cache_sram_dm_U/U975/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U100/Y cache_controller_U/cache_sram_dm_U/U975/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[48\]/Q cache_controller_U/cache_sram_dm_U/U975/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U104/Y cache_controller_U/cache_sram_dm_U/U975/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[48\]/Q cache_controller_U/cache_sram_dm_U/U974/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U119/Y cache_controller_U/cache_sram_dm_U/U974/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[48\]/Q cache_controller_U/cache_sram_dm_U/U974/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U107/Y cache_controller_U/cache_sram_dm_U/U974/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[46\]/Q cache_controller_U/cache_sram_dm_U/U973/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U135/Y cache_controller_U/cache_sram_dm_U/U973/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[46\]/Q cache_controller_U/cache_sram_dm_U/U973/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U69/Y cache_controller_U/cache_sram_dm_U/U973/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[45\]/Q cache_controller_U/cache_sram_dm_U/U972/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U635/Y cache_controller_U/cache_sram_dm_U/U972/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[45\]/Q cache_controller_U/cache_sram_dm_U/U972/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U69/Y cache_controller_U/cache_sram_dm_U/U972/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[45\]/Q cache_controller_U/cache_sram_dm_U/U971/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U118/Y cache_controller_U/cache_sram_dm_U/U971/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[45\]/Q cache_controller_U/cache_sram_dm_U/U971/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U129/Y cache_controller_U/cache_sram_dm_U/U971/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[44\]/Q cache_controller_U/cache_sram_dm_U/U970/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U635/Y cache_controller_U/cache_sram_dm_U/U970/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[44\]/Q cache_controller_U/cache_sram_dm_U/U970/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U71/Y cache_controller_U/cache_sram_dm_U/U970/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[43\]/Q cache_controller_U/cache_sram_dm_U/U969/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U301/Y cache_controller_U/cache_sram_dm_U/U969/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[43\]/Q cache_controller_U/cache_sram_dm_U/U969/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U33/Y cache_controller_U/cache_sram_dm_U/U969/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[43\]/Q cache_controller_U/cache_sram_dm_U/U968/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U98/Y cache_controller_U/cache_sram_dm_U/U968/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[43\]/Q cache_controller_U/cache_sram_dm_U/U968/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U91/Y cache_controller_U/cache_sram_dm_U/U968/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[43\]/Q cache_controller_U/cache_sram_dm_U/U967/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U119/Y cache_controller_U/cache_sram_dm_U/U967/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[43\]/Q cache_controller_U/cache_sram_dm_U/U967/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U89/Y cache_controller_U/cache_sram_dm_U/U967/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[42\]/Q cache_controller_U/cache_sram_dm_U/U966/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U97/Y cache_controller_U/cache_sram_dm_U/U966/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[42\]/Q cache_controller_U/cache_sram_dm_U/U966/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U286/Y cache_controller_U/cache_sram_dm_U/U966/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[41\]/Q cache_controller_U/cache_sram_dm_U/U965/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U635/Y cache_controller_U/cache_sram_dm_U/U965/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[41\]/Q cache_controller_U/cache_sram_dm_U/U965/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U67/Y cache_controller_U/cache_sram_dm_U/U965/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[41\]/Q cache_controller_U/cache_sram_dm_U/U964/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U100/Y cache_controller_U/cache_sram_dm_U/U964/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[41\]/Q cache_controller_U/cache_sram_dm_U/U964/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U104/Y cache_controller_U/cache_sram_dm_U/U964/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[41\]/Q cache_controller_U/cache_sram_dm_U/U963/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U118/Y cache_controller_U/cache_sram_dm_U/U963/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[41\]/Q cache_controller_U/cache_sram_dm_U/U963/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U107/Y cache_controller_U/cache_sram_dm_U/U963/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[40\]/Q cache_controller_U/cache_sram_dm_U/U962/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U135/Y cache_controller_U/cache_sram_dm_U/U962/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[40\]/Q cache_controller_U/cache_sram_dm_U/U962/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U70/Y cache_controller_U/cache_sram_dm_U/U962/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[40\]/Q cache_controller_U/cache_sram_dm_U/U961/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U159/Y cache_controller_U/cache_sram_dm_U/U961/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[40\]/Q cache_controller_U/cache_sram_dm_U/U961/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U608/Y cache_controller_U/cache_sram_dm_U/U961/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[40\]/Q cache_controller_U/cache_sram_dm_U/U960/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U95/Y cache_controller_U/cache_sram_dm_U/U960/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[40\]/Q cache_controller_U/cache_sram_dm_U/U960/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U91/Y cache_controller_U/cache_sram_dm_U/U960/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[40\]/Q cache_controller_U/cache_sram_dm_U/U959/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U119/Y cache_controller_U/cache_sram_dm_U/U959/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[40\]/Q cache_controller_U/cache_sram_dm_U/U959/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U107/Y cache_controller_U/cache_sram_dm_U/U959/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[38\]/Q cache_controller_U/cache_sram_dm_U/U958/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U217/Y cache_controller_U/cache_sram_dm_U/U958/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[38\]/Q cache_controller_U/cache_sram_dm_U/U958/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U68/Y cache_controller_U/cache_sram_dm_U/U958/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[38\]/Q cache_controller_U/cache_sram_dm_U/U957/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U292/Y cache_controller_U/cache_sram_dm_U/U957/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[38\]/Q cache_controller_U/cache_sram_dm_U/U957/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U78/Y cache_controller_U/cache_sram_dm_U/U957/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[38\]/Q cache_controller_U/cache_sram_dm_U/U956/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U60/Y cache_controller_U/cache_sram_dm_U/U956/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[38\]/Q cache_controller_U/cache_sram_dm_U/U956/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U31/Y cache_controller_U/cache_sram_dm_U/U956/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[37\]/Q cache_controller_U/cache_sram_dm_U/U955/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U135/Y cache_controller_U/cache_sram_dm_U/U955/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[37\]/Q cache_controller_U/cache_sram_dm_U/U955/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U66/Y cache_controller_U/cache_sram_dm_U/U955/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[37\]/Q cache_controller_U/cache_sram_dm_U/U954/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U338/Y cache_controller_U/cache_sram_dm_U/U954/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[37\]/Q cache_controller_U/cache_sram_dm_U/U954/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U608/Y cache_controller_U/cache_sram_dm_U/U954/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[37\]/Q cache_controller_U/cache_sram_dm_U/U953/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U96/Y cache_controller_U/cache_sram_dm_U/U953/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[37\]/Q cache_controller_U/cache_sram_dm_U/U953/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U580/Y cache_controller_U/cache_sram_dm_U/U953/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[37\]/Q cache_controller_U/cache_sram_dm_U/U952/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U60/Y cache_controller_U/cache_sram_dm_U/U952/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[37\]/Q cache_controller_U/cache_sram_dm_U/U952/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U88/Y cache_controller_U/cache_sram_dm_U/U952/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[36\]/Q cache_controller_U/cache_sram_dm_U/U951/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U135/Y cache_controller_U/cache_sram_dm_U/U951/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[36\]/Q cache_controller_U/cache_sram_dm_U/U951/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U68/Y cache_controller_U/cache_sram_dm_U/U951/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[35\]/Q cache_controller_U/cache_sram_dm_U/U950/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U135/Y cache_controller_U/cache_sram_dm_U/U950/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[35\]/Q cache_controller_U/cache_sram_dm_U/U950/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U70/Y cache_controller_U/cache_sram_dm_U/U950/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[35\]/Q cache_controller_U/cache_sram_dm_U/U949/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U98/Y cache_controller_U/cache_sram_dm_U/U949/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[35\]/Q cache_controller_U/cache_sram_dm_U/U949/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U104/Y cache_controller_U/cache_sram_dm_U/U949/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[35\]/Q cache_controller_U/cache_sram_dm_U/U948/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U118/Y cache_controller_U/cache_sram_dm_U/U948/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[35\]/Q cache_controller_U/cache_sram_dm_U/U948/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U32/Y cache_controller_U/cache_sram_dm_U/U948/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U944/Y cache_controller_U/cache_sram_dm_U/U947/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U945/Y cache_controller_U/cache_sram_dm_U/U947/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U50/Y cache_controller_U/cache_sram_dm_U/U947/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U946/Y cache_controller_U/cache_sram_dm_U/U947/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[34\]/Q cache_controller_U/cache_sram_dm_U/U946/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U135/Y cache_controller_U/cache_sram_dm_U/U946/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[34\]/Q cache_controller_U/cache_sram_dm_U/U946/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U67/Y cache_controller_U/cache_sram_dm_U/U946/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[34\]/Q cache_controller_U/cache_sram_dm_U/U945/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U101/Y cache_controller_U/cache_sram_dm_U/U945/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[34\]/Q cache_controller_U/cache_sram_dm_U/U945/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U286/Y cache_controller_U/cache_sram_dm_U/U945/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[34\]/Q cache_controller_U/cache_sram_dm_U/U944/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U60/Y cache_controller_U/cache_sram_dm_U/U944/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[34\]/Q cache_controller_U/cache_sram_dm_U/U944/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U88/Y cache_controller_U/cache_sram_dm_U/U944/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[33\]/Q cache_controller_U/cache_sram_dm_U/U943/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U60/Y cache_controller_U/cache_sram_dm_U/U943/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[33\]/Q cache_controller_U/cache_sram_dm_U/U943/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U129/Y cache_controller_U/cache_sram_dm_U/U943/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[32\]/Q cache_controller_U/cache_sram_dm_U/U942/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U316/Y cache_controller_U/cache_sram_dm_U/U942/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[32\]/Q cache_controller_U/cache_sram_dm_U/U942/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U71/Y cache_controller_U/cache_sram_dm_U/U942/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[32\]/Q cache_controller_U/cache_sram_dm_U/U941/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U302/Y cache_controller_U/cache_sram_dm_U/U941/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[32\]/Q cache_controller_U/cache_sram_dm_U/U941/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U649/Y cache_controller_U/cache_sram_dm_U/U941/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[32\]/Q cache_controller_U/cache_sram_dm_U/U940/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U102/Y cache_controller_U/cache_sram_dm_U/U940/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[32\]/Q cache_controller_U/cache_sram_dm_U/U940/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U286/Y cache_controller_U/cache_sram_dm_U/U940/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[32\]/Q cache_controller_U/cache_sram_dm_U/U939/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U60/Y cache_controller_U/cache_sram_dm_U/U939/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[32\]/Q cache_controller_U/cache_sram_dm_U/U939/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U287/Y cache_controller_U/cache_sram_dm_U/U939/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U935/Y cache_controller_U/cache_sram_dm_U/U938/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U936/Y cache_controller_U/cache_sram_dm_U/U938/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U593/Y cache_controller_U/cache_sram_dm_U/U938/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U937/Y cache_controller_U/cache_sram_dm_U/U938/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[31\]/Q cache_controller_U/cache_sram_dm_U/U937/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U635/Y cache_controller_U/cache_sram_dm_U/U937/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[31\]/Q cache_controller_U/cache_sram_dm_U/U937/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U68/Y cache_controller_U/cache_sram_dm_U/U937/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[31\]/Q cache_controller_U/cache_sram_dm_U/U936/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U98/Y cache_controller_U/cache_sram_dm_U/U936/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[31\]/Q cache_controller_U/cache_sram_dm_U/U936/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U104/Y cache_controller_U/cache_sram_dm_U/U936/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[31\]/Q cache_controller_U/cache_sram_dm_U/U935/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U118/Y cache_controller_U/cache_sram_dm_U/U935/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[31\]/Q cache_controller_U/cache_sram_dm_U/U935/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U36/Y cache_controller_U/cache_sram_dm_U/U935/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[30\]/Q cache_controller_U/cache_sram_dm_U/U934/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U217/Y cache_controller_U/cache_sram_dm_U/U934/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[30\]/Q cache_controller_U/cache_sram_dm_U/U934/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U68/Y cache_controller_U/cache_sram_dm_U/U934/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[30\]/Q cache_controller_U/cache_sram_dm_U/U933/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U642/Y cache_controller_U/cache_sram_dm_U/U933/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[30\]/Q cache_controller_U/cache_sram_dm_U/U933/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U627/Y cache_controller_U/cache_sram_dm_U/U933/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[30\]/Q cache_controller_U/cache_sram_dm_U/U932/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U99/Y cache_controller_U/cache_sram_dm_U/U932/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[30\]/Q cache_controller_U/cache_sram_dm_U/U932/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U580/Y cache_controller_U/cache_sram_dm_U/U932/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[29\]/Q cache_controller_U/cache_sram_dm_U/U931/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U135/Y cache_controller_U/cache_sram_dm_U/U931/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[29\]/Q cache_controller_U/cache_sram_dm_U/U931/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U67/Y cache_controller_U/cache_sram_dm_U/U931/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[29\]/Q cache_controller_U/cache_sram_dm_U/U930/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U101/Y cache_controller_U/cache_sram_dm_U/U930/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[29\]/Q cache_controller_U/cache_sram_dm_U/U930/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U104/Y cache_controller_U/cache_sram_dm_U/U930/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[29\]/Q cache_controller_U/cache_sram_dm_U/U929/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U60/Y cache_controller_U/cache_sram_dm_U/U929/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[29\]/Q cache_controller_U/cache_sram_dm_U/U929/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U105/Y cache_controller_U/cache_sram_dm_U/U929/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[28\]/Q cache_controller_U/cache_sram_dm_U/U928/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U135/Y cache_controller_U/cache_sram_dm_U/U928/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[28\]/Q cache_controller_U/cache_sram_dm_U/U928/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U67/Y cache_controller_U/cache_sram_dm_U/U928/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[28\]/Q cache_controller_U/cache_sram_dm_U/U927/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U102/Y cache_controller_U/cache_sram_dm_U/U927/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[28\]/Q cache_controller_U/cache_sram_dm_U/U927/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U157/Y cache_controller_U/cache_sram_dm_U/U927/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[28\]/Q cache_controller_U/cache_sram_dm_U/U926/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U60/Y cache_controller_U/cache_sram_dm_U/U926/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[28\]/Q cache_controller_U/cache_sram_dm_U/U926/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U287/Y cache_controller_U/cache_sram_dm_U/U926/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[27\]/Q cache_controller_U/cache_sram_dm_U/U925/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U135/Y cache_controller_U/cache_sram_dm_U/U925/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[27\]/Q cache_controller_U/cache_sram_dm_U/U925/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U71/Y cache_controller_U/cache_sram_dm_U/U925/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[26\]/Q cache_controller_U/cache_sram_dm_U/U924/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U60/Y cache_controller_U/cache_sram_dm_U/U924/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[26\]/Q cache_controller_U/cache_sram_dm_U/U924/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U31/Y cache_controller_U/cache_sram_dm_U/U924/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[25\]/Q cache_controller_U/cache_sram_dm_U/U923/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U135/Y cache_controller_U/cache_sram_dm_U/U923/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[25\]/Q cache_controller_U/cache_sram_dm_U/U923/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U69/Y cache_controller_U/cache_sram_dm_U/U923/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[25\]/Q cache_controller_U/cache_sram_dm_U/U922/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U159/Y cache_controller_U/cache_sram_dm_U/U922/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[25\]/Q cache_controller_U/cache_sram_dm_U/U922/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U78/Y cache_controller_U/cache_sram_dm_U/U922/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[25\]/Q cache_controller_U/cache_sram_dm_U/U921/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U101/Y cache_controller_U/cache_sram_dm_U/U921/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[25\]/Q cache_controller_U/cache_sram_dm_U/U921/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U91/Y cache_controller_U/cache_sram_dm_U/U921/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[25\]/Q cache_controller_U/cache_sram_dm_U/U920/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U118/Y cache_controller_U/cache_sram_dm_U/U920/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[25\]/Q cache_controller_U/cache_sram_dm_U/U920/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U105/Y cache_controller_U/cache_sram_dm_U/U920/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[24\]/Q cache_controller_U/cache_sram_dm_U/U919/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U316/Y cache_controller_U/cache_sram_dm_U/U919/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[24\]/Q cache_controller_U/cache_sram_dm_U/U919/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U66/Y cache_controller_U/cache_sram_dm_U/U919/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[24\]/Q cache_controller_U/cache_sram_dm_U/U918/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U100/Y cache_controller_U/cache_sram_dm_U/U918/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[24\]/Q cache_controller_U/cache_sram_dm_U/U918/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U91/Y cache_controller_U/cache_sram_dm_U/U918/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[24\]/Q cache_controller_U/cache_sram_dm_U/U917/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U119/Y cache_controller_U/cache_sram_dm_U/U917/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[24\]/Q cache_controller_U/cache_sram_dm_U/U917/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U107/Y cache_controller_U/cache_sram_dm_U/U917/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[23\]/Q cache_controller_U/cache_sram_dm_U/U916/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U217/Y cache_controller_U/cache_sram_dm_U/U916/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[23\]/Q cache_controller_U/cache_sram_dm_U/U916/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U68/Y cache_controller_U/cache_sram_dm_U/U916/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[23\]/Q cache_controller_U/cache_sram_dm_U/U915/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U95/Y cache_controller_U/cache_sram_dm_U/U915/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[23\]/Q cache_controller_U/cache_sram_dm_U/U915/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U104/Y cache_controller_U/cache_sram_dm_U/U915/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[23\]/Q cache_controller_U/cache_sram_dm_U/U914/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U118/Y cache_controller_U/cache_sram_dm_U/U914/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[23\]/Q cache_controller_U/cache_sram_dm_U/U914/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U88/Y cache_controller_U/cache_sram_dm_U/U914/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[22\]/Q cache_controller_U/cache_sram_dm_U/U913/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U635/Y cache_controller_U/cache_sram_dm_U/U913/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[22\]/Q cache_controller_U/cache_sram_dm_U/U913/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U68/Y cache_controller_U/cache_sram_dm_U/U913/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[22\]/Q cache_controller_U/cache_sram_dm_U/U912/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U97/Y cache_controller_U/cache_sram_dm_U/U912/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[22\]/Q cache_controller_U/cache_sram_dm_U/U912/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U288/Y cache_controller_U/cache_sram_dm_U/U912/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[22\]/Q cache_controller_U/cache_sram_dm_U/U911/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U60/Y cache_controller_U/cache_sram_dm_U/U911/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[22\]/Q cache_controller_U/cache_sram_dm_U/U911/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U287/Y cache_controller_U/cache_sram_dm_U/U911/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[21\]/Q cache_controller_U/cache_sram_dm_U/U910/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U316/Y cache_controller_U/cache_sram_dm_U/U910/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[21\]/Q cache_controller_U/cache_sram_dm_U/U910/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U67/Y cache_controller_U/cache_sram_dm_U/U910/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[21\]/Q cache_controller_U/cache_sram_dm_U/U909/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U159/Y cache_controller_U/cache_sram_dm_U/U909/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[21\]/Q cache_controller_U/cache_sram_dm_U/U909/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U649/Y cache_controller_U/cache_sram_dm_U/U909/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[21\]/Q cache_controller_U/cache_sram_dm_U/U908/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U97/Y cache_controller_U/cache_sram_dm_U/U908/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[21\]/Q cache_controller_U/cache_sram_dm_U/U908/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U286/Y cache_controller_U/cache_sram_dm_U/U908/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[21\]/Q cache_controller_U/cache_sram_dm_U/U907/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U60/Y cache_controller_U/cache_sram_dm_U/U907/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[21\]/Q cache_controller_U/cache_sram_dm_U/U907/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U129/Y cache_controller_U/cache_sram_dm_U/U907/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[20\]/Q cache_controller_U/cache_sram_dm_U/U906/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U101/Y cache_controller_U/cache_sram_dm_U/U906/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[20\]/Q cache_controller_U/cache_sram_dm_U/U906/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U91/Y cache_controller_U/cache_sram_dm_U/U906/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[20\]/Q cache_controller_U/cache_sram_dm_U/U905/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U60/Y cache_controller_U/cache_sram_dm_U/U905/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[20\]/Q cache_controller_U/cache_sram_dm_U/U905/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U129/Y cache_controller_U/cache_sram_dm_U/U905/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[19\]/Q cache_controller_U/cache_sram_dm_U/U904/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U217/Y cache_controller_U/cache_sram_dm_U/U904/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[19\]/Q cache_controller_U/cache_sram_dm_U/U904/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U67/Y cache_controller_U/cache_sram_dm_U/U904/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[19\]/Q cache_controller_U/cache_sram_dm_U/U903/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U118/Y cache_controller_U/cache_sram_dm_U/U903/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[19\]/Q cache_controller_U/cache_sram_dm_U/U903/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U662/Y cache_controller_U/cache_sram_dm_U/U903/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U898/Y cache_controller_U/cache_sram_dm_U/U902/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U899/Y cache_controller_U/cache_sram_dm_U/U902/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U900/Y cache_controller_U/cache_sram_dm_U/U902/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U901/Y cache_controller_U/cache_sram_dm_U/U902/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[18\]/Q cache_controller_U/cache_sram_dm_U/U901/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U316/Y cache_controller_U/cache_sram_dm_U/U901/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[18\]/Q cache_controller_U/cache_sram_dm_U/U901/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U69/Y cache_controller_U/cache_sram_dm_U/U901/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[18\]/Q cache_controller_U/cache_sram_dm_U/U900/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U303/Y cache_controller_U/cache_sram_dm_U/U900/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[18\]/Q cache_controller_U/cache_sram_dm_U/U900/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U649/Y cache_controller_U/cache_sram_dm_U/U900/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[18\]/Q cache_controller_U/cache_sram_dm_U/U899/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U101/Y cache_controller_U/cache_sram_dm_U/U899/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[18\]/Q cache_controller_U/cache_sram_dm_U/U899/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U580/Y cache_controller_U/cache_sram_dm_U/U899/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[18\]/Q cache_controller_U/cache_sram_dm_U/U898/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U119/Y cache_controller_U/cache_sram_dm_U/U898/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[18\]/Q cache_controller_U/cache_sram_dm_U/U898/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U88/Y cache_controller_U/cache_sram_dm_U/U898/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[17\]/Q cache_controller_U/cache_sram_dm_U/U897/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U316/Y cache_controller_U/cache_sram_dm_U/U897/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[17\]/Q cache_controller_U/cache_sram_dm_U/U897/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U68/Y cache_controller_U/cache_sram_dm_U/U897/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[17\]/Q cache_controller_U/cache_sram_dm_U/U896/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U338/Y cache_controller_U/cache_sram_dm_U/U896/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[17\]/Q cache_controller_U/cache_sram_dm_U/U896/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U33/Y cache_controller_U/cache_sram_dm_U/U896/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[17\]/Q cache_controller_U/cache_sram_dm_U/U895/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U97/Y cache_controller_U/cache_sram_dm_U/U895/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[17\]/Q cache_controller_U/cache_sram_dm_U/U895/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U91/Y cache_controller_U/cache_sram_dm_U/U895/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[17\]/Q cache_controller_U/cache_sram_dm_U/U894/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U60/Y cache_controller_U/cache_sram_dm_U/U894/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[17\]/Q cache_controller_U/cache_sram_dm_U/U894/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U287/Y cache_controller_U/cache_sram_dm_U/U894/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[16\]/Q cache_controller_U/cache_sram_dm_U/U893/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U635/Y cache_controller_U/cache_sram_dm_U/U893/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[16\]/Q cache_controller_U/cache_sram_dm_U/U893/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U67/Y cache_controller_U/cache_sram_dm_U/U893/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[16\]/Q cache_controller_U/cache_sram_dm_U/U892/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U100/Y cache_controller_U/cache_sram_dm_U/U892/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[16\]/Q cache_controller_U/cache_sram_dm_U/U892/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U580/Y cache_controller_U/cache_sram_dm_U/U892/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[15\]/Q cache_controller_U/cache_sram_dm_U/U891/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U217/Y cache_controller_U/cache_sram_dm_U/U891/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[15\]/Q cache_controller_U/cache_sram_dm_U/U891/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U69/Y cache_controller_U/cache_sram_dm_U/U891/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[15\]/Q cache_controller_U/cache_sram_dm_U/U890/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U292/Y cache_controller_U/cache_sram_dm_U/U890/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[15\]/Q cache_controller_U/cache_sram_dm_U/U890/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U608/Y cache_controller_U/cache_sram_dm_U/U890/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[15\]/Q cache_controller_U/cache_sram_dm_U/U889/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U100/Y cache_controller_U/cache_sram_dm_U/U889/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[15\]/Q cache_controller_U/cache_sram_dm_U/U889/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U91/Y cache_controller_U/cache_sram_dm_U/U889/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[15\]/Q cache_controller_U/cache_sram_dm_U/U888/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U118/Y cache_controller_U/cache_sram_dm_U/U888/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[15\]/Q cache_controller_U/cache_sram_dm_U/U888/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U129/Y cache_controller_U/cache_sram_dm_U/U888/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[14\]/Q cache_controller_U/cache_sram_dm_U/U887/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U635/Y cache_controller_U/cache_sram_dm_U/U887/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[14\]/Q cache_controller_U/cache_sram_dm_U/U887/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U68/Y cache_controller_U/cache_sram_dm_U/U887/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[14\]/Q cache_controller_U/cache_sram_dm_U/U886/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U301/Y cache_controller_U/cache_sram_dm_U/U886/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[14\]/Q cache_controller_U/cache_sram_dm_U/U886/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U78/Y cache_controller_U/cache_sram_dm_U/U886/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[14\]/Q cache_controller_U/cache_sram_dm_U/U885/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U101/Y cache_controller_U/cache_sram_dm_U/U885/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[14\]/Q cache_controller_U/cache_sram_dm_U/U885/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U104/Y cache_controller_U/cache_sram_dm_U/U885/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[14\]/Q cache_controller_U/cache_sram_dm_U/U884/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U118/Y cache_controller_U/cache_sram_dm_U/U884/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[14\]/Q cache_controller_U/cache_sram_dm_U/U884/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U129/Y cache_controller_U/cache_sram_dm_U/U884/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[13\]/Q cache_controller_U/cache_sram_dm_U/U883/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U316/Y cache_controller_U/cache_sram_dm_U/U883/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[13\]/Q cache_controller_U/cache_sram_dm_U/U883/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U66/Y cache_controller_U/cache_sram_dm_U/U883/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[13\]/Q cache_controller_U/cache_sram_dm_U/U882/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U119/Y cache_controller_U/cache_sram_dm_U/U882/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[13\]/Q cache_controller_U/cache_sram_dm_U/U882/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U32/Y cache_controller_U/cache_sram_dm_U/U882/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[12\]/Q cache_controller_U/cache_sram_dm_U/U881/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U217/Y cache_controller_U/cache_sram_dm_U/U881/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[12\]/Q cache_controller_U/cache_sram_dm_U/U881/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U71/Y cache_controller_U/cache_sram_dm_U/U881/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[12\]/Q cache_controller_U/cache_sram_dm_U/U880/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U99/Y cache_controller_U/cache_sram_dm_U/U880/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[12\]/Q cache_controller_U/cache_sram_dm_U/U880/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U580/Y cache_controller_U/cache_sram_dm_U/U880/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[11\]/Q cache_controller_U/cache_sram_dm_U/U879/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U316/Y cache_controller_U/cache_sram_dm_U/U879/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[11\]/Q cache_controller_U/cache_sram_dm_U/U879/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U71/Y cache_controller_U/cache_sram_dm_U/U879/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[11\]/Q cache_controller_U/cache_sram_dm_U/U878/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U119/Y cache_controller_U/cache_sram_dm_U/U878/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[11\]/Q cache_controller_U/cache_sram_dm_U/U878/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U89/Y cache_controller_U/cache_sram_dm_U/U878/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[10\]/Q cache_controller_U/cache_sram_dm_U/U877/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U135/Y cache_controller_U/cache_sram_dm_U/U877/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[10\]/Q cache_controller_U/cache_sram_dm_U/U877/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U67/Y cache_controller_U/cache_sram_dm_U/U877/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[10\]/Q cache_controller_U/cache_sram_dm_U/U876/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U642/Y cache_controller_U/cache_sram_dm_U/U876/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[10\]/Q cache_controller_U/cache_sram_dm_U/U876/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U649/Y cache_controller_U/cache_sram_dm_U/U876/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[10\]/Q cache_controller_U/cache_sram_dm_U/U875/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U116/Y cache_controller_U/cache_sram_dm_U/U875/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[10\]/Q cache_controller_U/cache_sram_dm_U/U875/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U107/Y cache_controller_U/cache_sram_dm_U/U875/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[9\]/Q cache_controller_U/cache_sram_dm_U/U874/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U316/Y cache_controller_U/cache_sram_dm_U/U874/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[9\]/Q cache_controller_U/cache_sram_dm_U/U874/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U70/Y cache_controller_U/cache_sram_dm_U/U874/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[9\]/Q cache_controller_U/cache_sram_dm_U/U873/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U158/Y cache_controller_U/cache_sram_dm_U/U873/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[9\]/Q cache_controller_U/cache_sram_dm_U/U873/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U627/Y cache_controller_U/cache_sram_dm_U/U873/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[9\]/Q cache_controller_U/cache_sram_dm_U/U872/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U119/Y cache_controller_U/cache_sram_dm_U/U872/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[9\]/Q cache_controller_U/cache_sram_dm_U/U872/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U161/Y cache_controller_U/cache_sram_dm_U/U872/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[8\]/Q cache_controller_U/cache_sram_dm_U/U871/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U635/Y cache_controller_U/cache_sram_dm_U/U871/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[8\]/Q cache_controller_U/cache_sram_dm_U/U871/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U68/Y cache_controller_U/cache_sram_dm_U/U871/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[8\]/Q cache_controller_U/cache_sram_dm_U/U870/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U119/Y cache_controller_U/cache_sram_dm_U/U870/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[8\]/Q cache_controller_U/cache_sram_dm_U/U870/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U89/Y cache_controller_U/cache_sram_dm_U/U870/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U866/Y cache_controller_U/cache_sram_dm_U/U869/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U565/Y cache_controller_U/cache_sram_dm_U/U869/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U867/Y cache_controller_U/cache_sram_dm_U/U869/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U868/Y cache_controller_U/cache_sram_dm_U/U869/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[7\]/Q cache_controller_U/cache_sram_dm_U/U868/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U316/Y cache_controller_U/cache_sram_dm_U/U868/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[7\]/Q cache_controller_U/cache_sram_dm_U/U868/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U71/Y cache_controller_U/cache_sram_dm_U/U868/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[7\]/Q cache_controller_U/cache_sram_dm_U/U867/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U303/Y cache_controller_U/cache_sram_dm_U/U867/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[7\]/Q cache_controller_U/cache_sram_dm_U/U867/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U649/Y cache_controller_U/cache_sram_dm_U/U867/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[7\]/Q cache_controller_U/cache_sram_dm_U/U866/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U118/Y cache_controller_U/cache_sram_dm_U/U866/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[7\]/Q cache_controller_U/cache_sram_dm_U/U866/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U107/Y cache_controller_U/cache_sram_dm_U/U866/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[6\]/Q cache_controller_U/cache_sram_dm_U/U865/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U135/Y cache_controller_U/cache_sram_dm_U/U865/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[6\]/Q cache_controller_U/cache_sram_dm_U/U865/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U66/Y cache_controller_U/cache_sram_dm_U/U865/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[6\]/Q cache_controller_U/cache_sram_dm_U/U864/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U301/Y cache_controller_U/cache_sram_dm_U/U864/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[6\]/Q cache_controller_U/cache_sram_dm_U/U864/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U627/Y cache_controller_U/cache_sram_dm_U/U864/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[6\]/Q cache_controller_U/cache_sram_dm_U/U863/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U102/Y cache_controller_U/cache_sram_dm_U/U863/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[6\]/Q cache_controller_U/cache_sram_dm_U/U863/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U91/Y cache_controller_U/cache_sram_dm_U/U863/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[6\]/Q cache_controller_U/cache_sram_dm_U/U862/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U60/Y cache_controller_U/cache_sram_dm_U/U862/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[6\]/Q cache_controller_U/cache_sram_dm_U/U862/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U107/Y cache_controller_U/cache_sram_dm_U/U862/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[5\]/Q cache_controller_U/cache_sram_dm_U/U861/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U635/Y cache_controller_U/cache_sram_dm_U/U861/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[5\]/Q cache_controller_U/cache_sram_dm_U/U861/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U68/Y cache_controller_U/cache_sram_dm_U/U861/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[5\]/Q cache_controller_U/cache_sram_dm_U/U860/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U102/Y cache_controller_U/cache_sram_dm_U/U860/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[5\]/Q cache_controller_U/cache_sram_dm_U/U860/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U104/Y cache_controller_U/cache_sram_dm_U/U860/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[5\]/Q cache_controller_U/cache_sram_dm_U/U859/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U60/Y cache_controller_U/cache_sram_dm_U/U859/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[5\]/Q cache_controller_U/cache_sram_dm_U/U859/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U107/Y cache_controller_U/cache_sram_dm_U/U859/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U855/Y cache_controller_U/cache_sram_dm_U/U858/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U856/Y cache_controller_U/cache_sram_dm_U/U858/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U79/Y cache_controller_U/cache_sram_dm_U/U858/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U857/Y cache_controller_U/cache_sram_dm_U/U858/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[4\]/Q cache_controller_U/cache_sram_dm_U/U857/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U217/Y cache_controller_U/cache_sram_dm_U/U857/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[4\]/Q cache_controller_U/cache_sram_dm_U/U857/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U67/Y cache_controller_U/cache_sram_dm_U/U857/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[4\]/Q cache_controller_U/cache_sram_dm_U/U856/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U102/Y cache_controller_U/cache_sram_dm_U/U856/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[4\]/Q cache_controller_U/cache_sram_dm_U/U856/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U286/Y cache_controller_U/cache_sram_dm_U/U856/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[4\]/Q cache_controller_U/cache_sram_dm_U/U855/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U119/Y cache_controller_U/cache_sram_dm_U/U855/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[4\]/Q cache_controller_U/cache_sram_dm_U/U855/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U662/Y cache_controller_U/cache_sram_dm_U/U855/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[3\]/Q cache_controller_U/cache_sram_dm_U/U854/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U217/Y cache_controller_U/cache_sram_dm_U/U854/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[3\]/Q cache_controller_U/cache_sram_dm_U/U854/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U66/Y cache_controller_U/cache_sram_dm_U/U854/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[3\]/Q cache_controller_U/cache_sram_dm_U/U853/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U98/Y cache_controller_U/cache_sram_dm_U/U853/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[3\]/Q cache_controller_U/cache_sram_dm_U/U853/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U288/Y cache_controller_U/cache_sram_dm_U/U853/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[3\]/Q cache_controller_U/cache_sram_dm_U/U852/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U118/Y cache_controller_U/cache_sram_dm_U/U852/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[3\]/Q cache_controller_U/cache_sram_dm_U/U852/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U129/Y cache_controller_U/cache_sram_dm_U/U852/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[2\]/Q cache_controller_U/cache_sram_dm_U/U851/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U635/Y cache_controller_U/cache_sram_dm_U/U851/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[2\]/Q cache_controller_U/cache_sram_dm_U/U851/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U66/Y cache_controller_U/cache_sram_dm_U/U851/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[2\]/Q cache_controller_U/cache_sram_dm_U/U850/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U102/Y cache_controller_U/cache_sram_dm_U/U850/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[2\]/Q cache_controller_U/cache_sram_dm_U/U850/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U580/Y cache_controller_U/cache_sram_dm_U/U850/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[1\]/Q cache_controller_U/cache_sram_dm_U/U849/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U135/Y cache_controller_U/cache_sram_dm_U/U849/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[1\]/Q cache_controller_U/cache_sram_dm_U/U849/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U66/Y cache_controller_U/cache_sram_dm_U/U849/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[1\]/Q cache_controller_U/cache_sram_dm_U/U848/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U301/Y cache_controller_U/cache_sram_dm_U/U848/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[1\]/Q cache_controller_U/cache_sram_dm_U/U848/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U608/Y cache_controller_U/cache_sram_dm_U/U848/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[1\]/Q cache_controller_U/cache_sram_dm_U/U847/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U96/Y cache_controller_U/cache_sram_dm_U/U847/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[1\]/Q cache_controller_U/cache_sram_dm_U/U847/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U91/Y cache_controller_U/cache_sram_dm_U/U847/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[0\]/Q cache_controller_U/cache_sram_dm_U/U846/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U217/Y cache_controller_U/cache_sram_dm_U/U846/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[0\]/Q cache_controller_U/cache_sram_dm_U/U846/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U67/Y cache_controller_U/cache_sram_dm_U/U846/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[0\]/Q cache_controller_U/cache_sram_dm_U/U845/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U95/Y cache_controller_U/cache_sram_dm_U/U845/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[0\]/Q cache_controller_U/cache_sram_dm_U/U845/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U286/Y cache_controller_U/cache_sram_dm_U/U845/B1 (0.000:0.000:0.000))
    (INTERCONNECT proc_reset cache_controller_U/cache_sram_dm_U/U844/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[148\]/Q cache_controller_U/cache_sram_dm_U/U843/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U138/Y cache_controller_U/cache_sram_dm_U/U843/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[148\]/Q cache_controller_U/cache_sram_dm_U/U843/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U67/Y cache_controller_U/cache_sram_dm_U/U843/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1221/Y cache_controller_U/cache_sram_dm_U/U842/AN (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U631/Y cache_controller_U/cache_sram_dm_U/U842/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U231/Y cache_controller_U/cache_sram_dm_U/U842/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U843/Y cache_controller_U/cache_sram_dm_U/U842/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U468/Y cache_controller_U/cache_sram_dm_U/U841/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U841/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U841/Y cache_controller_U/cache_sram_dm_U/U840/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U467/Y cache_controller_U/cache_sram_dm_U/U839/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U554/Y cache_controller_U/cache_sram_dm_U/U839/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U839/Y cache_controller_U/cache_sram_dm_U/U838/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U465/Y cache_controller_U/cache_sram_dm_U/U837/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U554/Y cache_controller_U/cache_sram_dm_U/U837/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U837/Y cache_controller_U/cache_sram_dm_U/U836/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U461/Y cache_controller_U/cache_sram_dm_U/U835/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U553/Y cache_controller_U/cache_sram_dm_U/U835/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U835/Y cache_controller_U/cache_sram_dm_U/U834/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U349/Y cache_controller_U/cache_sram_dm_U/U833/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U733/Y cache_controller_U/cache_sram_dm_U/U833/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U347/Y cache_controller_U/cache_sram_dm_U/U833/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U346/Y cache_controller_U/cache_sram_dm_U/U833/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[128\]/Q cache_controller_U/cache_sram_dm_U/U832/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U138/Y cache_controller_U/cache_sram_dm_U/U832/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[128\]/Q cache_controller_U/cache_sram_dm_U/U832/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U66/Y cache_controller_U/cache_sram_dm_U/U832/B1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[19] cache_controller_U/cache_sram_dm_U/U831/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U831/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[18] cache_controller_U/cache_sram_dm_U/U830/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U830/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[17] cache_controller_U/cache_sram_dm_U/U829/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U829/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[16] cache_controller_U/cache_sram_dm_U/U828/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U828/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[15] cache_controller_U/cache_sram_dm_U/U827/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U827/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[14] cache_controller_U/cache_sram_dm_U/U826/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U826/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[13] cache_controller_U/cache_sram_dm_U/U825/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U825/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[12] cache_controller_U/cache_sram_dm_U/U824/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U553/Y cache_controller_U/cache_sram_dm_U/U824/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[11] cache_controller_U/cache_sram_dm_U/U823/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U823/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[10] cache_controller_U/cache_sram_dm_U/U822/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U822/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[9] cache_controller_U/cache_sram_dm_U/U821/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U821/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[8] cache_controller_U/cache_sram_dm_U/U820/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U820/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[7] cache_controller_U/cache_sram_dm_U/U819/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U819/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[6] cache_controller_U/cache_sram_dm_U/U818/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U818/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[5] cache_controller_U/cache_sram_dm_U/U817/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U554/Y cache_controller_U/cache_sram_dm_U/U817/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U6/Y cache_controller_U/cache_sram_dm_U/U816/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U554/Y cache_controller_U/cache_sram_dm_U/U816/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U816/Y cache_controller_U/cache_sram_dm_U/U815/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U301/Y cache_controller_U/cache_sram_dm_U/U814/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U553/Y cache_controller_U/cache_sram_dm_U/U814/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U814/Y cache_controller_U/cache_sram_dm_U/U813/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U299/Y cache_controller_U/cache_sram_dm_U/U812/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U553/Y cache_controller_U/cache_sram_dm_U/U812/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U812/Y cache_controller_U/cache_sram_dm_U/U811/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U276/Y cache_controller_U/cache_sram_dm_U/U810/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U553/Y cache_controller_U/cache_sram_dm_U/U810/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U810/Y cache_controller_U/cache_sram_dm_U/U809/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U275/Y cache_controller_U/cache_sram_dm_U/U808/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U808/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U808/Y cache_controller_U/cache_sram_dm_U/U807/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U274/Y cache_controller_U/cache_sram_dm_U/U806/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U806/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U806/Y cache_controller_U/cache_sram_dm_U/U805/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U265/Y cache_controller_U/cache_sram_dm_U/U804/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U554/Y cache_controller_U/cache_sram_dm_U/U804/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U804/Y cache_controller_U/cache_sram_dm_U/U803/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U939/Y cache_controller_U/cache_sram_dm_U/U802/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U940/Y cache_controller_U/cache_sram_dm_U/U802/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U941/Y cache_controller_U/cache_sram_dm_U/U802/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U942/Y cache_controller_U/cache_sram_dm_U/U802/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U914/Y cache_controller_U/cache_sram_dm_U/U801/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U915/Y cache_controller_U/cache_sram_dm_U/U801/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U525/Y cache_controller_U/cache_sram_dm_U/U801/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U916/Y cache_controller_U/cache_sram_dm_U/U801/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U894/Y cache_controller_U/cache_sram_dm_U/U800/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U895/Y cache_controller_U/cache_sram_dm_U/U800/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U896/Y cache_controller_U/cache_sram_dm_U/U800/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U897/Y cache_controller_U/cache_sram_dm_U/U800/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U882/Y cache_controller_U/cache_sram_dm_U/U799/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U572/Y cache_controller_U/cache_sram_dm_U/U799/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U45/Y cache_controller_U/cache_sram_dm_U/U799/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U883/Y cache_controller_U/cache_sram_dm_U/U799/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U948/Y cache_controller_U/cache_sram_dm_U/U798/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U949/Y cache_controller_U/cache_sram_dm_U/U798/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U49/Y cache_controller_U/cache_sram_dm_U/U798/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U950/Y cache_controller_U/cache_sram_dm_U/U798/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U646/Y cache_controller_U/cache_sram_dm_U/U797/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U880/Y cache_controller_U/cache_sram_dm_U/U797/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U587/Y cache_controller_U/cache_sram_dm_U/U797/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U881/Y cache_controller_U/cache_sram_dm_U/U797/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U943/Y cache_controller_U/cache_sram_dm_U/U796/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U573/Y cache_controller_U/cache_sram_dm_U/U796/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U83/Y cache_controller_U/cache_sram_dm_U/U796/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U636/Y cache_controller_U/cache_sram_dm_U/U796/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U929/Y cache_controller_U/cache_sram_dm_U/U795/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U930/Y cache_controller_U/cache_sram_dm_U/U795/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1204/Y cache_controller_U/cache_sram_dm_U/U795/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U931/Y cache_controller_U/cache_sram_dm_U/U795/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[61\]/Q cache_controller_U/cache_sram_dm_U/U794/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U60/Y cache_controller_U/cache_sram_dm_U/U794/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[61\]/Q cache_controller_U/cache_sram_dm_U/U794/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U32/Y cache_controller_U/cache_sram_dm_U/U794/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[46\]/Q cache_controller_U/cache_sram_dm_U/U793/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U119/Y cache_controller_U/cache_sram_dm_U/U793/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[46\]/Q cache_controller_U/cache_sram_dm_U/U793/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U89/Y cache_controller_U/cache_sram_dm_U/U793/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[42\]/Q cache_controller_U/cache_sram_dm_U/U792/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U303/Y cache_controller_U/cache_sram_dm_U/U792/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[42\]/Q cache_controller_U/cache_sram_dm_U/U792/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U78/Y cache_controller_U/cache_sram_dm_U/U792/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[76\]/Q cache_controller_U/cache_sram_dm_U/U791/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U160/Y cache_controller_U/cache_sram_dm_U/U791/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[76\]/Q cache_controller_U/cache_sram_dm_U/U791/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U649/Y cache_controller_U/cache_sram_dm_U/U791/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[2\]/Q cache_controller_U/cache_sram_dm_U/U790/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U642/Y cache_controller_U/cache_sram_dm_U/U790/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[2\]/Q cache_controller_U/cache_sram_dm_U/U790/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U608/Y cache_controller_U/cache_sram_dm_U/U790/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[16\]/Q cache_controller_U/cache_sram_dm_U/U789/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U292/Y cache_controller_U/cache_sram_dm_U/U789/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[16\]/Q cache_controller_U/cache_sram_dm_U/U789/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U608/Y cache_controller_U/cache_sram_dm_U/U789/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1046/Y cache_controller_U/cache_sram_dm_U/U788/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1047/Y cache_controller_U/cache_sram_dm_U/U788/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1048/Y cache_controller_U/cache_sram_dm_U/U788/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1049/Y cache_controller_U/cache_sram_dm_U/U788/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1036/Y cache_controller_U/cache_sram_dm_U/U787/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U536/Y cache_controller_U/cache_sram_dm_U/U787/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U526/Y cache_controller_U/cache_sram_dm_U/U787/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1037/Y cache_controller_U/cache_sram_dm_U/U787/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U926/Y cache_controller_U/cache_sram_dm_U/U786/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U927/Y cache_controller_U/cache_sram_dm_U/U786/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U84/Y cache_controller_U/cache_sram_dm_U/U786/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U928/Y cache_controller_U/cache_sram_dm_U/U786/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U924/Y cache_controller_U/cache_sram_dm_U/U785/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U544/Y cache_controller_U/cache_sram_dm_U/U785/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U586/Y cache_controller_U/cache_sram_dm_U/U785/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U216/Y cache_controller_U/cache_sram_dm_U/U785/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U917/Y cache_controller_U/cache_sram_dm_U/U784/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U918/Y cache_controller_U/cache_sram_dm_U/U784/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1211/Y cache_controller_U/cache_sram_dm_U/U784/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U919/Y cache_controller_U/cache_sram_dm_U/U784/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U911/Y cache_controller_U/cache_sram_dm_U/U783/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U912/Y cache_controller_U/cache_sram_dm_U/U783/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1210/Y cache_controller_U/cache_sram_dm_U/U783/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U913/Y cache_controller_U/cache_sram_dm_U/U783/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U905/Y cache_controller_U/cache_sram_dm_U/U782/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U906/Y cache_controller_U/cache_sram_dm_U/U782/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1207/Y cache_controller_U/cache_sram_dm_U/U782/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U637/Y cache_controller_U/cache_sram_dm_U/U782/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U903/Y cache_controller_U/cache_sram_dm_U/U781/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U575/Y cache_controller_U/cache_sram_dm_U/U781/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1209/Y cache_controller_U/cache_sram_dm_U/U781/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U904/Y cache_controller_U/cache_sram_dm_U/U781/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U870/Y cache_controller_U/cache_sram_dm_U/U780/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U545/Y cache_controller_U/cache_sram_dm_U/U780/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U44/Y cache_controller_U/cache_sram_dm_U/U780/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U871/Y cache_controller_U/cache_sram_dm_U/U780/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U859/Y cache_controller_U/cache_sram_dm_U/U779/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U860/Y cache_controller_U/cache_sram_dm_U/U779/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1212/Y cache_controller_U/cache_sram_dm_U/U779/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U861/Y cache_controller_U/cache_sram_dm_U/U779/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1004/Y cache_controller_U/cache_sram_dm_U/U778/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1005/Y cache_controller_U/cache_sram_dm_U/U778/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1199/Y cache_controller_U/cache_sram_dm_U/U778/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1006/Y cache_controller_U/cache_sram_dm_U/U778/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U907/Y cache_controller_U/cache_sram_dm_U/U777/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U908/Y cache_controller_U/cache_sram_dm_U/U777/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U909/Y cache_controller_U/cache_sram_dm_U/U777/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U910/Y cache_controller_U/cache_sram_dm_U/U777/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U888/Y cache_controller_U/cache_sram_dm_U/U776/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U889/Y cache_controller_U/cache_sram_dm_U/U776/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U890/Y cache_controller_U/cache_sram_dm_U/U776/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U891/Y cache_controller_U/cache_sram_dm_U/U776/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[86\]/Q cache_controller_U/cache_sram_dm_U/U775/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U159/Y cache_controller_U/cache_sram_dm_U/U775/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[86\]/Q cache_controller_U/cache_sram_dm_U/U775/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U33/Y cache_controller_U/cache_sram_dm_U/U775/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[76\]/Q cache_controller_U/cache_sram_dm_U/U774/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U119/Y cache_controller_U/cache_sram_dm_U/U774/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[76\]/Q cache_controller_U/cache_sram_dm_U/U774/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U129/Y cache_controller_U/cache_sram_dm_U/U774/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[111\]/Q cache_controller_U/cache_sram_dm_U/U773/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U160/Y cache_controller_U/cache_sram_dm_U/U773/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[111\]/Q cache_controller_U/cache_sram_dm_U/U773/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U33/Y cache_controller_U/cache_sram_dm_U/U773/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[117\]/Q cache_controller_U/cache_sram_dm_U/U772/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U60/Y cache_controller_U/cache_sram_dm_U/U772/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[117\]/Q cache_controller_U/cache_sram_dm_U/U772/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U89/Y cache_controller_U/cache_sram_dm_U/U772/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[51\]/Q cache_controller_U/cache_sram_dm_U/U771/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U302/Y cache_controller_U/cache_sram_dm_U/U771/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[51\]/Q cache_controller_U/cache_sram_dm_U/U771/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U78/Y cache_controller_U/cache_sram_dm_U/U771/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[16\]/Q cache_controller_U/cache_sram_dm_U/U770/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U60/Y cache_controller_U/cache_sram_dm_U/U770/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[16\]/Q cache_controller_U/cache_sram_dm_U/U770/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U107/Y cache_controller_U/cache_sram_dm_U/U770/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[100\]/Q cache_controller_U/cache_sram_dm_U/U769/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U217/Y cache_controller_U/cache_sram_dm_U/U769/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[100\]/Q cache_controller_U/cache_sram_dm_U/U769/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U67/Y cache_controller_U/cache_sram_dm_U/U769/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U238/Y cache_controller_U/cache_sram_dm_U/U768/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U238/Y cache_controller_U/cache_sram_dm_U/U767/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U238/Y cache_controller_U/cache_sram_dm_U/U766/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U125/Y cache_controller_U/cache_sram_dm_U/U765/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U845/Y cache_controller_U/cache_sram_dm_U/U765/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U48/Y cache_controller_U/cache_sram_dm_U/U765/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U846/Y cache_controller_U/cache_sram_dm_U/U765/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[69\]/Q cache_controller_U/cache_sram_dm_U/U764/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U118/Y cache_controller_U/cache_sram_dm_U/U764/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[69\]/Q cache_controller_U/cache_sram_dm_U/U764/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U105/Y cache_controller_U/cache_sram_dm_U/U764/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[44\]/Q cache_controller_U/cache_sram_dm_U/U763/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U119/Y cache_controller_U/cache_sram_dm_U/U763/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[44\]/Q cache_controller_U/cache_sram_dm_U/U763/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U32/Y cache_controller_U/cache_sram_dm_U/U763/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U963/Y cache_controller_U/cache_sram_dm_U/U762/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U964/Y cache_controller_U/cache_sram_dm_U/U762/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U658/Y cache_controller_U/cache_sram_dm_U/U762/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U965/Y cache_controller_U/cache_sram_dm_U/U762/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[1\]/Q cache_controller_U/cache_sram_dm_U/U761/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U60/Y cache_controller_U/cache_sram_dm_U/U761/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[1\]/Q cache_controller_U/cache_sram_dm_U/U761/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U129/Y cache_controller_U/cache_sram_dm_U/U761/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[81\]/Q cache_controller_U/cache_sram_dm_U/U760/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U118/Y cache_controller_U/cache_sram_dm_U/U760/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[81\]/Q cache_controller_U/cache_sram_dm_U/U760/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U32/Y cache_controller_U/cache_sram_dm_U/U760/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[30\]/Q cache_controller_U/cache_sram_dm_U/U759/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U119/Y cache_controller_U/cache_sram_dm_U/U759/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[30\]/Q cache_controller_U/cache_sram_dm_U/U759/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U36/Y cache_controller_U/cache_sram_dm_U/U759/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[27\]/Q cache_controller_U/cache_sram_dm_U/U758/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U118/Y cache_controller_U/cache_sram_dm_U/U758/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[27\]/Q cache_controller_U/cache_sram_dm_U/U758/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U31/Y cache_controller_U/cache_sram_dm_U/U758/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U640/Y cache_controller_U/cache_sram_dm_U/U757/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U108/Y cache_controller_U/cache_sram_dm_U/U757/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U652/Y cache_controller_U/cache_sram_dm_U/U757/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U622/Y cache_controller_U/cache_sram_dm_U/U757/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U295/Y cache_controller_U/cache_sram_dm_U/U756/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U756/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U459/Y cache_controller_U/cache_sram_dm_U/U755/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U755/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U463/Y cache_controller_U/cache_sram_dm_U/U754/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U754/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U348/Y cache_controller_U/cache_sram_dm_U/U753/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U553/Y cache_controller_U/cache_sram_dm_U/U753/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U346/Y cache_controller_U/cache_sram_dm_U/U752/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U752/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U344/Y cache_controller_U/cache_sram_dm_U/U751/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U553/Y cache_controller_U/cache_sram_dm_U/U751/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U469/Y cache_controller_U/cache_sram_dm_U/U750/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U750/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U338/Y cache_controller_U/cache_sram_dm_U/U749/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U749/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U335/Y cache_controller_U/cache_sram_dm_U/U748/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U554/Y cache_controller_U/cache_sram_dm_U/U748/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U333/Y cache_controller_U/cache_sram_dm_U/U747/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U747/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U291/Y cache_controller_U/cache_sram_dm_U/U746/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U746/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U352/Y cache_controller_U/cache_sram_dm_U/U745/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U745/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U473/Y cache_controller_U/cache_sram_dm_U/U744/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U554/Y cache_controller_U/cache_sram_dm_U/U744/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U340/Y cache_controller_U/cache_sram_dm_U/U743/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U743/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U471/Y cache_controller_U/cache_sram_dm_U/U742/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U742/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U342/Y cache_controller_U/cache_sram_dm_U/U741/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U553/Y cache_controller_U/cache_sram_dm_U/U741/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U287/Y cache_controller_U/cache_sram_dm_U/U740/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U740/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U350/Y cache_controller_U/cache_sram_dm_U/U739/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U554/Y cache_controller_U/cache_sram_dm_U/U739/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U293/Y cache_controller_U/cache_sram_dm_U/U738/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U738/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U337/Y cache_controller_U/cache_sram_dm_U/U737/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U553/Y cache_controller_U/cache_sram_dm_U/U737/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U735/Y cache_controller_U/cache_sram_dm_U/U736/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1105/Y cache_controller_U/cache_sram_dm_U/U735/AN (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U557/Y cache_controller_U/cache_sram_dm_U/U735/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U41/Y cache_controller_U/cache_sram_dm_U/U735/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U769/Y cache_controller_U/cache_sram_dm_U/U735/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U632/Y cache_controller_U/cache_sram_dm_U/U734/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[12] cache_controller_U/cache_sram_dm_U/U734/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U604/Y cache_controller_U/cache_sram_dm_U/U733/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[7] cache_controller_U/cache_sram_dm_U/U733/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U842/Y cache_controller_U/cache_sram_dm_U/U732/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[25] cache_controller_U/cache_sram_dm_U/U732/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U571/Y cache_controller_U/cache_sram_dm_U/U731/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[24] cache_controller_U/cache_sram_dm_U/U731/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U981/Y cache_controller_U/cache_sram_dm_U/U730/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U982/Y cache_controller_U/cache_sram_dm_U/U730/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U600/Y cache_controller_U/cache_sram_dm_U/U730/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U983/Y cache_controller_U/cache_sram_dm_U/U730/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U289/Y cache_controller_U/cache_sram_dm_U/U729/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U729/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[142\]/Q cache_controller_U/cache_sram_dm_U/U728/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U62/Y cache_controller_U/cache_sram_dm_U/U728/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[142\]/Q cache_controller_U/cache_sram_dm_U/U728/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U608/Y cache_controller_U/cache_sram_dm_U/U728/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1219/Y cache_controller_U/cache_sram_dm_U/U727/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[23] cache_controller_U/cache_sram_dm_U/U727/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U920/Y cache_controller_U/cache_sram_dm_U/U726/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U921/Y cache_controller_U/cache_sram_dm_U/U726/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U922/Y cache_controller_U/cache_sram_dm_U/U726/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U923/Y cache_controller_U/cache_sram_dm_U/U726/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U225/Y cache_controller_U/cache_sram_dm_U/U725/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1185/Y cache_controller_U/cache_sram_dm_U/U725/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U226/Y cache_controller_U/cache_sram_dm_U/U725/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U724/Y cache_controller_U/cache_sram_dm_U/U725/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U617/Y cache_controller_U/cache_sram_dm_U/U724/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U164/Y cache_controller_U/cache_sram_dm_U/U724/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[131\]/Q cache_controller_U/cache_sram_dm_U/U723/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U635/Y cache_controller_U/cache_sram_dm_U/U723/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[131\]/Q cache_controller_U/cache_sram_dm_U/U723/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U69/Y cache_controller_U/cache_sram_dm_U/U723/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U721/Y cache_controller_U/cache_sram_dm_U/U722/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1085/Y cache_controller_U/cache_sram_dm_U/U721/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1086/Y cache_controller_U/cache_sram_dm_U/U721/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1087/Y cache_controller_U/cache_sram_dm_U/U721/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1088/Y cache_controller_U/cache_sram_dm_U/U721/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U719/Y cache_controller_U/cache_sram_dm_U/U720/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1053/Y cache_controller_U/cache_sram_dm_U/U719/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1054/Y cache_controller_U/cache_sram_dm_U/U719/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1055/Y cache_controller_U/cache_sram_dm_U/U719/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1056/Y cache_controller_U/cache_sram_dm_U/U719/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U717/Y cache_controller_U/cache_sram_dm_U/U718/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1145/Y cache_controller_U/cache_sram_dm_U/U717/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1146/Y cache_controller_U/cache_sram_dm_U/U717/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1147/Y cache_controller_U/cache_sram_dm_U/U717/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1148/Y cache_controller_U/cache_sram_dm_U/U717/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U257/Y cache_controller_U/cache_sram_dm_U/U716/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U714/Y cache_controller_U/cache_sram_dm_U/U715/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U770/Y cache_controller_U/cache_sram_dm_U/U714/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U892/Y cache_controller_U/cache_sram_dm_U/U714/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U789/Y cache_controller_U/cache_sram_dm_U/U714/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U893/Y cache_controller_U/cache_sram_dm_U/U714/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U712/Y cache_controller_U/cache_sram_dm_U/U713/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U123/Y cache_controller_U/cache_sram_dm_U/U712/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U850/Y cache_controller_U/cache_sram_dm_U/U712/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U790/Y cache_controller_U/cache_sram_dm_U/U712/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U851/Y cache_controller_U/cache_sram_dm_U/U712/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U710/Y cache_controller_U/cache_sram_dm_U/U711/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1032/Y cache_controller_U/cache_sram_dm_U/U710/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1033/Y cache_controller_U/cache_sram_dm_U/U710/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1034/Y cache_controller_U/cache_sram_dm_U/U710/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1035/Y cache_controller_U/cache_sram_dm_U/U710/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U708/Y cache_controller_U/cache_sram_dm_U/U709/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1117/Y cache_controller_U/cache_sram_dm_U/U708/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1118/Y cache_controller_U/cache_sram_dm_U/U708/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1119/Y cache_controller_U/cache_sram_dm_U/U708/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1120/Y cache_controller_U/cache_sram_dm_U/U708/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[119\]/Q cache_controller_U/cache_sram_dm_U/U707/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U316/Y cache_controller_U/cache_sram_dm_U/U707/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[119\]/Q cache_controller_U/cache_sram_dm_U/U707/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U68/Y cache_controller_U/cache_sram_dm_U/U707/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U705/Y cache_controller_U/cache_sram_dm_U/U706/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1161/Y cache_controller_U/cache_sram_dm_U/U705/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1162/Y cache_controller_U/cache_sram_dm_U/U705/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U39/Y cache_controller_U/cache_sram_dm_U/U705/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U707/Y cache_controller_U/cache_sram_dm_U/U705/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[109\]/Q cache_controller_U/cache_sram_dm_U/U704/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U338/Y cache_controller_U/cache_sram_dm_U/U704/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[109\]/Q cache_controller_U/cache_sram_dm_U/U704/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U78/Y cache_controller_U/cache_sram_dm_U/U704/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U702/Y cache_controller_U/cache_sram_dm_U/U703/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1130/Y cache_controller_U/cache_sram_dm_U/U702/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U566/Y cache_controller_U/cache_sram_dm_U/U702/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U704/Y cache_controller_U/cache_sram_dm_U/U702/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1131/Y cache_controller_U/cache_sram_dm_U/U702/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U700/Y cache_controller_U/cache_sram_dm_U/U701/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1142/Y cache_controller_U/cache_sram_dm_U/U700/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1143/Y cache_controller_U/cache_sram_dm_U/U700/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U517/Y cache_controller_U/cache_sram_dm_U/U700/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1144/Y cache_controller_U/cache_sram_dm_U/U700/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U698/Y cache_controller_U/cache_sram_dm_U/U699/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U772/Y cache_controller_U/cache_sram_dm_U/U698/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1156/Y cache_controller_U/cache_sram_dm_U/U698/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U516/Y cache_controller_U/cache_sram_dm_U/U698/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1157/Y cache_controller_U/cache_sram_dm_U/U698/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U696/Y cache_controller_U/cache_sram_dm_U/U697/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1040/Y cache_controller_U/cache_sram_dm_U/U696/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1041/Y cache_controller_U/cache_sram_dm_U/U696/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1042/Y cache_controller_U/cache_sram_dm_U/U696/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1043/Y cache_controller_U/cache_sram_dm_U/U696/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[42\]/Q cache_controller_U/cache_sram_dm_U/U695/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U135/Y cache_controller_U/cache_sram_dm_U/U695/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[42\]/Q cache_controller_U/cache_sram_dm_U/U695/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U66/Y cache_controller_U/cache_sram_dm_U/U695/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U693/Y cache_controller_U/cache_sram_dm_U/U694/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U122/Y cache_controller_U/cache_sram_dm_U/U693/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U966/Y cache_controller_U/cache_sram_dm_U/U693/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U792/Y cache_controller_U/cache_sram_dm_U/U693/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U695/Y cache_controller_U/cache_sram_dm_U/U693/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U691/Y cache_controller_U/cache_sram_dm_U/U692/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U987/Y cache_controller_U/cache_sram_dm_U/U691/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U988/Y cache_controller_U/cache_sram_dm_U/U691/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U989/Y cache_controller_U/cache_sram_dm_U/U691/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U990/Y cache_controller_U/cache_sram_dm_U/U691/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U689/Y cache_controller_U/cache_sram_dm_U/U690/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U952/Y cache_controller_U/cache_sram_dm_U/U689/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U953/Y cache_controller_U/cache_sram_dm_U/U689/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U954/Y cache_controller_U/cache_sram_dm_U/U689/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U955/Y cache_controller_U/cache_sram_dm_U/U689/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U687/Y cache_controller_U/cache_sram_dm_U/U688/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1089/Y cache_controller_U/cache_sram_dm_U/U687/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1090/Y cache_controller_U/cache_sram_dm_U/U687/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1091/Y cache_controller_U/cache_sram_dm_U/U687/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1092/Y cache_controller_U/cache_sram_dm_U/U687/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U685/Y cache_controller_U/cache_sram_dm_U/U686/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U121/Y cache_controller_U/cache_sram_dm_U/U685/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U985/Y cache_controller_U/cache_sram_dm_U/U685/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U523/Y cache_controller_U/cache_sram_dm_U/U685/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U986/Y cache_controller_U/cache_sram_dm_U/U685/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U487/Y cache_controller_U/cache_sram_dm_U/U684/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U321/Y cache_controller_U/cache_sram_dm_U/U684/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U684/Y cache_controller_U/cache_sram_dm_U/U683/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U311/Y cache_controller_U/cache_sram_dm_U/U682/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U466/Y cache_controller_U/cache_sram_dm_U/U682/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U680/Y cache_controller_U/cache_sram_dm_U/U681/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1001/Y cache_controller_U/cache_sram_dm_U/U680/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1002/Y cache_controller_U/cache_sram_dm_U/U680/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U522/Y cache_controller_U/cache_sram_dm_U/U680/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1003/Y cache_controller_U/cache_sram_dm_U/U680/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U678/Y cache_controller_U/cache_sram_dm_U/U679/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U956/Y cache_controller_U/cache_sram_dm_U/U678/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U543/Y cache_controller_U/cache_sram_dm_U/U678/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U957/Y cache_controller_U/cache_sram_dm_U/U678/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U958/Y cache_controller_U/cache_sram_dm_U/U678/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U676/Y cache_controller_U/cache_sram_dm_U/U677/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1064/Y cache_controller_U/cache_sram_dm_U/U676/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U501/Y cache_controller_U/cache_sram_dm_U/U676/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U80/Y cache_controller_U/cache_sram_dm_U/U676/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1065/Y cache_controller_U/cache_sram_dm_U/U676/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U482/Y cache_controller_U/cache_sram_dm_U/U675/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U323/Y cache_controller_U/cache_sram_dm_U/U675/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U675/Y cache_controller_U/cache_sram_dm_U/U674/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U488/Y cache_controller_U/cache_sram_dm_U/U673/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U322/Y cache_controller_U/cache_sram_dm_U/U673/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U673/Y cache_controller_U/cache_sram_dm_U/U672/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U669/Y cache_controller_U/cache_sram_dm_U/U671/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U668/Y cache_controller_U/cache_sram_dm_U/U670/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U28/Y cache_controller_U/cache_sram_dm_U/U669/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U28/Y cache_controller_U/cache_sram_dm_U/U668/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U493/Y cache_controller_U/cache_sram_dm_U/U667/A0 (0.000:0.000:0.000))
    (INTERCONNECT U3/Y cache_controller_U/cache_sram_dm_U/U667/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U620/Y cache_controller_U/cache_sram_dm_U/U667/A2 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U844/Y cache_controller_U/cache_sram_dm_U/U667/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U671/Y cache_controller_U/cache_sram_dm_U/U666/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U670/Y cache_controller_U/cache_sram_dm_U/U665/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U493/Y cache_controller_U/cache_sram_dm_U/U664/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U620/Y cache_controller_U/cache_sram_dm_U/U664/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U130/Y cache_controller_U/cache_sram_dm_U/U664/A2 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U844/Y cache_controller_U/cache_sram_dm_U/U664/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U14/Y cache_controller_U/cache_sram_dm_U/U663/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U106/Y cache_controller_U/cache_sram_dm_U/U662/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U211/Y cache_controller_U/cache_sram_dm_U/U661/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U211/Y cache_controller_U/cache_sram_dm_U/U660/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U493/Y cache_controller_U/cache_sram_dm_U/U659/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U620/Y cache_controller_U/cache_sram_dm_U/U659/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U130/Y cache_controller_U/cache_sram_dm_U/U659/A2 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U844/Y cache_controller_U/cache_sram_dm_U/U659/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[41\]/Q cache_controller_U/cache_sram_dm_U/U658/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U302/Y cache_controller_U/cache_sram_dm_U/U658/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[41\]/Q cache_controller_U/cache_sram_dm_U/U658/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U627/Y cache_controller_U/cache_sram_dm_U/U658/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U601/Y cache_controller_U/cache_sram_dm_U/U657/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[27] cache_controller_U/cache_sram_dm_U/U657/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[136\]/Q cache_controller_U/cache_sram_dm_U/U656/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U59/Y cache_controller_U/cache_sram_dm_U/U656/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[136\]/Q cache_controller_U/cache_sram_dm_U/U656/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U36/Y cache_controller_U/cache_sram_dm_U/U656/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[133\]/Q cache_controller_U/cache_sram_dm_U/U655/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U119/Y cache_controller_U/cache_sram_dm_U/U655/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[133\]/Q cache_controller_U/cache_sram_dm_U/U655/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U30/Y cache_controller_U/cache_sram_dm_U/U655/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U219/Y cache_controller_U/cache_sram_dm_U/U654/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[10] cache_controller_U/cache_sram_dm_U/U654/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U511/Y cache_controller_U/cache_sram_dm_U/U653/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1225/Y cache_controller_U/cache_sram_dm_U/U653/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U550/Y cache_controller_U/cache_sram_dm_U/U653/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U647/Y cache_controller_U/cache_sram_dm_U/U653/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[143\]/Q cache_controller_U/cache_sram_dm_U/U652/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U337/Y cache_controller_U/cache_sram_dm_U/U652/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[143\]/Q cache_controller_U/cache_sram_dm_U/U652/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U78/Y cache_controller_U/cache_sram_dm_U/U652/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[139\]/Q cache_controller_U/cache_sram_dm_U/U651/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U337/Y cache_controller_U/cache_sram_dm_U/U651/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[139\]/Q cache_controller_U/cache_sram_dm_U/U651/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U33/Y cache_controller_U/cache_sram_dm_U/U651/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U584/Y cache_controller_U/cache_sram_dm_U/U650/AN (0.000:0.000:0.000))
    (INTERCONNECT U3/Y cache_controller_U/cache_sram_dm_U/U650/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U650/Y cache_controller_U/cache_sram_dm_U/U649/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U317/Y cache_controller_U/cache_sram_dm_U/U648/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[132\]/Q cache_controller_U/cache_sram_dm_U/U647/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U117/Y cache_controller_U/cache_sram_dm_U/U647/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[132\]/Q cache_controller_U/cache_sram_dm_U/U647/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U31/Y cache_controller_U/cache_sram_dm_U/U647/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[12\]/Q cache_controller_U/cache_sram_dm_U/U646/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U119/Y cache_controller_U/cache_sram_dm_U/U646/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[12\]/Q cache_controller_U/cache_sram_dm_U/U646/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U161/Y cache_controller_U/cache_sram_dm_U/U646/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[127\]/Q cache_controller_U/cache_sram_dm_U/U645/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U60/Y cache_controller_U/cache_sram_dm_U/U645/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[127\]/Q cache_controller_U/cache_sram_dm_U/U645/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U161/Y cache_controller_U/cache_sram_dm_U/U645/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[65\]/Q cache_controller_U/cache_sram_dm_U/U644/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U119/Y cache_controller_U/cache_sram_dm_U/U644/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[65\]/Q cache_controller_U/cache_sram_dm_U/U644/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U129/Y cache_controller_U/cache_sram_dm_U/U644/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[98\]/Q cache_controller_U/cache_sram_dm_U/U643/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U116/Y cache_controller_U/cache_sram_dm_U/U643/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[98\]/Q cache_controller_U/cache_sram_dm_U/U643/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U107/Y cache_controller_U/cache_sram_dm_U/U643/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U74/Y cache_controller_U/cache_sram_dm_U/U642/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[149\]/Q cache_controller_U/cache_sram_dm_U/U641/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U118/Y cache_controller_U/cache_sram_dm_U/U641/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[149\]/Q cache_controller_U/cache_sram_dm_U/U641/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U129/Y cache_controller_U/cache_sram_dm_U/U641/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[143\]/Q cache_controller_U/cache_sram_dm_U/U640/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U105/Y cache_controller_U/cache_sram_dm_U/U640/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[143\]/Q cache_controller_U/cache_sram_dm_U/U640/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U118/Y cache_controller_U/cache_sram_dm_U/U640/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[133\]/Q cache_controller_U/cache_sram_dm_U/U639/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U138/Y cache_controller_U/cache_sram_dm_U/U639/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[133\]/Q cache_controller_U/cache_sram_dm_U/U639/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U68/Y cache_controller_U/cache_sram_dm_U/U639/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[69\]/Q cache_controller_U/cache_sram_dm_U/U638/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U217/Y cache_controller_U/cache_sram_dm_U/U638/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[69\]/Q cache_controller_U/cache_sram_dm_U/U638/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U71/Y cache_controller_U/cache_sram_dm_U/U638/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[20\]/Q cache_controller_U/cache_sram_dm_U/U637/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U316/Y cache_controller_U/cache_sram_dm_U/U637/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[20\]/Q cache_controller_U/cache_sram_dm_U/U637/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U70/Y cache_controller_U/cache_sram_dm_U/U637/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[33\]/Q cache_controller_U/cache_sram_dm_U/U636/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U135/Y cache_controller_U/cache_sram_dm_U/U636/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[33\]/Q cache_controller_U/cache_sram_dm_U/U636/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U70/Y cache_controller_U/cache_sram_dm_U/U636/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U137/Y cache_controller_U/cache_sram_dm_U/U635/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[151\]/Q cache_controller_U/cache_sram_dm_U/U634/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U118/Y cache_controller_U/cache_sram_dm_U/U634/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[151\]/Q cache_controller_U/cache_sram_dm_U/U634/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U32/Y cache_controller_U/cache_sram_dm_U/U634/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[135\]/Q cache_controller_U/cache_sram_dm_U/U633/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U59/Y cache_controller_U/cache_sram_dm_U/U633/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[135\]/Q cache_controller_U/cache_sram_dm_U/U633/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U88/Y cache_controller_U/cache_sram_dm_U/U633/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U633/Y cache_controller_U/cache_sram_dm_U/U632/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U618/Y cache_controller_U/cache_sram_dm_U/U632/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U86/Y cache_controller_U/cache_sram_dm_U/U632/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U150/Y cache_controller_U/cache_sram_dm_U/U632/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[148\]/Q cache_controller_U/cache_sram_dm_U/U631/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U96/Y cache_controller_U/cache_sram_dm_U/U631/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[148\]/Q cache_controller_U/cache_sram_dm_U/U631/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U288/Y cache_controller_U/cache_sram_dm_U/U631/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U136/Y cache_controller_U/cache_sram_dm_U/U630/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[134\]/Q cache_controller_U/cache_sram_dm_U/U629/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U642/Y cache_controller_U/cache_sram_dm_U/U629/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[145\]/Q cache_controller_U/cache_sram_dm_U/U628/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U292/Y cache_controller_U/cache_sram_dm_U/U628/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[145\]/Q cache_controller_U/cache_sram_dm_U/U628/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U608/Y cache_controller_U/cache_sram_dm_U/U628/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U317/Y cache_controller_U/cache_sram_dm_U/U627/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[136\]/Q cache_controller_U/cache_sram_dm_U/U626/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U98/Y cache_controller_U/cache_sram_dm_U/U626/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[136\]/Q cache_controller_U/cache_sram_dm_U/U626/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U580/Y cache_controller_U/cache_sram_dm_U/U626/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[150\]/Q cache_controller_U/cache_sram_dm_U/U625/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U99/Y cache_controller_U/cache_sram_dm_U/U625/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[150\]/Q cache_controller_U/cache_sram_dm_U/U625/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U91/Y cache_controller_U/cache_sram_dm_U/U625/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[142\]/Q cache_controller_U/cache_sram_dm_U/U624/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U138/Y cache_controller_U/cache_sram_dm_U/U624/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[142\]/Q cache_controller_U/cache_sram_dm_U/U624/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U71/Y cache_controller_U/cache_sram_dm_U/U624/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U728/Y cache_controller_U/cache_sram_dm_U/U623/AN (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1187/Y cache_controller_U/cache_sram_dm_U/U623/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U624/Y cache_controller_U/cache_sram_dm_U/U623/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1186/Y cache_controller_U/cache_sram_dm_U/U623/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[143\]/Q cache_controller_U/cache_sram_dm_U/U622/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U635/Y cache_controller_U/cache_sram_dm_U/U622/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[143\]/Q cache_controller_U/cache_sram_dm_U/U622/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U70/Y cache_controller_U/cache_sram_dm_U/U622/B1 (0.000:0.000:0.000))
    (INTERCONNECT U37/Y cache_controller_U/cache_sram_dm_U/U621/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U619/Y cache_controller_U/cache_sram_dm_U/U621/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U621/Y cache_controller_U/cache_sram_dm_U/U620/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U110/Y cache_controller_U/cache_sram_dm_U/U619/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U844/Y cache_controller_U/cache_sram_dm_U/U619/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[135\]/Q cache_controller_U/cache_sram_dm_U/U618/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U101/Y cache_controller_U/cache_sram_dm_U/U618/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[135\]/Q cache_controller_U/cache_sram_dm_U/U618/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U109/Y cache_controller_U/cache_sram_dm_U/U618/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[141\]/Q cache_controller_U/cache_sram_dm_U/U617/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U635/Y cache_controller_U/cache_sram_dm_U/U617/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[129\]/Q cache_controller_U/cache_sram_dm_U/U616/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U100/Y cache_controller_U/cache_sram_dm_U/U616/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[129\]/Q cache_controller_U/cache_sram_dm_U/U616/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U104/Y cache_controller_U/cache_sram_dm_U/U616/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U628/Y cache_controller_U/cache_sram_dm_U/U615/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U140/Y cache_controller_U/cache_sram_dm_U/U615/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U530/Y cache_controller_U/cache_sram_dm_U/U615/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U73/Y cache_controller_U/cache_sram_dm_U/U615/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U222/Y cache_controller_U/cache_sram_dm_U/U614/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[16] cache_controller_U/cache_sram_dm_U/U614/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[134\]/Q cache_controller_U/cache_sram_dm_U/U613/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U96/Y cache_controller_U/cache_sram_dm_U/U613/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[134\]/Q cache_controller_U/cache_sram_dm_U/U613/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U104/Y cache_controller_U/cache_sram_dm_U/U613/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[152\]/Q cache_controller_U/cache_sram_dm_U/U612/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U119/Y cache_controller_U/cache_sram_dm_U/U612/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[152\]/Q cache_controller_U/cache_sram_dm_U/U612/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U287/Y cache_controller_U/cache_sram_dm_U/U612/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[150\]/Q cache_controller_U/cache_sram_dm_U/U611/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U217/Y cache_controller_U/cache_sram_dm_U/U611/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[150\]/Q cache_controller_U/cache_sram_dm_U/U611/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U67/Y cache_controller_U/cache_sram_dm_U/U611/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[129\]/Q cache_controller_U/cache_sram_dm_U/U610/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U302/Y cache_controller_U/cache_sram_dm_U/U610/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[129\]/Q cache_controller_U/cache_sram_dm_U/U610/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U33/Y cache_controller_U/cache_sram_dm_U/U610/B1 (0.000:0.000:0.000))
    (INTERCONNECT U40/Y cache_controller_U/cache_sram_dm_U/U609/A (0.000:0.000:0.000))
    (INTERCONNECT U37/Y cache_controller_U/cache_sram_dm_U/U609/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U317/Y cache_controller_U/cache_sram_dm_U/U608/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[152\]/Q cache_controller_U/cache_sram_dm_U/U607/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U102/Y cache_controller_U/cache_sram_dm_U/U607/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[152\]/Q cache_controller_U/cache_sram_dm_U/U607/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U580/Y cache_controller_U/cache_sram_dm_U/U607/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[151\]/Q cache_controller_U/cache_sram_dm_U/U606/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U96/Y cache_controller_U/cache_sram_dm_U/U606/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[151\]/Q cache_controller_U/cache_sram_dm_U/U606/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U286/Y cache_controller_U/cache_sram_dm_U/U606/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[131\]/Q cache_controller_U/cache_sram_dm_U/U605/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U160/Y cache_controller_U/cache_sram_dm_U/U605/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[131\]/Q cache_controller_U/cache_sram_dm_U/U605/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U78/Y cache_controller_U/cache_sram_dm_U/U605/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U110/Y cache_controller_U/cache_sram_dm_U/U604/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1226/Y cache_controller_U/cache_sram_dm_U/U604/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1227/Y cache_controller_U/cache_sram_dm_U/U604/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U560/Y cache_controller_U/cache_sram_dm_U/U604/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[138\]/Q cache_controller_U/cache_sram_dm_U/U603/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U59/Y cache_controller_U/cache_sram_dm_U/U603/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[138\]/Q cache_controller_U/cache_sram_dm_U/U603/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U107/Y cache_controller_U/cache_sram_dm_U/U603/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[150\]/Q cache_controller_U/cache_sram_dm_U/U602/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U59/Y cache_controller_U/cache_sram_dm_U/U602/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[150\]/Q cache_controller_U/cache_sram_dm_U/U602/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U105/Y cache_controller_U/cache_sram_dm_U/U602/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U529/Y cache_controller_U/cache_sram_dm_U/U601/AN (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U625/Y cache_controller_U/cache_sram_dm_U/U601/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U602/Y cache_controller_U/cache_sram_dm_U/U601/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U611/Y cache_controller_U/cache_sram_dm_U/U601/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[50\]/Q cache_controller_U/cache_sram_dm_U/U600/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U158/Y cache_controller_U/cache_sram_dm_U/U600/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[50\]/Q cache_controller_U/cache_sram_dm_U/U600/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U78/Y cache_controller_U/cache_sram_dm_U/U600/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[44\]/Q cache_controller_U/cache_sram_dm_U/U599/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U158/Y cache_controller_U/cache_sram_dm_U/U599/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[44\]/Q cache_controller_U/cache_sram_dm_U/U599/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U627/Y cache_controller_U/cache_sram_dm_U/U599/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[27\]/Q cache_controller_U/cache_sram_dm_U/U598/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U158/Y cache_controller_U/cache_sram_dm_U/U598/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[27\]/Q cache_controller_U/cache_sram_dm_U/U598/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U649/Y cache_controller_U/cache_sram_dm_U/U598/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[36\]/Q cache_controller_U/cache_sram_dm_U/U597/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U158/Y cache_controller_U/cache_sram_dm_U/U597/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[36\]/Q cache_controller_U/cache_sram_dm_U/U597/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U649/Y cache_controller_U/cache_sram_dm_U/U597/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[65\]/Q cache_controller_U/cache_sram_dm_U/U596/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U158/Y cache_controller_U/cache_sram_dm_U/U596/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[65\]/Q cache_controller_U/cache_sram_dm_U/U596/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U627/Y cache_controller_U/cache_sram_dm_U/U596/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[59\]/Q cache_controller_U/cache_sram_dm_U/U595/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U158/Y cache_controller_U/cache_sram_dm_U/U595/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[59\]/Q cache_controller_U/cache_sram_dm_U/U595/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U627/Y cache_controller_U/cache_sram_dm_U/U595/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[125\]/Q cache_controller_U/cache_sram_dm_U/U594/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U158/Y cache_controller_U/cache_sram_dm_U/U594/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[125\]/Q cache_controller_U/cache_sram_dm_U/U594/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U627/Y cache_controller_U/cache_sram_dm_U/U594/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[31\]/Q cache_controller_U/cache_sram_dm_U/U593/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U158/Y cache_controller_U/cache_sram_dm_U/U593/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[31\]/Q cache_controller_U/cache_sram_dm_U/U593/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U608/Y cache_controller_U/cache_sram_dm_U/U593/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[61\]/Q cache_controller_U/cache_sram_dm_U/U592/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U158/Y cache_controller_U/cache_sram_dm_U/U592/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[61\]/Q cache_controller_U/cache_sram_dm_U/U592/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U33/Y cache_controller_U/cache_sram_dm_U/U592/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U657/Y cache_controller_U/cache_sram_dm_U/U591/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U614/Y cache_controller_U/cache_sram_dm_U/U591/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U727/Y cache_controller_U/cache_sram_dm_U/U591/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U591/Y cache_controller_U/cache_sram_dm_U/U590/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U336/Y cache_controller_U/cache_sram_dm_U/U590/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U215/Y cache_controller_U/cache_sram_dm_U/U590/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U76/Y cache_controller_U/cache_sram_dm_U/U590/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U115/Y cache_controller_U/cache_sram_dm_U/U589/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U53/Y cache_controller_U/cache_sram_dm_U/U589/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U832/Y cache_controller_U/cache_sram_dm_U/U589/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U577/Y cache_controller_U/cache_sram_dm_U/U589/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[144\]/Q cache_controller_U/cache_sram_dm_U/U588/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U101/Y cache_controller_U/cache_sram_dm_U/U588/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[144\]/Q cache_controller_U/cache_sram_dm_U/U588/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U91/Y cache_controller_U/cache_sram_dm_U/U588/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[12\]/Q cache_controller_U/cache_sram_dm_U/U587/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U292/Y cache_controller_U/cache_sram_dm_U/U587/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[12\]/Q cache_controller_U/cache_sram_dm_U/U587/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U608/Y cache_controller_U/cache_sram_dm_U/U587/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[26\]/Q cache_controller_U/cache_sram_dm_U/U586/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U292/Y cache_controller_U/cache_sram_dm_U/U586/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[26\]/Q cache_controller_U/cache_sram_dm_U/U586/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U33/Y cache_controller_U/cache_sram_dm_U/U586/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U549/Y cache_controller_U/cache_sram_dm_U/U585/A (0.000:0.000:0.000))
    (INTERCONNECT U3/Y cache_controller_U/cache_sram_dm_U/U585/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U299/Y cache_controller_U/cache_sram_dm_U/U584/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U551/Y cache_controller_U/cache_sram_dm_U/U584/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U165/Y cache_controller_U/cache_sram_dm_U/U583/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U609/Y cache_controller_U/cache_sram_dm_U/U582/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U130/Y cache_controller_U/cache_sram_dm_U/U582/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U27/Y cache_controller_U/cache_sram_dm_U/U581/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U558/Y cache_controller_U/cache_sram_dm_U/U580/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U667/Y cache_controller_U/cache_sram_dm_U/U579/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[147\]/Q cache_controller_U/cache_sram_dm_U/U578/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U97/Y cache_controller_U/cache_sram_dm_U/U578/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[147\]/Q cache_controller_U/cache_sram_dm_U/U578/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U288/Y cache_controller_U/cache_sram_dm_U/U578/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[128\]/Q cache_controller_U/cache_sram_dm_U/U577/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U95/Y cache_controller_U/cache_sram_dm_U/U577/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[128\]/Q cache_controller_U/cache_sram_dm_U/U577/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U288/Y cache_controller_U/cache_sram_dm_U/U577/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[122\]/Q cache_controller_U/cache_sram_dm_U/U576/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U101/Y cache_controller_U/cache_sram_dm_U/U576/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[122\]/Q cache_controller_U/cache_sram_dm_U/U576/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U288/Y cache_controller_U/cache_sram_dm_U/U576/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[19\]/Q cache_controller_U/cache_sram_dm_U/U575/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U101/Y cache_controller_U/cache_sram_dm_U/U575/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[19\]/Q cache_controller_U/cache_sram_dm_U/U575/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U288/Y cache_controller_U/cache_sram_dm_U/U575/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[102\]/Q cache_controller_U/cache_sram_dm_U/U574/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U99/Y cache_controller_U/cache_sram_dm_U/U574/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[102\]/Q cache_controller_U/cache_sram_dm_U/U574/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U288/Y cache_controller_U/cache_sram_dm_U/U574/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[33\]/Q cache_controller_U/cache_sram_dm_U/U573/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U101/Y cache_controller_U/cache_sram_dm_U/U573/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[33\]/Q cache_controller_U/cache_sram_dm_U/U573/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U288/Y cache_controller_U/cache_sram_dm_U/U573/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[13\]/Q cache_controller_U/cache_sram_dm_U/U572/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U96/Y cache_controller_U/cache_sram_dm_U/U572/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[13\]/Q cache_controller_U/cache_sram_dm_U/U572/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U288/Y cache_controller_U/cache_sram_dm_U/U572/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U230/Y cache_controller_U/cache_sram_dm_U/U571/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U55/Y cache_controller_U/cache_sram_dm_U/U571/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U229/Y cache_controller_U/cache_sram_dm_U/U571/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U578/Y cache_controller_U/cache_sram_dm_U/U571/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[11\]/Q cache_controller_U/cache_sram_dm_U/U570/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U95/Y cache_controller_U/cache_sram_dm_U/U570/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[11\]/Q cache_controller_U/cache_sram_dm_U/U570/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U288/Y cache_controller_U/cache_sram_dm_U/U570/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[51\]/Q cache_controller_U/cache_sram_dm_U/U569/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U98/Y cache_controller_U/cache_sram_dm_U/U569/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[51\]/Q cache_controller_U/cache_sram_dm_U/U569/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U288/Y cache_controller_U/cache_sram_dm_U/U569/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[101\]/Q cache_controller_U/cache_sram_dm_U/U568/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U97/Y cache_controller_U/cache_sram_dm_U/U568/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[101\]/Q cache_controller_U/cache_sram_dm_U/U568/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U288/Y cache_controller_U/cache_sram_dm_U/U568/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[80\]/Q cache_controller_U/cache_sram_dm_U/U567/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U97/Y cache_controller_U/cache_sram_dm_U/U567/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[80\]/Q cache_controller_U/cache_sram_dm_U/U567/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U288/Y cache_controller_U/cache_sram_dm_U/U567/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[109\]/Q cache_controller_U/cache_sram_dm_U/U566/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U95/Y cache_controller_U/cache_sram_dm_U/U566/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[109\]/Q cache_controller_U/cache_sram_dm_U/U566/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U288/Y cache_controller_U/cache_sram_dm_U/U566/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[7\]/Q cache_controller_U/cache_sram_dm_U/U565/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U96/Y cache_controller_U/cache_sram_dm_U/U565/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[7\]/Q cache_controller_U/cache_sram_dm_U/U565/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U288/Y cache_controller_U/cache_sram_dm_U/U565/B1 (0.000:0.000:0.000))
    (INTERCONNECT U40/Y cache_controller_U/cache_sram_dm_U/U564/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[137\]/Q cache_controller_U/cache_sram_dm_U/U563/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U118/Y cache_controller_U/cache_sram_dm_U/U563/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[137\]/Q cache_controller_U/cache_sram_dm_U/U563/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U58/Y cache_controller_U/cache_sram_dm_U/U563/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[131\]/Q cache_controller_U/cache_sram_dm_U/U562/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U118/Y cache_controller_U/cache_sram_dm_U/U562/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[131\]/Q cache_controller_U/cache_sram_dm_U/U562/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U107/Y cache_controller_U/cache_sram_dm_U/U562/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[129\]/Q cache_controller_U/cache_sram_dm_U/U561/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U59/Y cache_controller_U/cache_sram_dm_U/U561/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[129\]/Q cache_controller_U/cache_sram_dm_U/U561/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U58/Y cache_controller_U/cache_sram_dm_U/U561/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[130\]/Q cache_controller_U/cache_sram_dm_U/U560/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U213/Y cache_controller_U/cache_sram_dm_U/U560/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[130\]/Q cache_controller_U/cache_sram_dm_U/U560/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U70/Y cache_controller_U/cache_sram_dm_U/U560/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U326/Y cache_controller_U/cache_sram_dm_U/U559/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U559/Y cache_controller_U/cache_sram_dm_U/U558/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[100\]/Q cache_controller_U/cache_sram_dm_U/U557/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U101/Y cache_controller_U/cache_sram_dm_U/U557/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[100\]/Q cache_controller_U/cache_sram_dm_U/U557/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U104/Y cache_controller_U/cache_sram_dm_U/U557/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[137\]/Q cache_controller_U/cache_sram_dm_U/U556/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U99/Y cache_controller_U/cache_sram_dm_U/U556/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[137\]/Q cache_controller_U/cache_sram_dm_U/U556/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U104/Y cache_controller_U/cache_sram_dm_U/U556/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[46\]/Q cache_controller_U/cache_sram_dm_U/U555/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U99/Y cache_controller_U/cache_sram_dm_U/U555/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[46\]/Q cache_controller_U/cache_sram_dm_U/U555/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U104/Y cache_controller_U/cache_sram_dm_U/U555/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U306/Y cache_controller_U/cache_sram_dm_U/U554/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U306/Y cache_controller_U/cache_sram_dm_U/U553/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U584/Y cache_controller_U/cache_sram_dm_U/U552/A (0.000:0.000:0.000))
    (INTERCONNECT U3/Y cache_controller_U/cache_sram_dm_U/U552/B (0.000:0.000:0.000))
    (INTERCONNECT U40/Y cache_controller_U/cache_sram_dm_U/U551/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[132\]/Q cache_controller_U/cache_sram_dm_U/U550/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U292/Y cache_controller_U/cache_sram_dm_U/U550/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[132\]/Q cache_controller_U/cache_sram_dm_U/U550/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U649/Y cache_controller_U/cache_sram_dm_U/U550/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U299/Y cache_controller_U/cache_sram_dm_U/U549/A (0.000:0.000:0.000))
    (INTERCONNECT U40/Y cache_controller_U/cache_sram_dm_U/U549/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U489/Y cache_controller_U/cache_sram_dm_U/U548/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U335/Y cache_controller_U/cache_sram_dm_U/U548/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U289/Y cache_controller_U/cache_sram_dm_U/U547/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[138\]/Q cache_controller_U/cache_sram_dm_U/U546/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U100/Y cache_controller_U/cache_sram_dm_U/U546/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[138\]/Q cache_controller_U/cache_sram_dm_U/U546/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U156/Y cache_controller_U/cache_sram_dm_U/U546/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[8\]/Q cache_controller_U/cache_sram_dm_U/U545/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U96/Y cache_controller_U/cache_sram_dm_U/U545/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[8\]/Q cache_controller_U/cache_sram_dm_U/U545/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U109/Y cache_controller_U/cache_sram_dm_U/U545/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[26\]/Q cache_controller_U/cache_sram_dm_U/U544/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U98/Y cache_controller_U/cache_sram_dm_U/U544/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[26\]/Q cache_controller_U/cache_sram_dm_U/U544/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U109/Y cache_controller_U/cache_sram_dm_U/U544/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[38\]/Q cache_controller_U/cache_sram_dm_U/U543/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U96/Y cache_controller_U/cache_sram_dm_U/U543/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[38\]/Q cache_controller_U/cache_sram_dm_U/U543/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U109/Y cache_controller_U/cache_sram_dm_U/U543/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[97\]/Q cache_controller_U/cache_sram_dm_U/U542/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U100/Y cache_controller_U/cache_sram_dm_U/U542/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[97\]/Q cache_controller_U/cache_sram_dm_U/U542/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U109/Y cache_controller_U/cache_sram_dm_U/U542/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[87\]/Q cache_controller_U/cache_sram_dm_U/U541/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U102/Y cache_controller_U/cache_sram_dm_U/U541/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[87\]/Q cache_controller_U/cache_sram_dm_U/U541/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U109/Y cache_controller_U/cache_sram_dm_U/U541/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[127\]/Q cache_controller_U/cache_sram_dm_U/U540/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U95/Y cache_controller_U/cache_sram_dm_U/U540/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[127\]/Q cache_controller_U/cache_sram_dm_U/U540/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U109/Y cache_controller_U/cache_sram_dm_U/U540/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[106\]/Q cache_controller_U/cache_sram_dm_U/U539/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U95/Y cache_controller_U/cache_sram_dm_U/U539/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[106\]/Q cache_controller_U/cache_sram_dm_U/U539/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U109/Y cache_controller_U/cache_sram_dm_U/U539/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[111\]/Q cache_controller_U/cache_sram_dm_U/U538/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U97/Y cache_controller_U/cache_sram_dm_U/U538/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[111\]/Q cache_controller_U/cache_sram_dm_U/U538/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U109/Y cache_controller_U/cache_sram_dm_U/U538/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[131\]/Q cache_controller_U/cache_sram_dm_U/U537/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U95/Y cache_controller_U/cache_sram_dm_U/U537/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[131\]/Q cache_controller_U/cache_sram_dm_U/U537/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U156/Y cache_controller_U/cache_sram_dm_U/U537/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[75\]/Q cache_controller_U/cache_sram_dm_U/U536/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U99/Y cache_controller_U/cache_sram_dm_U/U536/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[75\]/Q cache_controller_U/cache_sram_dm_U/U536/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U109/Y cache_controller_U/cache_sram_dm_U/U536/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[44\]/Q cache_controller_U/cache_sram_dm_U/U535/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U100/Y cache_controller_U/cache_sram_dm_U/U535/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[44\]/Q cache_controller_U/cache_sram_dm_U/U535/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U109/Y cache_controller_U/cache_sram_dm_U/U535/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U494/Y cache_controller_U/cache_sram_dm_U/U534/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U534/Y cache_controller_U/cache_sram_dm_U/U533/A (0.000:0.000:0.000))
    (INTERCONNECT U3/Y cache_controller_U/cache_sram_dm_U/U533/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U165/Y cache_controller_U/cache_sram_dm_U/U532/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U27/Y cache_controller_U/cache_sram_dm_U/U531/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[145\]/Q cache_controller_U/cache_sram_dm_U/U530/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U59/Y cache_controller_U/cache_sram_dm_U/U530/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[145\]/Q cache_controller_U/cache_sram_dm_U/U530/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U465/Y cache_controller_U/cache_sram_dm_U/U530/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[150\]/Q cache_controller_U/cache_sram_dm_U/U529/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U159/Y cache_controller_U/cache_sram_dm_U/U529/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[150\]/Q cache_controller_U/cache_sram_dm_U/U529/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U33/Y cache_controller_U/cache_sram_dm_U/U529/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[3\]/Q cache_controller_U/cache_sram_dm_U/U528/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U301/Y cache_controller_U/cache_sram_dm_U/U528/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[3\]/Q cache_controller_U/cache_sram_dm_U/U528/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U649/Y cache_controller_U/cache_sram_dm_U/U528/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[121\]/Q cache_controller_U/cache_sram_dm_U/U527/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U303/Y cache_controller_U/cache_sram_dm_U/U527/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[121\]/Q cache_controller_U/cache_sram_dm_U/U527/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U33/Y cache_controller_U/cache_sram_dm_U/U527/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[75\]/Q cache_controller_U/cache_sram_dm_U/U526/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U337/Y cache_controller_U/cache_sram_dm_U/U526/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[75\]/Q cache_controller_U/cache_sram_dm_U/U526/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U33/Y cache_controller_U/cache_sram_dm_U/U526/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[23\]/Q cache_controller_U/cache_sram_dm_U/U525/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U301/Y cache_controller_U/cache_sram_dm_U/U525/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[23\]/Q cache_controller_U/cache_sram_dm_U/U525/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U649/Y cache_controller_U/cache_sram_dm_U/U525/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[11\]/Q cache_controller_U/cache_sram_dm_U/U524/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U62/Y cache_controller_U/cache_sram_dm_U/U524/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[11\]/Q cache_controller_U/cache_sram_dm_U/U524/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U649/Y cache_controller_U/cache_sram_dm_U/U524/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[53\]/Q cache_controller_U/cache_sram_dm_U/U523/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U337/Y cache_controller_U/cache_sram_dm_U/U523/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[53\]/Q cache_controller_U/cache_sram_dm_U/U523/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U608/Y cache_controller_U/cache_sram_dm_U/U523/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[62\]/Q cache_controller_U/cache_sram_dm_U/U522/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U292/Y cache_controller_U/cache_sram_dm_U/U522/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[62\]/Q cache_controller_U/cache_sram_dm_U/U522/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U33/Y cache_controller_U/cache_sram_dm_U/U522/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[118\]/Q cache_controller_U/cache_sram_dm_U/U521/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U303/Y cache_controller_U/cache_sram_dm_U/U521/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[118\]/Q cache_controller_U/cache_sram_dm_U/U521/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U608/Y cache_controller_U/cache_sram_dm_U/U521/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[108\]/Q cache_controller_U/cache_sram_dm_U/U520/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U337/Y cache_controller_U/cache_sram_dm_U/U520/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[108\]/Q cache_controller_U/cache_sram_dm_U/U520/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U33/Y cache_controller_U/cache_sram_dm_U/U520/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[80\]/Q cache_controller_U/cache_sram_dm_U/U519/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U303/Y cache_controller_U/cache_sram_dm_U/U519/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[80\]/Q cache_controller_U/cache_sram_dm_U/U519/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U649/Y cache_controller_U/cache_sram_dm_U/U519/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[90\]/Q cache_controller_U/cache_sram_dm_U/U518/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U62/Y cache_controller_U/cache_sram_dm_U/U518/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[90\]/Q cache_controller_U/cache_sram_dm_U/U518/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U33/Y cache_controller_U/cache_sram_dm_U/U518/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[113\]/Q cache_controller_U/cache_sram_dm_U/U517/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U159/Y cache_controller_U/cache_sram_dm_U/U517/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[113\]/Q cache_controller_U/cache_sram_dm_U/U517/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U627/Y cache_controller_U/cache_sram_dm_U/U517/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[117\]/Q cache_controller_U/cache_sram_dm_U/U516/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U62/Y cache_controller_U/cache_sram_dm_U/U516/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[117\]/Q cache_controller_U/cache_sram_dm_U/U516/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U649/Y cache_controller_U/cache_sram_dm_U/U516/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U27/Y cache_controller_U/cache_sram_dm_U/U515/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[144\]/Q cache_controller_U/cache_sram_dm_U/U514/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U316/Y cache_controller_U/cache_sram_dm_U/U514/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[144\]/Q cache_controller_U/cache_sram_dm_U/U514/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U69/Y cache_controller_U/cache_sram_dm_U/U514/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[134\]/Q cache_controller_U/cache_sram_dm_U/U513/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U33/Y cache_controller_U/cache_sram_dm_U/U513/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U629/Y cache_controller_U/cache_sram_dm_U/U512/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U513/Y cache_controller_U/cache_sram_dm_U/U512/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[132\]/Q cache_controller_U/cache_sram_dm_U/U511/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U138/Y cache_controller_U/cache_sram_dm_U/U511/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[132\]/Q cache_controller_U/cache_sram_dm_U/U511/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U69/Y cache_controller_U/cache_sram_dm_U/U511/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[27\]/Q cache_controller_U/cache_sram_dm_U/U510/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U98/Y cache_controller_U/cache_sram_dm_U/U510/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[27\]/Q cache_controller_U/cache_sram_dm_U/U510/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U156/Y cache_controller_U/cache_sram_dm_U/U510/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[66\]/Q cache_controller_U/cache_sram_dm_U/U509/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U100/Y cache_controller_U/cache_sram_dm_U/U509/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[66\]/Q cache_controller_U/cache_sram_dm_U/U509/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U157/Y cache_controller_U/cache_sram_dm_U/U509/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[126\]/Q cache_controller_U/cache_sram_dm_U/U508/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U102/Y cache_controller_U/cache_sram_dm_U/U508/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[126\]/Q cache_controller_U/cache_sram_dm_U/U508/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U157/Y cache_controller_U/cache_sram_dm_U/U508/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[10\]/Q cache_controller_U/cache_sram_dm_U/U507/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U99/Y cache_controller_U/cache_sram_dm_U/U507/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[10\]/Q cache_controller_U/cache_sram_dm_U/U507/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U156/Y cache_controller_U/cache_sram_dm_U/U507/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[64\]/Q cache_controller_U/cache_sram_dm_U/U506/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U96/Y cache_controller_U/cache_sram_dm_U/U506/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[64\]/Q cache_controller_U/cache_sram_dm_U/U506/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U156/Y cache_controller_U/cache_sram_dm_U/U506/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[36\]/Q cache_controller_U/cache_sram_dm_U/U505/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U100/Y cache_controller_U/cache_sram_dm_U/U505/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[36\]/Q cache_controller_U/cache_sram_dm_U/U505/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U157/Y cache_controller_U/cache_sram_dm_U/U505/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[45\]/Q cache_controller_U/cache_sram_dm_U/U504/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U102/Y cache_controller_U/cache_sram_dm_U/U504/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[45\]/Q cache_controller_U/cache_sram_dm_U/U504/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U157/Y cache_controller_U/cache_sram_dm_U/U504/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[59\]/Q cache_controller_U/cache_sram_dm_U/U503/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U102/Y cache_controller_U/cache_sram_dm_U/U503/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[59\]/Q cache_controller_U/cache_sram_dm_U/U503/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U156/Y cache_controller_U/cache_sram_dm_U/U503/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[125\]/Q cache_controller_U/cache_sram_dm_U/U502/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U95/Y cache_controller_U/cache_sram_dm_U/U502/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[125\]/Q cache_controller_U/cache_sram_dm_U/U502/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U156/Y cache_controller_U/cache_sram_dm_U/U502/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[85\]/Q cache_controller_U/cache_sram_dm_U/U501/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U97/Y cache_controller_U/cache_sram_dm_U/U501/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[85\]/Q cache_controller_U/cache_sram_dm_U/U501/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U157/Y cache_controller_U/cache_sram_dm_U/U501/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[153\]/Q cache_controller_U/cache_sram_dm_U/U500/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U97/Y cache_controller_U/cache_sram_dm_U/U500/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[153\]/Q cache_controller_U/cache_sram_dm_U/U500/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U157/Y cache_controller_U/cache_sram_dm_U/U500/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U165/Y cache_controller_U/cache_sram_dm_U/U499/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U293/Y cache_controller_U/cache_sram_dm_U/U498/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[15] cache_controller_U/cache_sram_dm_U/U498/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U612/Y cache_controller_U/cache_sram_dm_U/U497/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U607/Y cache_controller_U/cache_sram_dm_U/U497/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U234/Y cache_controller_U/cache_sram_dm_U/U497/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U139/Y cache_controller_U/cache_sram_dm_U/U497/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U490/Y cache_controller_U/cache_sram_dm_U/U496/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U334/Y cache_controller_U/cache_sram_dm_U/U496/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U496/Y cache_controller_U/cache_sram_dm_U/U495/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U551/Y cache_controller_U/cache_sram_dm_U/U494/A (0.000:0.000:0.000))
    (INTERCONNECT U37/Y cache_controller_U/cache_sram_dm_U/U494/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U492/Y cache_controller_U/cache_sram_dm_U/U493/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U564/Y cache_controller_U/cache_sram_dm_U/U492/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U551/Y cache_controller_U/cache_sram_dm_U/U491/A (0.000:0.000:0.000))
    (INTERCONNECT U3/Y cache_controller_U/cache_sram_dm_U/U491/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U343/Y cache_controller_U/cache_sram_dm_U/U490/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U51/Y cache_controller_U/cache_sram_dm_U/U490/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U473/Y cache_controller_U/cache_sram_dm_U/U489/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U332/Y cache_controller_U/cache_sram_dm_U/U489/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U341/Y cache_controller_U/cache_sram_dm_U/U488/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U480/Y cache_controller_U/cache_sram_dm_U/U488/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U478/Y cache_controller_U/cache_sram_dm_U/U487/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U340/Y cache_controller_U/cache_sram_dm_U/U487/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U339/Y cache_controller_U/cache_sram_dm_U/U486/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U477/Y cache_controller_U/cache_sram_dm_U/U486/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U476/Y cache_controller_U/cache_sram_dm_U/U485/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U304/Y cache_controller_U/cache_sram_dm_U/U485/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U221/Y cache_controller_U/cache_sram_dm_U/U484/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U613/Y cache_controller_U/cache_sram_dm_U/U484/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U220/Y cache_controller_U/cache_sram_dm_U/U484/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U512/Y cache_controller_U/cache_sram_dm_U/U484/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U471/Y cache_controller_U/cache_sram_dm_U/U483/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U328/Y cache_controller_U/cache_sram_dm_U/U483/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U472/Y cache_controller_U/cache_sram_dm_U/U482/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U329/Y cache_controller_U/cache_sram_dm_U/U482/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U333/Y cache_controller_U/cache_sram_dm_U/U481/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U475/Y cache_controller_U/cache_sram_dm_U/U481/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[54\]/Q cache_controller_U/cache_sram_dm_U/U480/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U642/Y cache_controller_U/cache_sram_dm_U/U480/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[54\]/Q cache_controller_U/cache_sram_dm_U/U480/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U649/Y cache_controller_U/cache_sram_dm_U/U480/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[55\]/Q cache_controller_U/cache_sram_dm_U/U479/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U116/Y cache_controller_U/cache_sram_dm_U/U479/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[55\]/Q cache_controller_U/cache_sram_dm_U/U479/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U105/Y cache_controller_U/cache_sram_dm_U/U479/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[47\]/Q cache_controller_U/cache_sram_dm_U/U478/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U635/Y cache_controller_U/cache_sram_dm_U/U478/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[47\]/Q cache_controller_U/cache_sram_dm_U/U478/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U67/Y cache_controller_U/cache_sram_dm_U/U478/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[56\]/Q cache_controller_U/cache_sram_dm_U/U477/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U292/Y cache_controller_U/cache_sram_dm_U/U477/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[56\]/Q cache_controller_U/cache_sram_dm_U/U477/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U627/Y cache_controller_U/cache_sram_dm_U/U477/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[39\]/Q cache_controller_U/cache_sram_dm_U/U476/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U135/Y cache_controller_U/cache_sram_dm_U/U476/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[39\]/Q cache_controller_U/cache_sram_dm_U/U476/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U67/Y cache_controller_U/cache_sram_dm_U/U476/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[93\]/Q cache_controller_U/cache_sram_dm_U/U475/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U160/Y cache_controller_U/cache_sram_dm_U/U475/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[93\]/Q cache_controller_U/cache_sram_dm_U/U475/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U78/Y cache_controller_U/cache_sram_dm_U/U475/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[88\]/Q cache_controller_U/cache_sram_dm_U/U474/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U135/Y cache_controller_U/cache_sram_dm_U/U474/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[88\]/Q cache_controller_U/cache_sram_dm_U/U474/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U71/Y cache_controller_U/cache_sram_dm_U/U474/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[74\]/Q cache_controller_U/cache_sram_dm_U/U473/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U635/Y cache_controller_U/cache_sram_dm_U/U473/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[74\]/Q cache_controller_U/cache_sram_dm_U/U473/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U66/Y cache_controller_U/cache_sram_dm_U/U473/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[52\]/Q cache_controller_U/cache_sram_dm_U/U472/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U135/Y cache_controller_U/cache_sram_dm_U/U472/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[52\]/Q cache_controller_U/cache_sram_dm_U/U472/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U69/Y cache_controller_U/cache_sram_dm_U/U472/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[55\]/Q cache_controller_U/cache_sram_dm_U/U471/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U217/Y cache_controller_U/cache_sram_dm_U/U471/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[55\]/Q cache_controller_U/cache_sram_dm_U/U471/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U70/Y cache_controller_U/cache_sram_dm_U/U471/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U223/Y cache_controller_U/cache_sram_dm_U/U470/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U162/Y cache_controller_U/cache_sram_dm_U/U470/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U224/Y cache_controller_U/cache_sram_dm_U/U470/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1184/Y cache_controller_U/cache_sram_dm_U/U470/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[56\]/Q cache_controller_U/cache_sram_dm_U/U469/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U60/Y cache_controller_U/cache_sram_dm_U/U469/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[56\]/Q cache_controller_U/cache_sram_dm_U/U469/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U107/Y cache_controller_U/cache_sram_dm_U/U469/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[52\]/Q cache_controller_U/cache_sram_dm_U/U468/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U99/Y cache_controller_U/cache_sram_dm_U/U468/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[52\]/Q cache_controller_U/cache_sram_dm_U/U468/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U104/Y cache_controller_U/cache_sram_dm_U/U468/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[47\]/Q cache_controller_U/cache_sram_dm_U/U467/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U119/Y cache_controller_U/cache_sram_dm_U/U467/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[47\]/Q cache_controller_U/cache_sram_dm_U/U467/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U105/Y cache_controller_U/cache_sram_dm_U/U467/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[93\]/Q cache_controller_U/cache_sram_dm_U/U466/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U119/Y cache_controller_U/cache_sram_dm_U/U466/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[93\]/Q cache_controller_U/cache_sram_dm_U/U466/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U105/Y cache_controller_U/cache_sram_dm_U/U466/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U29/Y cache_controller_U/cache_sram_dm_U/U465/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[95\]/Q cache_controller_U/cache_sram_dm_U/U464/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U118/Y cache_controller_U/cache_sram_dm_U/U464/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[95\]/Q cache_controller_U/cache_sram_dm_U/U464/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U105/Y cache_controller_U/cache_sram_dm_U/U464/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[39\]/Q cache_controller_U/cache_sram_dm_U/U463/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U99/Y cache_controller_U/cache_sram_dm_U/U463/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[39\]/Q cache_controller_U/cache_sram_dm_U/U463/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U157/Y cache_controller_U/cache_sram_dm_U/U463/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[74\]/Q cache_controller_U/cache_sram_dm_U/U462/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U100/Y cache_controller_U/cache_sram_dm_U/U462/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[74\]/Q cache_controller_U/cache_sram_dm_U/U462/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U109/Y cache_controller_U/cache_sram_dm_U/U462/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[88\]/Q cache_controller_U/cache_sram_dm_U/U461/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U98/Y cache_controller_U/cache_sram_dm_U/U461/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[88\]/Q cache_controller_U/cache_sram_dm_U/U461/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U288/Y cache_controller_U/cache_sram_dm_U/U461/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[54\]/Q cache_controller_U/cache_sram_dm_U/U460/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U96/Y cache_controller_U/cache_sram_dm_U/U460/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[54\]/Q cache_controller_U/cache_sram_dm_U/U460/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U286/Y cache_controller_U/cache_sram_dm_U/U460/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U306/Y cache_controller_U/cache_sram_dm_U/U459/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U457/Y cache_controller_U/cache_sram_dm_U/U458/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U554/Y cache_controller_U/cache_sram_dm_U/U458/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U451/Y cache_controller_U/cache_sram_dm_U/U457/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U553/Y cache_controller_U/cache_sram_dm_U/U457/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U449/Y cache_controller_U/cache_sram_dm_U/U456/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U456/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U412/Y cache_controller_U/cache_sram_dm_U/U455/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U455/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U382/Y cache_controller_U/cache_sram_dm_U/U454/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U553/Y cache_controller_U/cache_sram_dm_U/U454/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U427/Y cache_controller_U/cache_sram_dm_U/U453/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U453/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U74/Y cache_controller_U/cache_sram_dm_U/U452/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U554/Y cache_controller_U/cache_sram_dm_U/U452/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U455/Y cache_controller_U/cache_sram_dm_U/U451/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U451/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U453/Y cache_controller_U/cache_sram_dm_U/U450/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U553/Y cache_controller_U/cache_sram_dm_U/U450/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U448/Y cache_controller_U/cache_sram_dm_U/U449/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U449/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U442/Y cache_controller_U/cache_sram_dm_U/U448/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U448/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U440/Y cache_controller_U/cache_sram_dm_U/U447/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U447/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U432/Y cache_controller_U/cache_sram_dm_U/U446/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U554/Y cache_controller_U/cache_sram_dm_U/U446/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U430/Y cache_controller_U/cache_sram_dm_U/U445/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U554/Y cache_controller_U/cache_sram_dm_U/U445/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U428/Y cache_controller_U/cache_sram_dm_U/U444/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U444/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U422/Y cache_controller_U/cache_sram_dm_U/U443/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U443/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U416/Y cache_controller_U/cache_sram_dm_U/U442/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U553/Y cache_controller_U/cache_sram_dm_U/U442/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U410/Y cache_controller_U/cache_sram_dm_U/U441/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U441/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U398/Y cache_controller_U/cache_sram_dm_U/U440/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U553/Y cache_controller_U/cache_sram_dm_U/U440/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U396/Y cache_controller_U/cache_sram_dm_U/U439/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U439/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U392/Y cache_controller_U/cache_sram_dm_U/U438/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U553/Y cache_controller_U/cache_sram_dm_U/U438/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U390/Y cache_controller_U/cache_sram_dm_U/U437/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U554/Y cache_controller_U/cache_sram_dm_U/U437/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U386/Y cache_controller_U/cache_sram_dm_U/U436/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U436/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U380/Y cache_controller_U/cache_sram_dm_U/U435/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U553/Y cache_controller_U/cache_sram_dm_U/U435/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U364/Y cache_controller_U/cache_sram_dm_U/U434/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U434/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U360/Y cache_controller_U/cache_sram_dm_U/U433/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U433/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U127/Y cache_controller_U/cache_sram_dm_U/U432/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U432/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U269/Y cache_controller_U/cache_sram_dm_U/U431/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U431/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U268/Y cache_controller_U/cache_sram_dm_U/U430/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U554/Y cache_controller_U/cache_sram_dm_U/U430/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U446/Y cache_controller_U/cache_sram_dm_U/U429/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U554/Y cache_controller_U/cache_sram_dm_U/U429/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U280/Y cache_controller_U/cache_sram_dm_U/U428/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U554/Y cache_controller_U/cache_sram_dm_U/U428/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U444/Y cache_controller_U/cache_sram_dm_U/U427/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U553/Y cache_controller_U/cache_sram_dm_U/U427/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U279/Y cache_controller_U/cache_sram_dm_U/U426/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U553/Y cache_controller_U/cache_sram_dm_U/U426/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U278/Y cache_controller_U/cache_sram_dm_U/U425/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U425/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U438/Y cache_controller_U/cache_sram_dm_U/U424/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U554/Y cache_controller_U/cache_sram_dm_U/U424/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U267/Y cache_controller_U/cache_sram_dm_U/U423/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U553/Y cache_controller_U/cache_sram_dm_U/U423/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U436/Y cache_controller_U/cache_sram_dm_U/U422/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U553/Y cache_controller_U/cache_sram_dm_U/U422/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U434/Y cache_controller_U/cache_sram_dm_U/U421/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U421/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U266/Y cache_controller_U/cache_sram_dm_U/U420/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U553/Y cache_controller_U/cache_sram_dm_U/U420/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U273/Y cache_controller_U/cache_sram_dm_U/U419/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U419/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U272/Y cache_controller_U/cache_sram_dm_U/U418/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U418/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U7/Y cache_controller_U/cache_sram_dm_U/U417/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U417/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U425/Y cache_controller_U/cache_sram_dm_U/U416/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U416/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U420/Y cache_controller_U/cache_sram_dm_U/U415/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U554/Y cache_controller_U/cache_sram_dm_U/U415/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U418/Y cache_controller_U/cache_sram_dm_U/U414/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U553/Y cache_controller_U/cache_sram_dm_U/U414/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U414/Y cache_controller_U/cache_sram_dm_U/U413/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U413/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U264/Y cache_controller_U/cache_sram_dm_U/U412/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U412/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U408/Y cache_controller_U/cache_sram_dm_U/U411/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U411/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U475/Y cache_controller_U/cache_sram_dm_U/U410/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U554/Y cache_controller_U/cache_sram_dm_U/U410/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U406/Y cache_controller_U/cache_sram_dm_U/U409/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U554/Y cache_controller_U/cache_sram_dm_U/U409/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U404/Y cache_controller_U/cache_sram_dm_U/U408/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U553/Y cache_controller_U/cache_sram_dm_U/U408/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U402/Y cache_controller_U/cache_sram_dm_U/U407/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U407/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U400/Y cache_controller_U/cache_sram_dm_U/U406/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U554/Y cache_controller_U/cache_sram_dm_U/U406/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U394/Y cache_controller_U/cache_sram_dm_U/U405/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U405/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U262/Y cache_controller_U/cache_sram_dm_U/U404/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U404/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U388/Y cache_controller_U/cache_sram_dm_U/U403/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U403/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U384/Y cache_controller_U/cache_sram_dm_U/U402/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U402/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U378/Y cache_controller_U/cache_sram_dm_U/U401/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U401/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U376/Y cache_controller_U/cache_sram_dm_U/U400/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U554/Y cache_controller_U/cache_sram_dm_U/U400/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U374/Y cache_controller_U/cache_sram_dm_U/U399/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U554/Y cache_controller_U/cache_sram_dm_U/U399/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U261/Y cache_controller_U/cache_sram_dm_U/U398/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U554/Y cache_controller_U/cache_sram_dm_U/U398/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U372/Y cache_controller_U/cache_sram_dm_U/U397/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U397/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U370/Y cache_controller_U/cache_sram_dm_U/U396/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U553/Y cache_controller_U/cache_sram_dm_U/U396/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U271/Y cache_controller_U/cache_sram_dm_U/U395/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U553/Y cache_controller_U/cache_sram_dm_U/U395/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U368/Y cache_controller_U/cache_sram_dm_U/U394/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U394/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U366/Y cache_controller_U/cache_sram_dm_U/U393/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U393/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U362/Y cache_controller_U/cache_sram_dm_U/U392/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U553/Y cache_controller_U/cache_sram_dm_U/U392/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U277/Y cache_controller_U/cache_sram_dm_U/U391/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U553/Y cache_controller_U/cache_sram_dm_U/U391/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U358/Y cache_controller_U/cache_sram_dm_U/U390/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U554/Y cache_controller_U/cache_sram_dm_U/U390/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U263/Y cache_controller_U/cache_sram_dm_U/U389/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U554/Y cache_controller_U/cache_sram_dm_U/U389/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U76/Y cache_controller_U/cache_sram_dm_U/U388/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U388/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U281/Y cache_controller_U/cache_sram_dm_U/U387/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U553/Y cache_controller_U/cache_sram_dm_U/U387/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U270/Y cache_controller_U/cache_sram_dm_U/U386/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U553/Y cache_controller_U/cache_sram_dm_U/U386/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U356/Y cache_controller_U/cache_sram_dm_U/U385/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U385/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U354/Y cache_controller_U/cache_sram_dm_U/U384/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U554/Y cache_controller_U/cache_sram_dm_U/U384/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U332/Y cache_controller_U/cache_sram_dm_U/U383/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U383/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U329/Y cache_controller_U/cache_sram_dm_U/U382/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U382/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U327/Y cache_controller_U/cache_sram_dm_U/U381/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U553/Y cache_controller_U/cache_sram_dm_U/U381/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U297/Y cache_controller_U/cache_sram_dm_U/U380/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U553/Y cache_controller_U/cache_sram_dm_U/U380/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U330/Y cache_controller_U/cache_sram_dm_U/U379/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U379/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U307/Y cache_controller_U/cache_sram_dm_U/U378/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U554/Y cache_controller_U/cache_sram_dm_U/U378/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U315/Y cache_controller_U/cache_sram_dm_U/U377/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U377/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U305/Y cache_controller_U/cache_sram_dm_U/U376/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U376/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U304/Y cache_controller_U/cache_sram_dm_U/U375/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U375/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U303/Y cache_controller_U/cache_sram_dm_U/U374/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U553/Y cache_controller_U/cache_sram_dm_U/U374/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U313/Y cache_controller_U/cache_sram_dm_U/U373/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U554/Y cache_controller_U/cache_sram_dm_U/U373/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U311/Y cache_controller_U/cache_sram_dm_U/U372/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U372/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U285/Y cache_controller_U/cache_sram_dm_U/U371/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U371/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U309/Y cache_controller_U/cache_sram_dm_U/U370/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U370/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U323/Y cache_controller_U/cache_sram_dm_U/U369/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U369/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U283/Y cache_controller_U/cache_sram_dm_U/U368/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U554/Y cache_controller_U/cache_sram_dm_U/U368/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U325/Y cache_controller_U/cache_sram_dm_U/U367/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U367/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U319/Y cache_controller_U/cache_sram_dm_U/U366/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U366/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U321/Y cache_controller_U/cache_sram_dm_U/U365/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U553/Y cache_controller_U/cache_sram_dm_U/U365/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U317/Y cache_controller_U/cache_sram_dm_U/U364/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U364/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U237/Y cache_controller_U/cache_sram_dm_U/U363/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U363/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U239/Y cache_controller_U/cache_sram_dm_U/U362/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U362/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[25] cache_controller_U/cache_sram_dm_U/U361/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U553/Y cache_controller_U/cache_sram_dm_U/U361/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[26] cache_controller_U/cache_sram_dm_U/U360/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U554/Y cache_controller_U/cache_sram_dm_U/U360/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[21] cache_controller_U/cache_sram_dm_U/U359/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U554/Y cache_controller_U/cache_sram_dm_U/U359/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[23] cache_controller_U/cache_sram_dm_U/U358/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U554/Y cache_controller_U/cache_sram_dm_U/U358/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[22] cache_controller_U/cache_sram_dm_U/U354/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U354/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[24] cache_controller_U/cache_sram_dm_U/U353/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U353/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U352/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[29] cache_controller_U/cache_sram_dm_U/U351/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U351/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[28] cache_controller_U/cache_sram_dm_U/U350/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U350/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[27] cache_controller_U/cache_sram_dm_U/U348/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U348/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[20] cache_controller_U/cache_sram_dm_U/U345/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U459/Y cache_controller_U/cache_sram_dm_U/U345/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U236/Y cache_controller_U/cache_sram_dm_U/U344/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[95\]/Q cache_controller_U/cache_sram_dm_U/U343/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U316/Y cache_controller_U/cache_sram_dm_U/U343/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[95\]/Q cache_controller_U/cache_sram_dm_U/U343/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U68/Y cache_controller_U/cache_sram_dm_U/U343/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[54\]/Q cache_controller_U/cache_sram_dm_U/U341/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U316/Y cache_controller_U/cache_sram_dm_U/U341/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[54\]/Q cache_controller_U/cache_sram_dm_U/U341/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U71/Y cache_controller_U/cache_sram_dm_U/U341/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[47\]/Q cache_controller_U/cache_sram_dm_U/U340/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U337/Y cache_controller_U/cache_sram_dm_U/U340/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[47\]/Q cache_controller_U/cache_sram_dm_U/U340/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U78/Y cache_controller_U/cache_sram_dm_U/U340/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[56\]/Q cache_controller_U/cache_sram_dm_U/U339/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U135/Y cache_controller_U/cache_sram_dm_U/U339/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[56\]/Q cache_controller_U/cache_sram_dm_U/U339/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U69/Y cache_controller_U/cache_sram_dm_U/U339/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U74/Y cache_controller_U/cache_sram_dm_U/U338/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U74/Y cache_controller_U/cache_sram_dm_U/U337/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U462/Y cache_controller_U/cache_sram_dm_U/U335/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U308/Y cache_controller_U/cache_sram_dm_U/U335/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U312/Y cache_controller_U/cache_sram_dm_U/U334/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U464/Y cache_controller_U/cache_sram_dm_U/U334/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[93\]/Q cache_controller_U/cache_sram_dm_U/U333/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U217/Y cache_controller_U/cache_sram_dm_U/U333/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[93\]/Q cache_controller_U/cache_sram_dm_U/U333/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U68/Y cache_controller_U/cache_sram_dm_U/U333/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[74\]/Q cache_controller_U/cache_sram_dm_U/U332/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U160/Y cache_controller_U/cache_sram_dm_U/U332/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[74\]/Q cache_controller_U/cache_sram_dm_U/U332/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U33/Y cache_controller_U/cache_sram_dm_U/U332/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[52\]/Q cache_controller_U/cache_sram_dm_U/U329/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U302/Y cache_controller_U/cache_sram_dm_U/U329/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[52\]/Q cache_controller_U/cache_sram_dm_U/U329/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U608/Y cache_controller_U/cache_sram_dm_U/U329/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[55\]/Q cache_controller_U/cache_sram_dm_U/U328/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U338/Y cache_controller_U/cache_sram_dm_U/U328/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[55\]/Q cache_controller_U/cache_sram_dm_U/U328/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U33/Y cache_controller_U/cache_sram_dm_U/U328/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U313/Y cache_controller_U/cache_sram_dm_U/U327/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U469/Y cache_controller_U/cache_sram_dm_U/U327/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U533/Y cache_controller_U/cache_sram_dm_U/U326/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U463/Y cache_controller_U/cache_sram_dm_U/U325/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U310/Y cache_controller_U/cache_sram_dm_U/U325/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U461/Y cache_controller_U/cache_sram_dm_U/U324/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U309/Y cache_controller_U/cache_sram_dm_U/U324/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U468/Y cache_controller_U/cache_sram_dm_U/U323/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U315/Y cache_controller_U/cache_sram_dm_U/U323/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U460/Y cache_controller_U/cache_sram_dm_U/U322/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U307/Y cache_controller_U/cache_sram_dm_U/U322/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U314/Y cache_controller_U/cache_sram_dm_U/U321/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U467/Y cache_controller_U/cache_sram_dm_U/U321/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U318/Y cache_controller_U/cache_sram_dm_U/U320/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U479/Y cache_controller_U/cache_sram_dm_U/U320/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[88\]/Q cache_controller_U/cache_sram_dm_U/U319/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U337/Y cache_controller_U/cache_sram_dm_U/U319/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[88\]/Q cache_controller_U/cache_sram_dm_U/U319/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U608/Y cache_controller_U/cache_sram_dm_U/U319/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[55\]/Q cache_controller_U/cache_sram_dm_U/U318/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U96/Y cache_controller_U/cache_sram_dm_U/U318/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[55\]/Q cache_controller_U/cache_sram_dm_U/U318/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U580/Y cache_controller_U/cache_sram_dm_U/U318/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U298/Y cache_controller_U/cache_sram_dm_U/U317/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U137/Y cache_controller_U/cache_sram_dm_U/U316/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[52\]/Q cache_controller_U/cache_sram_dm_U/U315/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U118/Y cache_controller_U/cache_sram_dm_U/U315/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[52\]/Q cache_controller_U/cache_sram_dm_U/U315/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U87/Y cache_controller_U/cache_sram_dm_U/U315/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[47\]/Q cache_controller_U/cache_sram_dm_U/U314/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U96/Y cache_controller_U/cache_sram_dm_U/U314/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[47\]/Q cache_controller_U/cache_sram_dm_U/U314/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U91/Y cache_controller_U/cache_sram_dm_U/U314/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[56\]/Q cache_controller_U/cache_sram_dm_U/U313/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U97/Y cache_controller_U/cache_sram_dm_U/U313/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[56\]/Q cache_controller_U/cache_sram_dm_U/U313/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U156/Y cache_controller_U/cache_sram_dm_U/U313/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[95\]/Q cache_controller_U/cache_sram_dm_U/U312/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U97/Y cache_controller_U/cache_sram_dm_U/U312/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[95\]/Q cache_controller_U/cache_sram_dm_U/U312/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U288/Y cache_controller_U/cache_sram_dm_U/U312/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[93\]/Q cache_controller_U/cache_sram_dm_U/U311/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U95/Y cache_controller_U/cache_sram_dm_U/U311/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[93\]/Q cache_controller_U/cache_sram_dm_U/U311/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U156/Y cache_controller_U/cache_sram_dm_U/U311/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[39\]/Q cache_controller_U/cache_sram_dm_U/U310/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U60/Y cache_controller_U/cache_sram_dm_U/U310/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[39\]/Q cache_controller_U/cache_sram_dm_U/U310/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U105/Y cache_controller_U/cache_sram_dm_U/U310/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[88\]/Q cache_controller_U/cache_sram_dm_U/U309/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U60/Y cache_controller_U/cache_sram_dm_U/U309/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[88\]/Q cache_controller_U/cache_sram_dm_U/U309/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U31/Y cache_controller_U/cache_sram_dm_U/U309/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[74\]/Q cache_controller_U/cache_sram_dm_U/U308/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U60/Y cache_controller_U/cache_sram_dm_U/U308/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[74\]/Q cache_controller_U/cache_sram_dm_U/U308/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U32/Y cache_controller_U/cache_sram_dm_U/U308/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[54\]/Q cache_controller_U/cache_sram_dm_U/U307/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U119/Y cache_controller_U/cache_sram_dm_U/U307/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[54\]/Q cache_controller_U/cache_sram_dm_U/U307/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U31/Y cache_controller_U/cache_sram_dm_U/U307/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U619/Y cache_controller_U/cache_sram_dm_U/U306/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U236/Y cache_controller_U/cache_sram_dm_U/U305/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[39\]/Q cache_controller_U/cache_sram_dm_U/U304/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U337/Y cache_controller_U/cache_sram_dm_U/U304/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[39\]/Q cache_controller_U/cache_sram_dm_U/U304/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U33/Y cache_controller_U/cache_sram_dm_U/U304/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U74/Y cache_controller_U/cache_sram_dm_U/U303/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U74/Y cache_controller_U/cache_sram_dm_U/U302/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U74/Y cache_controller_U/cache_sram_dm_U/U301/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U294/Y cache_controller_U/cache_sram_dm_U/U300/A (0.000:0.000:0.000))
    (INTERCONNECT U37/Y cache_controller_U/cache_sram_dm_U/U299/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U650/Y cache_controller_U/cache_sram_dm_U/U298/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U165/Y cache_controller_U/cache_sram_dm_U/U297/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[151\]/Q cache_controller_U/cache_sram_dm_U/U296/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U303/Y cache_controller_U/cache_sram_dm_U/U296/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[151\]/Q cache_controller_U/cache_sram_dm_U/U296/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U649/Y cache_controller_U/cache_sram_dm_U/U296/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U585/Y cache_controller_U/cache_sram_dm_U/U295/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U295/Y cache_controller_U/cache_sram_dm_U/U294/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1228/Y cache_controller_U/cache_sram_dm_U/U293/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U546/Y cache_controller_U/cache_sram_dm_U/U293/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U603/Y cache_controller_U/cache_sram_dm_U/U293/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1183/Y cache_controller_U/cache_sram_dm_U/U293/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U74/Y cache_controller_U/cache_sram_dm_U/U292/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[146\]/Q cache_controller_U/cache_sram_dm_U/U291/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U217/Y cache_controller_U/cache_sram_dm_U/U291/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[146\]/Q cache_controller_U/cache_sram_dm_U/U291/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U68/Y cache_controller_U/cache_sram_dm_U/U291/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U470/Y cache_controller_U/cache_sram_dm_U/U290/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[17] cache_controller_U/cache_sram_dm_U/U290/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U533/Y cache_controller_U/cache_sram_dm_U/U289/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U289/Y cache_controller_U/cache_sram_dm_U/U288/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U106/Y cache_controller_U/cache_sram_dm_U/U287/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U558/Y cache_controller_U/cache_sram_dm_U/U286/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U27/Y cache_controller_U/cache_sram_dm_U/U285/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U297/Y cache_controller_U/cache_sram_dm_U/U284/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U284/Y cache_controller_U/cache_sram_dm_U/U283/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U155/Y cache_controller_U/cache_sram_dm_U/U282/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U155/Y cache_controller_U/cache_sram_dm_U/U281/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U28/Y cache_controller_U/cache_sram_dm_U/U280/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U28/Y cache_controller_U/cache_sram_dm_U/U279/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U237/Y cache_controller_U/cache_sram_dm_U/U278/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U663/Y cache_controller_U/cache_sram_dm_U/U277/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U277/Y cache_controller_U/cache_sram_dm_U/U276/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U237/Y cache_controller_U/cache_sram_dm_U/U275/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U14/Y cache_controller_U/cache_sram_dm_U/U274/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U27/Y cache_controller_U/cache_sram_dm_U/U273/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U235/Y cache_controller_U/cache_sram_dm_U/U272/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U235/Y cache_controller_U/cache_sram_dm_U/U271/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U645/Y cache_controller_U/cache_sram_dm_U/U270/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U540/Y cache_controller_U/cache_sram_dm_U/U270/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U40/Y cache_controller_U/cache_sram_dm_U/U270/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1181/Y cache_controller_U/cache_sram_dm_U/U270/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U270/Y cache_controller_U/cache_sram_dm_U/U269/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1178/Y cache_controller_U/cache_sram_dm_U/U268/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U502/Y cache_controller_U/cache_sram_dm_U/U268/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U594/Y cache_controller_U/cache_sram_dm_U/U268/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1179/Y cache_controller_U/cache_sram_dm_U/U268/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1158/Y cache_controller_U/cache_sram_dm_U/U267/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1159/Y cache_controller_U/cache_sram_dm_U/U267/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U521/Y cache_controller_U/cache_sram_dm_U/U267/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1160/Y cache_controller_U/cache_sram_dm_U/U267/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[111\]/Q cache_controller_U/cache_sram_dm_U/U266/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U135/Y cache_controller_U/cache_sram_dm_U/U266/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[111\]/Q cache_controller_U/cache_sram_dm_U/U266/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U69/Y cache_controller_U/cache_sram_dm_U/U266/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1137/Y cache_controller_U/cache_sram_dm_U/U265/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U538/Y cache_controller_U/cache_sram_dm_U/U265/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U773/Y cache_controller_U/cache_sram_dm_U/U265/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U266/Y cache_controller_U/cache_sram_dm_U/U265/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U265/Y cache_controller_U/cache_sram_dm_U/U264/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1121/Y cache_controller_U/cache_sram_dm_U/U263/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U539/Y cache_controller_U/cache_sram_dm_U/U263/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U81/Y cache_controller_U/cache_sram_dm_U/U263/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1122/Y cache_controller_U/cache_sram_dm_U/U263/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U263/Y cache_controller_U/cache_sram_dm_U/U262/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1106/Y cache_controller_U/cache_sram_dm_U/U261/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U568/Y cache_controller_U/cache_sram_dm_U/U261/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U43/Y cache_controller_U/cache_sram_dm_U/U261/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1107/Y cache_controller_U/cache_sram_dm_U/U261/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1101/Y cache_controller_U/cache_sram_dm_U/U260/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1102/Y cache_controller_U/cache_sram_dm_U/U260/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1103/Y cache_controller_U/cache_sram_dm_U/U260/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1104/Y cache_controller_U/cache_sram_dm_U/U260/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U260/Y cache_controller_U/cache_sram_dm_U/U259/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[96\]/Q cache_controller_U/cache_sram_dm_U/U258/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U217/Y cache_controller_U/cache_sram_dm_U/U258/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[96\]/Q cache_controller_U/cache_sram_dm_U/U258/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U69/Y cache_controller_U/cache_sram_dm_U/U258/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1093/Y cache_controller_U/cache_sram_dm_U/U257/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1094/Y cache_controller_U/cache_sram_dm_U/U257/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U46/Y cache_controller_U/cache_sram_dm_U/U257/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U258/Y cache_controller_U/cache_sram_dm_U/U257/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U682/Y cache_controller_U/cache_sram_dm_U/U256/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U481/Y cache_controller_U/cache_sram_dm_U/U255/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U256/Y cache_controller_U/cache_sram_dm_U/U255/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U255/Y cache_controller_U/cache_sram_dm_U/U254/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1072/Y cache_controller_U/cache_sram_dm_U/U253/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1073/Y cache_controller_U/cache_sram_dm_U/U253/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1074/Y cache_controller_U/cache_sram_dm_U/U253/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1075/Y cache_controller_U/cache_sram_dm_U/U253/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U253/Y cache_controller_U/cache_sram_dm_U/U252/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1069/Y cache_controller_U/cache_sram_dm_U/U251/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U541/Y cache_controller_U/cache_sram_dm_U/U251/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1070/Y cache_controller_U/cache_sram_dm_U/U251/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1071/Y cache_controller_U/cache_sram_dm_U/U251/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1066/Y cache_controller_U/cache_sram_dm_U/U250/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1067/Y cache_controller_U/cache_sram_dm_U/U250/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U775/Y cache_controller_U/cache_sram_dm_U/U250/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1068/Y cache_controller_U/cache_sram_dm_U/U250/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U250/Y cache_controller_U/cache_sram_dm_U/U249/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U128/Y cache_controller_U/cache_sram_dm_U/U248/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1025/Y cache_controller_U/cache_sram_dm_U/U248/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1026/Y cache_controller_U/cache_sram_dm_U/U248/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1027/Y cache_controller_U/cache_sram_dm_U/U248/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U248/Y cache_controller_U/cache_sram_dm_U/U247/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1013/Y cache_controller_U/cache_sram_dm_U/U246/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1014/Y cache_controller_U/cache_sram_dm_U/U246/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U42/Y cache_controller_U/cache_sram_dm_U/U246/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1015/Y cache_controller_U/cache_sram_dm_U/U246/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1007/Y cache_controller_U/cache_sram_dm_U/U245/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U506/Y cache_controller_U/cache_sram_dm_U/U245/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U47/Y cache_controller_U/cache_sram_dm_U/U245/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1008/Y cache_controller_U/cache_sram_dm_U/U245/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U245/Y cache_controller_U/cache_sram_dm_U/U244/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U996/Y cache_controller_U/cache_sram_dm_U/U243/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U997/Y cache_controller_U/cache_sram_dm_U/U243/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U998/Y cache_controller_U/cache_sram_dm_U/U243/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U999/Y cache_controller_U/cache_sram_dm_U/U243/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U971/Y cache_controller_U/cache_sram_dm_U/U242/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U504/Y cache_controller_U/cache_sram_dm_U/U242/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1202/Y cache_controller_U/cache_sram_dm_U/U242/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U972/Y cache_controller_U/cache_sram_dm_U/U242/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U485/Y cache_controller_U/cache_sram_dm_U/U241/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U325/Y cache_controller_U/cache_sram_dm_U/U241/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U241/Y cache_controller_U/cache_sram_dm_U/U240/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U852/Y cache_controller_U/cache_sram_dm_U/U239/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U853/Y cache_controller_U/cache_sram_dm_U/U239/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U528/Y cache_controller_U/cache_sram_dm_U/U239/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U854/Y cache_controller_U/cache_sram_dm_U/U239/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U163/Y cache_controller_U/cache_sram_dm_U/U238/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U15/Y cache_controller_U/cache_sram_dm_U/U237/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U659/Y cache_controller_U/cache_sram_dm_U/U236/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U499/Y cache_controller_U/cache_sram_dm_U/U235/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[152\]/Q cache_controller_U/cache_sram_dm_U/U234/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U160/Y cache_controller_U/cache_sram_dm_U/U234/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[152\]/Q cache_controller_U/cache_sram_dm_U/U234/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U627/Y cache_controller_U/cache_sram_dm_U/U234/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[149\]/Q cache_controller_U/cache_sram_dm_U/U233/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U62/Y cache_controller_U/cache_sram_dm_U/U233/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[149\]/Q cache_controller_U/cache_sram_dm_U/U233/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U33/Y cache_controller_U/cache_sram_dm_U/U233/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U641/Y cache_controller_U/cache_sram_dm_U/U232/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1188/Y cache_controller_U/cache_sram_dm_U/U232/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U233/Y cache_controller_U/cache_sram_dm_U/U232/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1189/Y cache_controller_U/cache_sram_dm_U/U232/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[148\]/Q cache_controller_U/cache_sram_dm_U/U231/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U338/Y cache_controller_U/cache_sram_dm_U/U231/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[148\]/Q cache_controller_U/cache_sram_dm_U/U231/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U627/Y cache_controller_U/cache_sram_dm_U/U231/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[147\]/Q cache_controller_U/cache_sram_dm_U/U230/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U117/Y cache_controller_U/cache_sram_dm_U/U230/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[147\]/Q cache_controller_U/cache_sram_dm_U/U230/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U88/Y cache_controller_U/cache_sram_dm_U/U230/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[147\]/Q cache_controller_U/cache_sram_dm_U/U229/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U302/Y cache_controller_U/cache_sram_dm_U/U229/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[147\]/Q cache_controller_U/cache_sram_dm_U/U229/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U33/Y cache_controller_U/cache_sram_dm_U/U229/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[146\]/Q cache_controller_U/cache_sram_dm_U/U228/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U102/Y cache_controller_U/cache_sram_dm_U/U228/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[146\]/Q cache_controller_U/cache_sram_dm_U/U228/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U156/Y cache_controller_U/cache_sram_dm_U/U228/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[144\]/Q cache_controller_U/cache_sram_dm_U/U227/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U301/Y cache_controller_U/cache_sram_dm_U/U227/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[144\]/Q cache_controller_U/cache_sram_dm_U/U227/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U608/Y cache_controller_U/cache_sram_dm_U/U227/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[141\]/Q cache_controller_U/cache_sram_dm_U/U226/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U302/Y cache_controller_U/cache_sram_dm_U/U226/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[141\]/Q cache_controller_U/cache_sram_dm_U/U226/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U627/Y cache_controller_U/cache_sram_dm_U/U226/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[141\]/Q cache_controller_U/cache_sram_dm_U/U225/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U116/Y cache_controller_U/cache_sram_dm_U/U225/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[141\]/Q cache_controller_U/cache_sram_dm_U/U225/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U287/Y cache_controller_U/cache_sram_dm_U/U225/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[140\]/Q cache_controller_U/cache_sram_dm_U/U224/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U159/Y cache_controller_U/cache_sram_dm_U/U224/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[140\]/Q cache_controller_U/cache_sram_dm_U/U224/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U627/Y cache_controller_U/cache_sram_dm_U/U224/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[140\]/Q cache_controller_U/cache_sram_dm_U/U223/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U118/Y cache_controller_U/cache_sram_dm_U/U223/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[140\]/Q cache_controller_U/cache_sram_dm_U/U223/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U287/Y cache_controller_U/cache_sram_dm_U/U223/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1229/Y cache_controller_U/cache_sram_dm_U/U222/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U56/Y cache_controller_U/cache_sram_dm_U/U222/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U651/Y cache_controller_U/cache_sram_dm_U/U222/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U132/Y cache_controller_U/cache_sram_dm_U/U222/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[134\]/Q cache_controller_U/cache_sram_dm_U/U221/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U316/Y cache_controller_U/cache_sram_dm_U/U221/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[134\]/Q cache_controller_U/cache_sram_dm_U/U221/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U70/Y cache_controller_U/cache_sram_dm_U/U221/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[134\]/Q cache_controller_U/cache_sram_dm_U/U220/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U118/Y cache_controller_U/cache_sram_dm_U/U220/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[134\]/Q cache_controller_U/cache_sram_dm_U/U220/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U161/Y cache_controller_U/cache_sram_dm_U/U220/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U655/Y cache_controller_U/cache_sram_dm_U/U219/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1223/Y cache_controller_U/cache_sram_dm_U/U219/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1222/Y cache_controller_U/cache_sram_dm_U/U219/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U639/Y cache_controller_U/cache_sram_dm_U/U219/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U562/Y cache_controller_U/cache_sram_dm_U/U218/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U537/Y cache_controller_U/cache_sram_dm_U/U218/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U605/Y cache_controller_U/cache_sram_dm_U/U218/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U723/Y cache_controller_U/cache_sram_dm_U/U218/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U137/Y cache_controller_U/cache_sram_dm_U/U217/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[26\]/Q cache_controller_U/cache_sram_dm_U/U216/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U135/Y cache_controller_U/cache_sram_dm_U/U216/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[26\]/Q cache_controller_U/cache_sram_dm_U/U216/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U68/Y cache_controller_U/cache_sram_dm_U/U216/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U615/Y cache_controller_U/cache_sram_dm_U/U215/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[22] cache_controller_U/cache_sram_dm_U/U215/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U151/Y cache_controller_U/cache_sram_dm_U/U214/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[14] cache_controller_U/cache_sram_dm_U/U214/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U630/Y cache_controller_U/cache_sram_dm_U/U213/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U299/Y cache_controller_U/cache_sram_dm_U/U212/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U491/Y cache_controller_U/cache_sram_dm_U/U212/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U210/Y cache_controller_U/cache_sram_dm_U/U211/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U552/Y cache_controller_U/cache_sram_dm_U/U210/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1149/Y cache_controller_U/cache_sram_dm_U/U209/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1150/Y cache_controller_U/cache_sram_dm_U/U209/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1151/Y cache_controller_U/cache_sram_dm_U/U209/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1152/Y cache_controller_U/cache_sram_dm_U/U209/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1138/Y cache_controller_U/cache_sram_dm_U/U208/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1139/Y cache_controller_U/cache_sram_dm_U/U208/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1140/Y cache_controller_U/cache_sram_dm_U/U208/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1141/Y cache_controller_U/cache_sram_dm_U/U208/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U208/Y cache_controller_U/cache_sram_dm_U/U207/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U124/Y cache_controller_U/cache_sram_dm_U/U206/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1128/Y cache_controller_U/cache_sram_dm_U/U206/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U520/Y cache_controller_U/cache_sram_dm_U/U206/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1129/Y cache_controller_U/cache_sram_dm_U/U206/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1113/Y cache_controller_U/cache_sram_dm_U/U205/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1114/Y cache_controller_U/cache_sram_dm_U/U205/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1115/Y cache_controller_U/cache_sram_dm_U/U205/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1116/Y cache_controller_U/cache_sram_dm_U/U205/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1095/Y cache_controller_U/cache_sram_dm_U/U204/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U542/Y cache_controller_U/cache_sram_dm_U/U204/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1096/Y cache_controller_U/cache_sram_dm_U/U204/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1097/Y cache_controller_U/cache_sram_dm_U/U204/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U474/Y cache_controller_U/cache_sram_dm_U/U203/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U319/Y cache_controller_U/cache_sram_dm_U/U203/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U203/Y cache_controller_U/cache_sram_dm_U/U202/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U324/Y cache_controller_U/cache_sram_dm_U/U202/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U202/Y cache_controller_U/cache_sram_dm_U/U201/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[84\]/Q cache_controller_U/cache_sram_dm_U/U200/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U635/Y cache_controller_U/cache_sram_dm_U/U200/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[84\]/Q cache_controller_U/cache_sram_dm_U/U200/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U66/Y cache_controller_U/cache_sram_dm_U/U200/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1061/Y cache_controller_U/cache_sram_dm_U/U199/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1062/Y cache_controller_U/cache_sram_dm_U/U199/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1063/Y cache_controller_U/cache_sram_dm_U/U199/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U200/Y cache_controller_U/cache_sram_dm_U/U199/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U199/Y cache_controller_U/cache_sram_dm_U/U198/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1057/Y cache_controller_U/cache_sram_dm_U/U197/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1058/Y cache_controller_U/cache_sram_dm_U/U197/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1059/Y cache_controller_U/cache_sram_dm_U/U197/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1060/Y cache_controller_U/cache_sram_dm_U/U197/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[80\]/Q cache_controller_U/cache_sram_dm_U/U196/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U135/Y cache_controller_U/cache_sram_dm_U/U196/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[80\]/Q cache_controller_U/cache_sram_dm_U/U196/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U71/Y cache_controller_U/cache_sram_dm_U/U196/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1050/Y cache_controller_U/cache_sram_dm_U/U195/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U567/Y cache_controller_U/cache_sram_dm_U/U195/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U519/Y cache_controller_U/cache_sram_dm_U/U195/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U196/Y cache_controller_U/cache_sram_dm_U/U195/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U195/Y cache_controller_U/cache_sram_dm_U/U194/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[78\]/Q cache_controller_U/cache_sram_dm_U/U193/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U316/Y cache_controller_U/cache_sram_dm_U/U193/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[78\]/Q cache_controller_U/cache_sram_dm_U/U193/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U66/Y cache_controller_U/cache_sram_dm_U/U193/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1044/Y cache_controller_U/cache_sram_dm_U/U192/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1045/Y cache_controller_U/cache_sram_dm_U/U192/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U52/Y cache_controller_U/cache_sram_dm_U/U192/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U193/Y cache_controller_U/cache_sram_dm_U/U192/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U192/Y cache_controller_U/cache_sram_dm_U/U191/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U774/Y cache_controller_U/cache_sram_dm_U/U190/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1038/Y cache_controller_U/cache_sram_dm_U/U190/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U791/Y cache_controller_U/cache_sram_dm_U/U190/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1039/Y cache_controller_U/cache_sram_dm_U/U190/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U190/Y cache_controller_U/cache_sram_dm_U/U189/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U548/Y cache_controller_U/cache_sram_dm_U/U188/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1028/Y cache_controller_U/cache_sram_dm_U/U187/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1029/Y cache_controller_U/cache_sram_dm_U/U187/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1030/Y cache_controller_U/cache_sram_dm_U/U187/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1031/Y cache_controller_U/cache_sram_dm_U/U187/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1021/Y cache_controller_U/cache_sram_dm_U/U186/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1022/Y cache_controller_U/cache_sram_dm_U/U186/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1023/Y cache_controller_U/cache_sram_dm_U/U186/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1024/Y cache_controller_U/cache_sram_dm_U/U186/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1016/Y cache_controller_U/cache_sram_dm_U/U185/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1017/Y cache_controller_U/cache_sram_dm_U/U185/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1018/Y cache_controller_U/cache_sram_dm_U/U185/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1019/Y cache_controller_U/cache_sram_dm_U/U185/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U185/Y cache_controller_U/cache_sram_dm_U/U184/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U644/Y cache_controller_U/cache_sram_dm_U/U183/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1009/Y cache_controller_U/cache_sram_dm_U/U183/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U596/Y cache_controller_U/cache_sram_dm_U/U183/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1010/Y cache_controller_U/cache_sram_dm_U/U183/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U994/Y cache_controller_U/cache_sram_dm_U/U182/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U503/Y cache_controller_U/cache_sram_dm_U/U182/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U595/Y cache_controller_U/cache_sram_dm_U/U182/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U995/Y cache_controller_U/cache_sram_dm_U/U182/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U182/Y cache_controller_U/cache_sram_dm_U/U181/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U486/Y cache_controller_U/cache_sram_dm_U/U180/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U327/Y cache_controller_U/cache_sram_dm_U/U180/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U180/Y cache_controller_U/cache_sram_dm_U/U179/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U483/Y cache_controller_U/cache_sram_dm_U/U178/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U320/Y cache_controller_U/cache_sram_dm_U/U178/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U178/Y cache_controller_U/cache_sram_dm_U/U177/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[51\]/Q cache_controller_U/cache_sram_dm_U/U176/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U635/Y cache_controller_U/cache_sram_dm_U/U176/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[51\]/Q cache_controller_U/cache_sram_dm_U/U176/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U68/Y cache_controller_U/cache_sram_dm_U/U176/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U984/Y cache_controller_U/cache_sram_dm_U/U175/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U569/Y cache_controller_U/cache_sram_dm_U/U175/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U771/Y cache_controller_U/cache_sram_dm_U/U175/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U176/Y cache_controller_U/cache_sram_dm_U/U175/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U175/Y cache_controller_U/cache_sram_dm_U/U174/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U127/Y cache_controller_U/cache_sram_dm_U/U173/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U978/Y cache_controller_U/cache_sram_dm_U/U173/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U979/Y cache_controller_U/cache_sram_dm_U/U173/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U980/Y cache_controller_U/cache_sram_dm_U/U173/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U959/Y cache_controller_U/cache_sram_dm_U/U172/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U960/Y cache_controller_U/cache_sram_dm_U/U172/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U961/Y cache_controller_U/cache_sram_dm_U/U172/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U962/Y cache_controller_U/cache_sram_dm_U/U172/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U126/Y cache_controller_U/cache_sram_dm_U/U171/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U505/Y cache_controller_U/cache_sram_dm_U/U171/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U597/Y cache_controller_U/cache_sram_dm_U/U171/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U951/Y cache_controller_U/cache_sram_dm_U/U171/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U171/Y cache_controller_U/cache_sram_dm_U/U170/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U884/Y cache_controller_U/cache_sram_dm_U/U169/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U885/Y cache_controller_U/cache_sram_dm_U/U169/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U886/Y cache_controller_U/cache_sram_dm_U/U169/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U887/Y cache_controller_U/cache_sram_dm_U/U169/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U878/Y cache_controller_U/cache_sram_dm_U/U168/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U570/Y cache_controller_U/cache_sram_dm_U/U168/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U524/Y cache_controller_U/cache_sram_dm_U/U168/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U879/Y cache_controller_U/cache_sram_dm_U/U168/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[9\]/Q cache_controller_U/cache_sram_dm_U/U167/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U97/Y cache_controller_U/cache_sram_dm_U/U167/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[9\]/Q cache_controller_U/cache_sram_dm_U/U167/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U104/Y cache_controller_U/cache_sram_dm_U/U167/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U862/Y cache_controller_U/cache_sram_dm_U/U166/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U863/Y cache_controller_U/cache_sram_dm_U/U166/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U864/Y cache_controller_U/cache_sram_dm_U/U166/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U865/Y cache_controller_U/cache_sram_dm_U/U166/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1258/Y cache_controller_U/cache_sram_dm_U/U165/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[141\]/Q cache_controller_U/cache_sram_dm_U/U164/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U67/Y cache_controller_U/cache_sram_dm_U/U164/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[140\]/Q cache_controller_U/cache_sram_dm_U/U162/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U99/Y cache_controller_U/cache_sram_dm_U/U162/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[140\]/Q cache_controller_U/cache_sram_dm_U/U162/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U90/Y cache_controller_U/cache_sram_dm_U/U162/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U29/Y cache_controller_U/cache_sram_dm_U/U161/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U300/Y cache_controller_U/cache_sram_dm_U/U160/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U585/Y cache_controller_U/cache_sram_dm_U/U159/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U74/Y cache_controller_U/cache_sram_dm_U/U158/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U547/Y cache_controller_U/cache_sram_dm_U/U157/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U547/Y cache_controller_U/cache_sram_dm_U/U156/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U111/Y cache_controller_U/cache_sram_dm_U/U155/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[136\]/Q cache_controller_U/cache_sram_dm_U/U154/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U217/Y cache_controller_U/cache_sram_dm_U/U154/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[136\]/Q cache_controller_U/cache_sram_dm_U/U154/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U67/Y cache_controller_U/cache_sram_dm_U/U154/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U656/Y cache_controller_U/cache_sram_dm_U/U153/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U626/Y cache_controller_U/cache_sram_dm_U/U153/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1182/Y cache_controller_U/cache_sram_dm_U/U153/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U154/Y cache_controller_U/cache_sram_dm_U/U153/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[137\]/Q cache_controller_U/cache_sram_dm_U/U152/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U217/Y cache_controller_U/cache_sram_dm_U/U152/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[137\]/Q cache_controller_U/cache_sram_dm_U/U152/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U68/Y cache_controller_U/cache_sram_dm_U/U152/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U563/Y cache_controller_U/cache_sram_dm_U/U151/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U556/Y cache_controller_U/cache_sram_dm_U/U151/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U63/Y cache_controller_U/cache_sram_dm_U/U151/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U152/Y cache_controller_U/cache_sram_dm_U/U151/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[135\]/Q cache_controller_U/cache_sram_dm_U/U150/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U135/Y cache_controller_U/cache_sram_dm_U/U150/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[135\]/Q cache_controller_U/cache_sram_dm_U/U150/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U71/Y cache_controller_U/cache_sram_dm_U/U150/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U155/Y cache_controller_U/cache_sram_dm_U/U149/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U149/Y cache_controller_U/cache_sram_dm_U/U148/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U149/Y cache_controller_U/cache_sram_dm_U/U147/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U144/Y cache_controller_U/cache_sram_dm_U/U146/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U144/Y cache_controller_U/cache_sram_dm_U/U145/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U281/Y cache_controller_U/cache_sram_dm_U/U144/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U141/Y cache_controller_U/cache_sram_dm_U/U143/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U141/Y cache_controller_U/cache_sram_dm_U/U142/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U282/Y cache_controller_U/cache_sram_dm_U/U141/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[145\]/Q cache_controller_U/cache_sram_dm_U/U140/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U135/Y cache_controller_U/cache_sram_dm_U/U140/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[145\]/Q cache_controller_U/cache_sram_dm_U/U140/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U67/Y cache_controller_U/cache_sram_dm_U/U140/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[152\]/Q cache_controller_U/cache_sram_dm_U/U139/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U138/Y cache_controller_U/cache_sram_dm_U/U139/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[152\]/Q cache_controller_U/cache_sram_dm_U/U139/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U66/Y cache_controller_U/cache_sram_dm_U/U139/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U630/Y cache_controller_U/cache_sram_dm_U/U138/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U136/Y cache_controller_U/cache_sram_dm_U/U137/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U582/Y cache_controller_U/cache_sram_dm_U/U136/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U630/Y cache_controller_U/cache_sram_dm_U/U135/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1262/Y cache_controller_U/cache_sram_dm_U/U134/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U732/Y cache_controller_U/cache_sram_dm_U/U134/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1263/Y cache_controller_U/cache_sram_dm_U/U134/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U731/Y cache_controller_U/cache_sram_dm_U/U134/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U131/Y cache_controller_U/cache_sram_dm_U/U133/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U498/Y cache_controller_U/cache_sram_dm_U/U133/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U290/Y cache_controller_U/cache_sram_dm_U/U133/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U112/Y cache_controller_U/cache_sram_dm_U/U133/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[139\]/Q cache_controller_U/cache_sram_dm_U/U132/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U635/Y cache_controller_U/cache_sram_dm_U/U132/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[139\]/Q cache_controller_U/cache_sram_dm_U/U132/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U69/Y cache_controller_U/cache_sram_dm_U/U132/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U654/Y cache_controller_U/cache_sram_dm_U/U131/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U331/Y cache_controller_U/cache_sram_dm_U/U131/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1234/Y cache_controller_U/cache_sram_dm_U/U131/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U330/Y cache_controller_U/cache_sram_dm_U/U131/D (0.000:0.000:0.000))
    (INTERCONNECT U3/Y cache_controller_U/cache_sram_dm_U/U130/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U106/Y cache_controller_U/cache_sram_dm_U/U129/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[71\]/Q cache_controller_U/cache_sram_dm_U/U128/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U118/Y cache_controller_U/cache_sram_dm_U/U128/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[71\]/Q cache_controller_U/cache_sram_dm_U/U128/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U105/Y cache_controller_U/cache_sram_dm_U/U128/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[49\]/Q cache_controller_U/cache_sram_dm_U/U127/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U117/Y cache_controller_U/cache_sram_dm_U/U127/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[49\]/Q cache_controller_U/cache_sram_dm_U/U127/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U89/Y cache_controller_U/cache_sram_dm_U/U127/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[36\]/Q cache_controller_U/cache_sram_dm_U/U126/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U60/Y cache_controller_U/cache_sram_dm_U/U126/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[36\]/Q cache_controller_U/cache_sram_dm_U/U126/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U465/Y cache_controller_U/cache_sram_dm_U/U126/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[0\]/Q cache_controller_U/cache_sram_dm_U/U125/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U117/Y cache_controller_U/cache_sram_dm_U/U125/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[0\]/Q cache_controller_U/cache_sram_dm_U/U125/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U107/Y cache_controller_U/cache_sram_dm_U/U125/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[108\]/Q cache_controller_U/cache_sram_dm_U/U124/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U60/Y cache_controller_U/cache_sram_dm_U/U124/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[108\]/Q cache_controller_U/cache_sram_dm_U/U124/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U105/Y cache_controller_U/cache_sram_dm_U/U124/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[2\]/Q cache_controller_U/cache_sram_dm_U/U123/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U60/Y cache_controller_U/cache_sram_dm_U/U123/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[2\]/Q cache_controller_U/cache_sram_dm_U/U123/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U89/Y cache_controller_U/cache_sram_dm_U/U123/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[42\]/Q cache_controller_U/cache_sram_dm_U/U122/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U60/Y cache_controller_U/cache_sram_dm_U/U122/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[42\]/Q cache_controller_U/cache_sram_dm_U/U122/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U88/Y cache_controller_U/cache_sram_dm_U/U122/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[53\]/Q cache_controller_U/cache_sram_dm_U/U121/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U116/Y cache_controller_U/cache_sram_dm_U/U121/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[53\]/Q cache_controller_U/cache_sram_dm_U/U121/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U465/Y cache_controller_U/cache_sram_dm_U/U121/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U299/Y cache_controller_U/cache_sram_dm_U/U120/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U491/Y cache_controller_U/cache_sram_dm_U/U120/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U212/Y cache_controller_U/cache_sram_dm_U/U119/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U120/Y cache_controller_U/cache_sram_dm_U/U118/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U116/Y cache_controller_U/cache_sram_dm_U/U117/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U120/Y cache_controller_U/cache_sram_dm_U/U116/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[128\]/Q cache_controller_U/cache_sram_dm_U/U115/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U118/Y cache_controller_U/cache_sram_dm_U/U115/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[128\]/Q cache_controller_U/cache_sram_dm_U/U115/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U58/Y cache_controller_U/cache_sram_dm_U/U115/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U87/Y cache_controller_U/cache_sram_dm_U/U114/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U465/Y cache_controller_U/cache_sram_dm_U/U113/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1220/Y cache_controller_U/cache_sram_dm_U/U112/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[21] cache_controller_U/cache_sram_dm_U/U112/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U54/Y cache_controller_U/cache_sram_dm_U/U111/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[130\]/Q cache_controller_U/cache_sram_dm_U/U110/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U118/Y cache_controller_U/cache_sram_dm_U/U110/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[130\]/Q cache_controller_U/cache_sram_dm_U/U110/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U89/Y cache_controller_U/cache_sram_dm_U/U110/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U558/Y cache_controller_U/cache_sram_dm_U/U109/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[143\]/Q cache_controller_U/cache_sram_dm_U/U108/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U95/Y cache_controller_U/cache_sram_dm_U/U108/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[143\]/Q cache_controller_U/cache_sram_dm_U/U108/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U109/Y cache_controller_U/cache_sram_dm_U/U108/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U113/Y cache_controller_U/cache_sram_dm_U/U107/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U661/Y cache_controller_U/cache_sram_dm_U/U106/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U106/Y cache_controller_U/cache_sram_dm_U/U105/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U326/Y cache_controller_U/cache_sram_dm_U/U104/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U609/Y cache_controller_U/cache_sram_dm_U/U103/A (0.000:0.000:0.000))
    (INTERCONNECT U3/Y cache_controller_U/cache_sram_dm_U/U103/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U94/Y cache_controller_U/cache_sram_dm_U/U102/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U94/Y cache_controller_U/cache_sram_dm_U/U101/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U94/Y cache_controller_U/cache_sram_dm_U/U100/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U94/Y cache_controller_U/cache_sram_dm_U/U99/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U93/Y cache_controller_U/cache_sram_dm_U/U98/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U93/Y cache_controller_U/cache_sram_dm_U/U97/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U93/Y cache_controller_U/cache_sram_dm_U/U96/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U93/Y cache_controller_U/cache_sram_dm_U/U95/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U103/Y cache_controller_U/cache_sram_dm_U/U94/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U103/Y cache_controller_U/cache_sram_dm_U/U93/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U289/Y cache_controller_U/cache_sram_dm_U/U92/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U92/Y cache_controller_U/cache_sram_dm_U/U91/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U92/Y cache_controller_U/cache_sram_dm_U/U90/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U106/Y cache_controller_U/cache_sram_dm_U/U89/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U114/Y cache_controller_U/cache_sram_dm_U/U88/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U106/Y cache_controller_U/cache_sram_dm_U/U87/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[135\]/Q cache_controller_U/cache_sram_dm_U/U86/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U337/Y cache_controller_U/cache_sram_dm_U/U86/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[135\]/Q cache_controller_U/cache_sram_dm_U/U86/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U649/Y cache_controller_U/cache_sram_dm_U/U86/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[46\]/Q cache_controller_U/cache_sram_dm_U/U85/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U337/Y cache_controller_U/cache_sram_dm_U/U85/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[46\]/Q cache_controller_U/cache_sram_dm_U/U85/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U627/Y cache_controller_U/cache_sram_dm_U/U85/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[28\]/Q cache_controller_U/cache_sram_dm_U/U84/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U337/Y cache_controller_U/cache_sram_dm_U/U84/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[28\]/Q cache_controller_U/cache_sram_dm_U/U84/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U78/Y cache_controller_U/cache_sram_dm_U/U84/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[33\]/Q cache_controller_U/cache_sram_dm_U/U83/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U337/Y cache_controller_U/cache_sram_dm_U/U83/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[33\]/Q cache_controller_U/cache_sram_dm_U/U83/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U627/Y cache_controller_U/cache_sram_dm_U/U83/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[126\]/Q cache_controller_U/cache_sram_dm_U/U82/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U337/Y cache_controller_U/cache_sram_dm_U/U82/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[126\]/Q cache_controller_U/cache_sram_dm_U/U82/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U649/Y cache_controller_U/cache_sram_dm_U/U82/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[106\]/Q cache_controller_U/cache_sram_dm_U/U81/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U337/Y cache_controller_U/cache_sram_dm_U/U81/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[106\]/Q cache_controller_U/cache_sram_dm_U/U81/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U649/Y cache_controller_U/cache_sram_dm_U/U81/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[85\]/Q cache_controller_U/cache_sram_dm_U/U80/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U337/Y cache_controller_U/cache_sram_dm_U/U80/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[85\]/Q cache_controller_U/cache_sram_dm_U/U80/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U627/Y cache_controller_U/cache_sram_dm_U/U80/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[4\]/Q cache_controller_U/cache_sram_dm_U/U79/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U337/Y cache_controller_U/cache_sram_dm_U/U79/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[4\]/Q cache_controller_U/cache_sram_dm_U/U79/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U608/Y cache_controller_U/cache_sram_dm_U/U79/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U648/Y cache_controller_U/cache_sram_dm_U/U78/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[146\]/Q cache_controller_U/cache_sram_dm_U/U77/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U292/Y cache_controller_U/cache_sram_dm_U/U77/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[146\]/Q cache_controller_U/cache_sram_dm_U/U77/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U627/Y cache_controller_U/cache_sram_dm_U/U77/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U497/Y cache_controller_U/cache_sram_dm_U/U76/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[29] cache_controller_U/cache_sram_dm_U/U76/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U634/Y cache_controller_U/cache_sram_dm_U/U75/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U606/Y cache_controller_U/cache_sram_dm_U/U75/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U296/Y cache_controller_U/cache_sram_dm_U/U75/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1190/Y cache_controller_U/cache_sram_dm_U/U75/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U585/Y cache_controller_U/cache_sram_dm_U/U74/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[145\]/Q cache_controller_U/cache_sram_dm_U/U73/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U98/Y cache_controller_U/cache_sram_dm_U/U73/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[145\]/Q cache_controller_U/cache_sram_dm_U/U73/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U104/Y cache_controller_U/cache_sram_dm_U/U73/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U494/Y cache_controller_U/cache_sram_dm_U/U72/A (0.000:0.000:0.000))
    (INTERCONNECT U3/Y cache_controller_U/cache_sram_dm_U/U72/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U65/Y cache_controller_U/cache_sram_dm_U/U71/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U65/Y cache_controller_U/cache_sram_dm_U/U70/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U65/Y cache_controller_U/cache_sram_dm_U/U69/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U64/Y cache_controller_U/cache_sram_dm_U/U68/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U64/Y cache_controller_U/cache_sram_dm_U/U67/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U64/Y cache_controller_U/cache_sram_dm_U/U66/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U72/Y cache_controller_U/cache_sram_dm_U/U65/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U72/Y cache_controller_U/cache_sram_dm_U/U64/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[137\]/Q cache_controller_U/cache_sram_dm_U/U63/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U302/Y cache_controller_U/cache_sram_dm_U/U63/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[137\]/Q cache_controller_U/cache_sram_dm_U/U63/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U649/Y cache_controller_U/cache_sram_dm_U/U63/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U74/Y cache_controller_U/cache_sram_dm_U/U62/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U212/Y cache_controller_U/cache_sram_dm_U/U61/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U61/Y cache_controller_U/cache_sram_dm_U/U60/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U61/Y cache_controller_U/cache_sram_dm_U/U59/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U57/Y cache_controller_U/cache_sram_dm_U/U58/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U30/Y cache_controller_U/cache_sram_dm_U/U57/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[139\]/Q cache_controller_U/cache_sram_dm_U/U56/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U101/Y cache_controller_U/cache_sram_dm_U/U56/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[139\]/Q cache_controller_U/cache_sram_dm_U/U56/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U109/Y cache_controller_U/cache_sram_dm_U/U56/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[147\]/Q cache_controller_U/cache_sram_dm_U/U55/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U316/Y cache_controller_U/cache_sram_dm_U/U55/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[147\]/Q cache_controller_U/cache_sram_dm_U/U55/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U66/Y cache_controller_U/cache_sram_dm_U/U55/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U620/Y cache_controller_U/cache_sram_dm_U/U54/A0 (0.000:0.000:0.000))
    (INTERCONNECT U40/Y cache_controller_U/cache_sram_dm_U/U54/A1 (0.000:0.000:0.000))
    (INTERCONNECT U3/Y cache_controller_U/cache_sram_dm_U/U54/A2 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U844/Y cache_controller_U/cache_sram_dm_U/U54/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[128\]/Q cache_controller_U/cache_sram_dm_U/U53/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U62/Y cache_controller_U/cache_sram_dm_U/U53/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[128\]/Q cache_controller_U/cache_sram_dm_U/U53/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U649/Y cache_controller_U/cache_sram_dm_U/U53/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[78\]/Q cache_controller_U/cache_sram_dm_U/U52/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U62/Y cache_controller_U/cache_sram_dm_U/U52/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[78\]/Q cache_controller_U/cache_sram_dm_U/U52/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U33/Y cache_controller_U/cache_sram_dm_U/U52/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[95\]/Q cache_controller_U/cache_sram_dm_U/U51/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U62/Y cache_controller_U/cache_sram_dm_U/U51/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[95\]/Q cache_controller_U/cache_sram_dm_U/U51/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U33/Y cache_controller_U/cache_sram_dm_U/U51/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[34\]/Q cache_controller_U/cache_sram_dm_U/U50/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U62/Y cache_controller_U/cache_sram_dm_U/U50/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[34\]/Q cache_controller_U/cache_sram_dm_U/U50/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U33/Y cache_controller_U/cache_sram_dm_U/U50/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[35\]/Q cache_controller_U/cache_sram_dm_U/U49/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U62/Y cache_controller_U/cache_sram_dm_U/U49/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[35\]/Q cache_controller_U/cache_sram_dm_U/U49/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U649/Y cache_controller_U/cache_sram_dm_U/U49/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[0\]/Q cache_controller_U/cache_sram_dm_U/U48/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U62/Y cache_controller_U/cache_sram_dm_U/U48/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[0\]/Q cache_controller_U/cache_sram_dm_U/U48/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U78/Y cache_controller_U/cache_sram_dm_U/U48/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[64\]/Q cache_controller_U/cache_sram_dm_U/U47/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U62/Y cache_controller_U/cache_sram_dm_U/U47/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[64\]/Q cache_controller_U/cache_sram_dm_U/U47/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U78/Y cache_controller_U/cache_sram_dm_U/U47/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[96\]/Q cache_controller_U/cache_sram_dm_U/U46/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U62/Y cache_controller_U/cache_sram_dm_U/U46/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[96\]/Q cache_controller_U/cache_sram_dm_U/U46/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U649/Y cache_controller_U/cache_sram_dm_U/U46/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[13\]/Q cache_controller_U/cache_sram_dm_U/U45/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U62/Y cache_controller_U/cache_sram_dm_U/U45/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[13\]/Q cache_controller_U/cache_sram_dm_U/U45/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U33/Y cache_controller_U/cache_sram_dm_U/U45/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[8\]/Q cache_controller_U/cache_sram_dm_U/U44/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U62/Y cache_controller_U/cache_sram_dm_U/U44/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[8\]/Q cache_controller_U/cache_sram_dm_U/U44/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U649/Y cache_controller_U/cache_sram_dm_U/U44/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[101\]/Q cache_controller_U/cache_sram_dm_U/U43/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U62/Y cache_controller_U/cache_sram_dm_U/U43/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[101\]/Q cache_controller_U/cache_sram_dm_U/U43/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U78/Y cache_controller_U/cache_sram_dm_U/U43/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[67\]/Q cache_controller_U/cache_sram_dm_U/U42/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U62/Y cache_controller_U/cache_sram_dm_U/U42/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[67\]/Q cache_controller_U/cache_sram_dm_U/U42/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U78/Y cache_controller_U/cache_sram_dm_U/U42/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[100\]/Q cache_controller_U/cache_sram_dm_U/U41/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U62/Y cache_controller_U/cache_sram_dm_U/U41/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[100\]/Q cache_controller_U/cache_sram_dm_U/U41/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U78/Y cache_controller_U/cache_sram_dm_U/U41/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[127\]/Q cache_controller_U/cache_sram_dm_U/U40/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U62/Y cache_controller_U/cache_sram_dm_U/U40/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[127\]/Q cache_controller_U/cache_sram_dm_U/U40/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U78/Y cache_controller_U/cache_sram_dm_U/U40/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[119\]/Q cache_controller_U/cache_sram_dm_U/U39/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U62/Y cache_controller_U/cache_sram_dm_U/U39/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[119\]/Q cache_controller_U/cache_sram_dm_U/U39/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U649/Y cache_controller_U/cache_sram_dm_U/U39/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[98\]/Q cache_controller_U/cache_sram_dm_U/U38/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U62/Y cache_controller_U/cache_sram_dm_U/U38/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[98\]/Q cache_controller_U/cache_sram_dm_U/U38/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U649/Y cache_controller_U/cache_sram_dm_U/U38/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U29/Y cache_controller_U/cache_sram_dm_U/U37/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U37/Y cache_controller_U/cache_sram_dm_U/U36/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U37/Y cache_controller_U/cache_sram_dm_U/U35/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U650/Y cache_controller_U/cache_sram_dm_U/U34/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U34/Y cache_controller_U/cache_sram_dm_U/U33/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U57/Y cache_controller_U/cache_sram_dm_U/U32/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U57/Y cache_controller_U/cache_sram_dm_U/U31/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U29/Y cache_controller_U/cache_sram_dm_U/U30/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U660/Y cache_controller_U/cache_sram_dm_U/U29/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U667/Y cache_controller_U/cache_sram_dm_U/U28/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1257/Y cache_controller_U/cache_sram_dm_U/U27/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U27/Y cache_controller_U/cache_sram_dm_U/U26/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U12/Y cache_controller_U/cache_sram_dm_U/U25/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1259/Y cache_controller_U/cache_sram_dm_U/U24/A0 (0.000:0.000:0.000))
    (INTERCONNECT U3/Y cache_controller_U/cache_sram_dm_U/U24/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U493/Y cache_controller_U/cache_sram_dm_U/U24/A2 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U844/Y cache_controller_U/cache_sram_dm_U/U24/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U21/Y cache_controller_U/cache_sram_dm_U/U23/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U130/Y cache_controller_U/cache_sram_dm_U/U22/A0 (0.000:0.000:0.000))
    (INTERCONNECT U40/Y cache_controller_U/cache_sram_dm_U/U22/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U620/Y cache_controller_U/cache_sram_dm_U/U22/A2 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U844/Y cache_controller_U/cache_sram_dm_U/U22/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U22/Y cache_controller_U/cache_sram_dm_U/U21/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U16/Y cache_controller_U/cache_sram_dm_U/U20/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U16/Y cache_controller_U/cache_sram_dm_U/U19/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U16/Y cache_controller_U/cache_sram_dm_U/U18/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U22/Y cache_controller_U/cache_sram_dm_U/U17/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U23/Y cache_controller_U/cache_sram_dm_U/U16/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U3/Y cache_controller_U/cache_sram_dm_U/U15/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U3/Y cache_controller_U/cache_sram_dm_U/U14/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U761/Y cache_controller_U/cache_sram_dm_U/U13/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U847/Y cache_controller_U/cache_sram_dm_U/U13/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U848/Y cache_controller_U/cache_sram_dm_U/U13/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U849/Y cache_controller_U/cache_sram_dm_U/U13/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U24/Y cache_controller_U/cache_sram_dm_U/U12/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U24/Y cache_controller_U/cache_sram_dm_U/U11/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U24/Y cache_controller_U/cache_sram_dm_U/U10/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U24/Y cache_controller_U/cache_sram_dm_U/U9/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U25/Y cache_controller_U/cache_sram_dm_U/U8/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U25/Y cache_controller_U/cache_sram_dm_U/U7/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U25/Y cache_controller_U/cache_sram_dm_U/U6/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U25/Y cache_controller_U/cache_sram_dm_U/U5/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U947/Y cache_controller_U/cache_sram_dm_U/U4/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U664/Y cache_controller_U/cache_sram_dm_U/U3/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U345/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[143\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U276/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[143\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[143\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U823/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[134\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U145/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[134\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[134\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U828/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[139\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U147/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[139\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[139\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U359/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[144\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U145/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[144\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[144\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U348/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[150\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U142/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[150\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[150\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U823/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[134\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U273/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[134\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[134\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U740/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[86\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U665/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[86\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[86\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U823/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[134\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U280/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[134\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[134\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U828/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[139\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U280/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[139\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[139\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U359/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[144\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U665/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[144\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[144\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U348/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[150\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U665/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[150\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[150\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U345/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[143\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U20/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[143\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[143\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U823/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[134\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U5/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[134\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[134\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U362/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[2\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U20/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[2\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[2\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U363/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[16\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U18/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[16\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[16\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U368/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[42\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U19/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[42\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[42\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U834/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[76\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U19/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[76\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[76\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U756/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[117\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U17/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[117\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[117\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U818/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[129\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U18/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[129\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[129\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U820/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[131\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U18/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[131\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[131\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U821/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[132\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U19/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[132\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[132\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U823/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[134\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U20/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[134\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[134\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U828/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[139\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U20/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[139\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[139\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U830/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[141\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U20/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[141\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[141\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U359/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[144\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U19/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[144\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[144\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U354/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[145\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U19/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[145\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[145\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U358/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[146\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U18/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[146\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[146\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U348/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[150\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U20/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[150\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[150\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U362/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[2\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U147/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[2\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[2\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U363/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[16\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U148/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[16\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[16\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U368/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[42\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U143/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[42\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[42\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U371/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[51\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U146/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[51\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[51\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U834/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[76\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U146/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[76\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[76\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U729/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[96\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U146/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[96\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[96\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U746/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[106\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U142/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[106\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[106\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U738/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[111\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U147/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[111\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[111\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U756/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[117\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U145/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[117\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[117\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U817/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[128\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U147/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[128\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[128\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U818/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[129\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U147/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[129\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[129\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U820/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[131\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U145/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[131\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[131\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U821/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[132\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U142/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[132\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[132\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U824/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[135\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U145/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[135\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[135\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U829/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[140\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U147/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[140\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[140\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U345/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[143\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U145/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[143\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[143\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U354/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[145\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U147/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[145\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[145\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U358/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[146\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U147/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[146\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[146\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U360/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[149\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U142/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[149\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[149\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U351/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[152\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U142/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[152\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[152\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U817/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[128\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U283/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[128\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[128\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U818/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[129\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U532/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[129\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[129\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U820/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[131\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U583/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[131\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[131\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U821/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[132\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U583/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[132\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[132\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U823/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[134\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U271/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[134\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[134\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U828/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[139\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U271/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[139\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[139\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U354/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[145\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U271/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[145\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[145\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U358/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[146\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U532/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[146\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[146\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U817/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[128\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U581/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[128\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[128\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U818/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[129\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U531/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[129\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[129\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U820/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[131\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U531/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[131\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[131\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U821/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[132\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U581/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[132\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[132\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U828/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[139\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U273/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[139\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[139\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U830/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[141\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U515/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[141\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[141\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U345/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[143\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U26/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[143\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[143\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U358/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[146\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U581/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[146\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[146\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U362/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[2\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U276/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[2\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[2\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U363/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[16\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U305/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[16\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[16\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U368/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[42\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U275/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[42\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[42\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U834/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[76\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U275/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[76\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[76\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U756/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[117\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U278/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[117\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[117\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U818/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[129\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U305/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[129\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[129\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U820/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[131\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U305/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[131\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[131\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U821/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[132\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U278/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[132\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[132\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U823/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[134\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U274/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[134\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[134\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U828/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[139\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U274/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[139\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[139\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U830/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[141\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U275/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[141\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[141\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U359/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[144\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U305/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[144\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[144\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U354/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[145\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U278/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[145\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[145\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U358/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[146\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U344/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[146\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[146\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U348/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[150\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U276/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[150\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[150\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U362/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[2\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U279/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[2\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[2\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U363/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[16\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U666/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[16\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[16\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U368/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[42\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U666/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[42\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[42\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U371/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[51\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U579/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[51\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[51\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U834/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[76\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U666/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[76\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[76\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U729/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[96\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U279/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[96\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[96\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U746/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[106\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U579/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[106\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[106\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U738/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[111\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U579/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[111\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[111\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U756/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[117\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U665/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[117\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[117\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U817/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[128\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U665/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[128\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[128\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U818/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[129\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U666/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[129\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[129\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U820/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[131\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U280/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[131\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[131\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U821/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[132\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U665/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[132\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[132\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U824/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[135\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U579/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[135\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[135\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U829/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[140\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U666/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[140\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[140\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U345/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[143\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U280/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[143\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[143\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U354/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[145\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U579/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[145\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[145\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U358/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[146\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U665/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[146\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[146\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U360/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[149\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U579/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[149\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[149\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U351/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[152\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U666/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[152\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[152\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U817/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[128\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[128\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[128\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U818/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[129\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[129\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[129\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U820/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[131\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[131\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[131\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U821/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[132\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[132\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[132\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U823/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[134\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U768/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[134\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[134\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U828/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[139\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U768/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[139\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[139\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U354/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[145\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[145\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[145\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U358/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[146\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U768/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[146\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[146\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U817/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[128\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U8/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[128\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[128\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U818/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[129\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U9/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[129\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[129\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U820/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[131\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U5/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[131\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[131\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U821/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[132\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U5/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[132\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[132\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U828/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[139\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U10/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[139\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[139\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U830/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[141\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U5/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[141\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[141\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U345/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[143\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U6/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[143\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[143\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U354/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[145\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U11/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[145\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[145\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U358/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[146\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U8/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[146\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[146\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U822/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[133\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U147/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[133\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[133\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U819/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[130\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U142/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[130\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[130\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U830/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[141\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U142/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[141\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[141\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U831/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[142\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U145/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[142\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[142\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U353/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[147\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U145/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[147\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[147\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U361/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[148\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U147/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[148\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[148\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U819/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[130\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U283/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[130\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[130\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U822/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[133\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U583/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[133\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[133\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U353/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[147\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U583/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[147\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[147\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U819/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[130\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U515/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[130\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[130\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U822/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[133\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U531/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[133\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[133\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U819/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[130\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U666/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[130\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[130\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U822/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[133\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U665/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[133\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[133\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U830/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[141\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U279/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[141\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[141\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U831/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[142\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U279/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[142\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[142\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U353/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[147\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U665/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[147\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[147\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U361/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[148\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U666/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[148\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[148\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U819/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[130\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U768/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[130\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[130\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U822/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[133\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[133\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[133\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U353/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[147\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[147\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[147\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U819/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[130\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U6/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[130\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[130\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U822/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[133\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U6/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[133\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[133\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U364/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[36\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U17/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[36\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[36\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U365/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[37\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U17/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[37\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[37\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U366/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[38\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U17/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[38\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[38\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U367/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[39\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U18/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[39\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[39\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U369/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[47\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U17/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[47\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[47\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U370/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[49\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U17/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[49\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[49\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U371/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[51\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U20/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[51\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[51\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U372/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[52\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U18/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[52\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[52\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U373/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[53\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U17/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[53\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[53\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U374/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[54\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U19/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[54\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[54\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U375/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[55\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U17/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[55\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[55\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U376/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[56\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U20/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[56\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[56\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U377/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[57\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U18/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[57\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[57\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U378/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[59\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U18/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[59\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[59\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U379/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[62\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U19/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[62\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[62\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U380/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[64\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U18/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[64\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[64\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U381/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[68\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U17/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[68\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[68\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U382/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[71\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U19/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[71\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[71\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U813/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[73\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U17/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[73\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[73\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U383/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[74\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U17/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[74\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[74\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U836/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[77\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U20/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[77\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[77\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U840/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[78\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U19/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[78\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[78\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U838/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[80\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U18/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[80\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[80\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U811/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[82\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U18/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[82\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[82\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U750/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[84\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U20/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[84\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[84\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U745/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[85\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U19/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[85\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[85\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U740/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[86\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U17/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[86\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[86\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U742/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[88\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U20/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[88\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[88\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U743/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[89\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U18/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[89\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[89\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U748/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[92\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U18/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[92\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[92\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U744/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[93\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U19/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[93\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[93\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U741/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[94\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U17/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[94\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[94\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U737/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[95\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U18/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[95\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[95\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U729/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[96\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U20/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[96\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[96\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U749/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[99\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U18/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[99\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[99\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U385/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[100\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U17/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[100\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[100\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U747/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[105\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U18/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[105\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[105\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U746/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[106\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U17/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[106\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[106\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U752/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[109\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U17/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[109\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[109\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U738/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[111\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U19/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[111\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[111\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U754/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[112\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U19/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[112\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[112\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U753/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[113\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U19/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[113\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[113\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U751/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[114\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U19/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[114\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[114\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U739/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[119\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U19/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[119\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[119\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U386/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[123\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U20/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[123\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[123\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U384/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[127\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U18/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[127\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[127\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U817/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[128\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U18/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[128\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[128\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U824/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[135\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U17/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[135\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[135\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U825/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[136\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U17/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[136\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[136\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U826/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[137\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U18/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[137\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[137\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U827/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[138\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U20/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[138\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[138\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U829/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[140\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U19/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[140\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[140\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U831/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[142\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U19/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[142\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[142\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U360/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[149\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U17/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[149\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[149\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U350/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[151\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U20/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[151\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[151\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U351/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[152\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U18/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[152\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[152\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U352/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[154\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U19/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[154\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[154\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U364/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[36\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U143/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[36\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[36\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U365/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[37\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U146/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[37\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[37\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U366/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[38\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U146/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[38\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[38\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U367/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[39\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U143/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[39\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[39\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U369/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[47\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U148/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[47\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[47\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U370/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[49\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U143/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[49\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[49\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U372/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[52\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U146/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[52\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[52\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U373/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[53\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U146/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[53\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[53\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U374/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[54\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U148/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[54\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[54\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U375/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[55\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U148/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[55\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[55\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U376/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[56\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U143/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[56\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[56\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U377/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[57\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U146/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[57\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[57\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U378/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[59\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U143/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[59\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[59\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U379/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[62\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U148/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[62\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[62\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U380/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[64\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U143/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[64\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[64\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U381/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[68\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U143/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[68\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[68\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U382/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[71\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U148/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[71\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[71\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U813/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[73\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U143/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[73\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[73\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U383/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[74\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U146/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[74\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[74\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U836/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[77\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U146/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[77\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[77\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U840/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[78\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U147/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[78\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[78\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U838/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[80\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U147/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[80\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[80\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U811/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[82\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U142/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[82\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[82\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U750/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[84\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U145/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[84\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[84\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U745/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[85\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U142/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[85\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[85\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U742/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[88\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U147/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[88\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[88\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U743/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[89\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U142/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[89\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[89\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U748/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[92\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U148/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[92\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[92\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U744/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[93\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U148/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[93\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[93\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U741/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[94\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U143/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[94\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[94\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U737/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[95\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U146/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[95\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[95\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U749/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[99\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U143/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[99\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[99\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U747/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[105\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U147/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[105\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[105\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U752/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[109\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U142/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[109\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[109\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U754/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[112\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U142/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[112\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[112\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U753/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[113\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U145/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[113\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[113\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U751/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[114\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U147/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[114\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[114\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U739/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[119\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U142/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[119\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[119\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U386/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[123\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U142/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[123\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[123\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U384/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[127\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U145/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[127\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[127\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U825/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[136\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U147/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[136\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[136\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U826/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[137\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U145/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[137\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[137\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U827/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[138\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U142/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[138\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[138\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U350/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[151\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U145/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[151\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[151\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U352/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[154\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U142/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[154\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[154\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U362/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[2\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U532/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[2\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[2\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U363/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[16\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U271/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[16\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[16\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U364/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[36\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U283/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[36\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[36\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U365/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[37\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U532/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[37\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[37\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U366/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[38\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U271/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[38\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[38\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U367/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[39\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U283/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[39\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[39\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U368/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[42\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U532/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[42\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[42\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U369/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[47\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U283/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[47\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[47\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U370/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[49\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U532/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[49\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[49\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U371/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[51\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U583/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[51\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[51\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U372/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[52\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U271/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[52\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[52\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U373/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[53\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U532/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[53\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[53\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U374/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[54\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U283/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[54\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[54\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U375/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[55\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U271/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[55\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[55\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U376/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[56\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U271/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[56\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[56\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U377/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[57\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U532/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[57\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[57\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U378/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[59\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U532/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[59\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[59\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U379/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[62\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U583/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[62\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[62\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U380/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[64\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U532/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[64\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[64\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U381/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[68\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U532/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[68\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[68\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U382/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[71\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U532/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[71\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[71\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U813/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[73\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U583/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[73\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[73\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U383/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[74\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U532/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[74\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[74\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U834/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[76\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U271/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[76\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[76\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U836/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[77\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U283/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[77\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[77\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U840/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[78\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U271/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[78\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[78\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U838/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[80\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U583/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[80\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[80\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U811/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[82\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U532/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[82\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[82\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U750/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[84\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U283/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[84\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[84\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U745/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[85\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U283/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[85\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[85\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U740/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[86\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U583/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[86\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[86\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U742/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[88\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U271/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[88\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[88\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U743/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[89\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U283/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[89\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[89\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U748/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[92\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U271/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[92\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[92\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U744/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[93\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U283/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[93\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[93\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U741/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[94\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U271/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[94\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[94\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U737/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[95\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U532/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[95\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[95\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U729/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[96\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U583/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[96\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[96\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U749/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[99\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U283/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[99\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[99\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U385/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[100\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U271/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[100\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[100\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U747/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[105\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U271/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[105\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[105\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U746/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[106\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U283/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[106\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[106\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U752/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[109\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U283/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[109\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[109\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U738/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[111\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U271/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[111\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[111\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U754/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[112\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U532/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[112\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[112\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U753/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[113\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U583/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[113\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[113\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U751/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[114\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U532/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[114\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[114\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U756/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[117\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U532/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[117\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[117\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U739/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[119\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U532/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[119\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[119\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U386/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[123\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U583/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[123\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[123\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U384/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[127\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U583/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[127\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[127\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U824/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[135\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U583/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[135\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[135\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U825/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[136\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U583/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[136\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[136\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U826/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[137\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U271/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[137\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[137\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U827/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[138\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U283/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[138\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[138\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U829/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[140\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U283/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[140\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[140\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U830/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[141\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U583/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[141\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[141\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U831/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[142\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U271/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[142\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[142\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U345/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[143\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U283/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[143\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[143\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U359/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[144\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U283/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[144\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[144\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U360/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[149\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U532/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[149\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[149\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U348/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[150\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U283/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[150\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[150\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U350/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[151\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U532/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[151\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[151\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U351/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[152\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U583/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[152\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[152\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U352/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[154\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U583/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[154\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[154\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U362/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[2\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U531/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[2\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[2\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U363/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[16\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U273/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[16\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[16\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U364/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[36\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U531/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[36\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[36\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U365/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[37\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U581/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[37\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[37\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U366/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[38\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U273/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[38\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[38\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U367/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[39\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U581/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[39\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[39\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U368/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[42\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U515/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[42\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[42\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U369/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[47\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U26/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[47\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[47\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U370/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[49\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U531/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[49\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[49\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U371/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[51\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U581/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[51\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[51\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U372/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[52\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U273/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[52\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[52\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U373/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[53\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U581/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[53\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[53\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U374/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[54\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U531/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[54\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[54\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U375/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[55\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U273/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[55\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[55\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U376/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[56\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U273/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[56\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[56\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U377/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[57\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U515/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[57\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[57\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U378/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[59\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U531/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[59\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[59\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U379/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[62\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U515/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[62\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[62\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U380/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[64\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U581/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[64\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[64\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U381/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[68\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U26/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[68\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[68\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U382/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[71\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U515/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[71\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[71\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U813/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[73\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U531/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[73\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[73\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U383/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[74\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U531/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[74\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[74\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U834/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[76\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U273/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[76\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[76\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U836/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[77\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U581/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[77\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[77\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U840/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[78\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U273/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[78\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[78\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U838/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[80\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U581/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[80\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[80\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U811/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[82\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U581/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[82\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[82\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U750/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[84\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U515/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[84\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[84\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U745/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[85\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U26/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[85\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[85\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U740/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[86\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U531/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[86\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[86\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U742/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[88\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U273/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[88\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[88\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U743/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[89\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U531/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[89\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[89\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U748/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[92\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U273/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[92\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[92\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U744/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[93\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U581/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[93\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[93\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U741/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[94\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U273/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[94\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[94\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U737/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[95\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U26/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[95\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[95\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U729/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[96\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U581/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[96\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[96\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U749/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[99\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U26/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[99\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[99\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U385/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[100\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U273/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[100\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[100\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U747/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[105\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U273/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[105\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[105\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U746/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[106\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U515/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[106\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[106\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U752/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[109\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U531/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[109\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[109\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U738/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[111\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U273/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[111\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[111\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U754/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[112\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U531/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[112\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[112\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U753/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[113\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U515/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[113\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[113\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U751/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[114\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U581/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[114\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[114\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U756/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[117\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U515/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[117\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[117\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U739/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[119\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U26/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[119\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[119\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U384/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[127\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U531/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[127\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[127\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U824/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[135\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U581/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[135\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[135\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U825/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[136\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U515/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[136\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[136\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U826/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[137\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U273/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[137\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[137\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U827/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[138\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U581/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[138\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[138\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U829/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[140\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U26/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[140\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[140\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U831/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[142\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U273/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[142\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[142\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U359/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[144\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U515/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[144\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[144\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U360/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[149\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U531/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[149\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[149\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U348/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[150\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U531/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[150\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[150\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U350/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[151\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U581/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[151\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[151\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U351/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[152\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U531/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[152\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[152\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U352/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[154\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U581/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[154\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[154\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U364/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[36\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U276/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[36\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[36\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U365/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[37\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U305/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[37\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[37\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U366/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[38\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U344/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[38\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[38\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U367/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[39\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U275/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[39\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[39\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U369/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[47\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U276/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[47\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[47\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U370/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[49\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U275/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[49\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[49\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U371/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[51\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U305/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[51\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[51\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U372/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[52\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U274/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[52\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[52\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U373/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[53\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U305/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[53\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[53\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U374/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[54\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U276/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[54\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[54\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U375/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[55\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U274/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[55\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[55\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U376/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[56\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U278/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[56\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[56\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U377/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[57\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U274/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[57\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[57\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U378/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[59\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U344/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[59\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[59\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U379/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[62\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U274/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[62\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[62\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U380/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[64\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U344/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[64\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[64\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U381/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[68\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U344/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[68\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[68\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U382/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[71\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U344/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[71\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[71\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U813/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[73\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U344/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[73\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[73\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U383/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[74\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U278/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[74\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[74\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U836/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[77\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U275/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[77\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[77\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U840/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[78\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U305/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[78\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[78\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U838/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[80\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U278/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[80\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[80\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U811/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[82\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U276/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[82\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[82\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U750/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[84\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U276/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[84\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[84\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U745/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[85\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U305/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[85\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[85\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U740/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[86\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U305/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[86\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[86\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U742/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[88\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U344/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[88\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[88\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U743/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[89\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U344/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[89\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[89\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U748/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[92\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U305/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[92\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[92\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U744/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[93\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U278/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[93\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[93\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U741/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[94\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U276/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[94\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[94\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U737/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[95\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U278/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[95\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[95\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U729/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[96\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U305/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[96\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[96\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U749/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[99\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U278/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[99\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[99\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U385/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[100\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U344/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[100\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[100\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U747/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[105\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U305/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[105\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[105\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U746/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[106\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U275/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[106\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[106\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U752/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[109\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U305/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[109\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[109\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U738/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[111\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U276/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[111\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[111\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U754/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[112\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U275/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[112\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[112\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U753/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[113\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U305/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[113\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[113\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U751/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[114\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U276/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[114\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[114\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U739/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[119\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U305/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[119\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[119\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U386/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[123\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U278/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[123\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[123\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U384/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[127\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U305/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[127\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[127\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U817/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[128\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U275/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[128\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[128\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U824/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[135\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U278/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[135\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[135\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U825/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[136\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U305/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[136\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[136\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U826/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[137\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U275/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[137\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[137\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U827/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[138\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U305/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[138\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[138\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U829/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[140\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U275/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[140\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[140\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U831/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[142\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U344/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[142\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[142\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U360/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[149\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U305/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[149\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[149\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U350/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[151\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U275/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[151\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[151\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U351/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[152\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U276/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[152\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[152\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U352/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[154\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U276/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[154\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[154\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U364/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[36\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U579/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[36\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[36\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U365/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[37\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U666/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[37\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[37\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U366/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[38\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U579/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[38\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[38\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U367/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[39\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U280/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[39\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[39\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U369/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[47\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U666/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[47\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[47\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U370/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[49\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U579/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[49\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[49\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U372/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[52\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U579/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[52\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[52\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U373/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[53\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U665/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[53\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[53\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U374/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[54\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U280/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[54\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[54\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U375/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[55\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U665/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[55\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[55\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U376/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[56\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U665/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[56\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[56\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U377/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[57\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U665/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[57\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[57\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U378/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[59\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U665/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[59\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[59\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U379/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[62\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U279/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[62\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[62\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U380/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[64\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U579/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[64\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[64\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U381/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[68\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U666/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[68\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[68\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U382/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[71\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U666/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[71\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[71\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U813/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[73\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U579/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[73\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[73\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U383/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[74\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U280/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[74\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[74\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U836/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[77\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U666/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[77\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[77\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U840/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[78\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U279/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[78\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[78\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U838/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[80\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U280/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[80\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[80\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U811/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[82\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U579/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[82\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[82\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U750/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[84\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U280/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[84\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[84\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U745/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[85\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U280/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[85\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[85\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U742/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[88\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U665/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[88\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[88\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U743/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[89\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U579/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[89\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[89\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U748/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[92\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U666/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[92\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[92\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U744/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[93\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U665/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[93\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[93\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U741/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[94\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U579/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[94\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[94\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U737/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[95\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U666/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[95\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[95\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U749/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[99\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U666/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[99\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[99\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U747/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[105\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U666/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[105\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[105\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U752/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[109\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U579/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[109\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[109\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U754/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[112\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U665/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[112\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[112\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U753/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[113\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U280/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[113\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[113\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U751/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[114\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U666/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[114\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[114\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U739/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[119\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U579/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[119\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[119\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U386/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[123\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U280/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[123\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[123\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U384/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[127\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U665/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[127\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[127\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U825/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[136\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U665/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[136\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[136\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U826/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[137\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U579/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[137\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[137\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U827/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[138\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U665/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[138\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[138\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U350/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[151\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U665/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[151\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[151\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U352/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[154\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U280/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[154\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[154\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U362/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[2\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[2\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[2\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U363/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[16\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[16\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[16\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U364/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[36\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[36\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[36\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U365/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[37\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[37\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[37\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U366/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[38\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U768/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[38\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[38\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U367/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[39\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U768/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[39\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[39\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U368/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[42\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[42\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[42\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U369/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[47\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U768/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[47\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[47\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U370/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[49\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[49\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[49\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U371/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[51\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[51\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[51\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U372/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[52\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[52\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[52\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U373/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[53\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[53\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[53\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U374/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[54\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U768/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[54\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[54\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U375/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[55\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U768/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[55\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[55\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U376/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[56\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[56\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[56\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U377/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[57\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[57\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[57\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U378/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[59\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U768/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[59\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[59\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U379/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[62\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[62\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[62\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U380/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[64\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U768/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[64\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[64\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U381/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[68\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U768/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[68\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[68\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U382/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[71\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[71\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[71\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U813/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[73\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U768/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[73\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[73\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U383/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[74\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[74\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[74\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U834/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[76\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[76\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[76\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U836/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[77\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U768/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[77\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[77\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U840/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[78\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[78\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[78\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U838/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[80\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U768/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[80\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[80\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U811/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[82\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[82\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[82\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U750/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[84\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U768/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[84\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[84\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U745/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[85\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[85\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[85\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U740/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[86\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[86\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[86\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U742/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[88\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U768/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[88\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[88\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U743/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[89\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U768/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[89\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[89\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U748/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[92\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[92\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[92\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U744/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[93\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U768/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[93\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[93\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U741/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[94\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[94\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[94\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U737/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[95\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[95\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[95\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U729/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[96\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[96\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[96\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U749/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[99\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[99\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[99\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U385/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[100\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[100\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[100\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U747/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[105\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U768/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[105\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[105\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U746/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[106\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[106\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[106\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U752/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[109\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U768/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[109\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[109\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U738/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[111\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[111\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[111\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U754/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[112\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[112\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[112\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U753/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[113\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U768/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[113\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[113\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U751/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[114\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U768/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[114\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[114\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U756/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[117\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[117\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[117\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U739/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[119\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[119\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[119\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U386/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[123\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U768/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[123\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[123\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U384/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[127\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U768/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[127\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[127\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U824/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[135\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U768/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[135\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[135\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U825/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[136\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[136\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[136\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U826/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[137\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[137\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[137\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U827/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[138\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[138\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[138\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U829/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[140\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[140\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[140\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U830/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[141\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[141\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[141\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U831/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[142\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[142\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[142\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U345/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[143\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[143\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[143\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U359/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[144\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[144\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[144\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U360/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[149\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[149\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[149\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U348/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[150\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U768/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[150\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[150\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U350/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[151\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U768/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[151\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[151\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U351/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[152\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[152\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[152\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U352/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[154\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[154\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[154\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U362/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[2\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U7/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[2\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[2\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U363/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[16\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U10/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[16\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[16\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U364/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[36\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U6/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[36\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[36\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U365/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[37\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U5/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[37\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[37\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U366/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[38\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U5/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[38\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[38\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U367/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[39\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U6/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[39\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[39\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U368/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[42\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U6/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[42\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[42\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U369/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[47\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U8/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[47\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[47\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U370/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[49\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U8/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[49\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[49\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U371/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[51\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U10/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[51\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[51\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U372/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[52\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U11/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[52\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[52\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U373/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[53\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U5/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[53\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[53\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U374/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[54\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U11/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[54\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[54\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U375/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[55\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U10/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[55\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[55\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U376/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[56\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U6/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[56\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[56\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U377/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[57\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U10/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[57\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[57\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U378/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[59\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U10/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[59\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[59\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U379/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[62\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U5/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[62\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[62\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U380/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[64\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U6/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[64\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[64\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U381/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[68\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U9/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[68\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[68\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U382/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[71\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U8/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[71\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[71\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U813/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[73\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U9/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[73\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[73\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U383/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[74\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U8/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[74\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[74\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U834/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[76\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U10/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[76\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[76\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U836/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[77\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U9/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[77\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[77\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U840/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[78\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U8/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[78\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[78\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U838/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[80\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U8/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[80\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[80\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U811/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[82\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U8/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[82\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[82\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U750/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[84\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U9/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[84\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[84\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U745/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[85\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U7/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[85\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[85\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U740/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[86\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U6/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[86\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[86\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U742/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[88\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U9/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[88\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[88\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U743/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[89\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U10/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[89\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[89\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U748/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[92\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U6/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[92\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[92\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U744/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[93\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U7/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[93\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[93\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U741/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[94\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U8/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[94\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[94\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U737/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[95\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U7/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[95\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[95\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U729/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[96\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U5/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[96\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[96\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U749/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[99\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U7/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[99\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[99\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U385/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[100\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U5/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[100\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[100\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U747/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[105\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U10/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[105\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[105\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U746/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[106\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U8/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[106\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[106\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U752/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[109\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U7/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[109\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[109\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U738/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[111\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U6/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[111\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[111\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U754/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[112\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U5/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[112\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[112\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U753/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[113\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U5/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[113\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[113\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U751/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[114\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U8/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[114\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[114\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U756/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[117\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U8/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[117\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[117\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U739/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[119\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U9/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[119\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[119\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U386/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[123\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U10/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[123\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[123\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U384/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[127\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U11/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[127\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[127\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U824/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[135\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U6/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[135\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[135\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U825/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[136\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U7/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[136\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[136\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U826/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[137\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U7/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[137\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[137\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U827/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[138\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U7/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[138\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[138\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U829/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[140\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U11/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[140\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[140\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U831/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[142\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U11/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[142\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[142\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U359/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[144\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U9/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[144\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[144\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U360/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[149\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U5/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[149\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[149\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U348/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[150\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U7/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[150\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[150\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U350/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[151\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U9/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[151\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[151\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U351/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[152\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U9/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[152\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[152\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U352/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[154\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U11/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[154\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[154\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U819/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[130\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U20/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[130\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[130\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U822/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[133\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U18/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[133\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[133\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U353/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[147\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U19/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[147\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[147\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U353/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[147\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U515/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[147\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[147\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U361/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[148\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U26/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[148\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[148\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U819/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[130\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U276/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[130\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[130\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U822/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[133\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U275/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[133\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[133\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U353/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[147\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U276/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[147\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[147\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U353/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[147\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U10/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[147\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[147\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U361/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[148\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U7/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[148\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[148\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U439/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[28\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U665/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[28\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[28\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U452/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[58\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[58\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[58\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U453/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[61\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[61\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[61\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U361/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[148\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U19/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[148\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[148\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U361/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[148\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U532/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[148\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[148\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U361/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[148\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U305/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[148\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[148\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U361/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[148\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[148\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[148\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U740/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[86\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U145/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[86\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[86\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U385/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[100\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U148/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[100\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[100\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U385/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[100\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U279/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[100\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[100\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U414/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[46\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U17/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[46\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[46\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U453/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[61\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U18/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[61\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[61\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U414/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[46\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U15/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[46\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[46\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U453/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[61\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U278/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[61\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[61\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U387/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[0\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U17/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[0\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[0\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U388/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[1\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U19/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[1\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[1\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U389/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[3\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U20/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[3\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[3\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U390/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[4\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U20/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[4\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[4\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U433/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[5\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U19/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[5\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[5\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U391/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[6\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U20/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[6\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[6\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U392/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[7\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U20/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[7\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[7\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U434/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[8\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U20/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[8\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[8\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U393/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[9\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U20/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[9\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[9\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U394/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[10\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U17/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[10\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[10\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U395/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[11\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U19/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[11\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[11\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U396/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[12\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U18/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[12\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[12\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U397/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[13\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U18/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[13\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[13\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U398/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[14\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U20/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[14\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[14\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U399/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[15\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U17/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[15\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[15\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U400/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[17\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U20/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[17\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[17\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U401/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[18\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U17/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[18\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[18\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U435/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[19\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U17/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[19\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[19\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U454/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[20\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U18/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[20\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[20\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U402/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[21\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U19/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[21\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[21\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U436/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[22\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U17/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[22\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[22\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U403/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[23\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U18/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[23\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[23\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U437/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[24\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U19/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[24\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[24\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U404/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[25\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U20/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[25\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[25\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U438/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[26\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U18/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[26\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[26\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U405/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[27\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U17/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[27\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[27\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U439/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[28\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U19/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[28\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[28\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U440/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[29\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U20/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[29\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[29\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U406/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[30\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U19/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[30\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[30\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U407/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[31\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U19/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[31\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[31\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U408/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[32\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U18/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[32\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[32\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U409/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[33\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U20/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[33\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[33\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U410/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[34\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U18/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[34\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[34\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U411/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[35\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U19/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[35\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[35\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U412/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[40\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U18/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[40\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[40\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U441/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[41\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U17/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[41\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[41\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U455/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[43\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U20/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[43\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[43\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U413/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[44\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U17/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[44\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[44\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U442/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[45\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U20/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[45\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[45\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U415/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[48\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U18/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[48\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[48\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U443/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[50\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U20/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[50\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[50\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U452/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[58\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U18/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[58\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[58\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U416/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[60\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U19/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[60\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[60\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U444/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[63\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U17/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[63\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[63\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U417/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[65\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U17/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[65\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[65\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U445/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[66\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U20/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[66\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[66\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U418/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[67\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U17/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[67\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[67\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U446/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[69\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U17/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[69\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[69\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U419/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[70\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U18/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[70\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[70\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U805/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[72\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U19/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[72\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[72\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U807/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[75\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U18/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[75\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[75\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U809/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[79\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U19/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[79\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[79\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U815/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[81\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U17/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[81\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[81\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U803/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[83\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U19/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[83\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[83\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U420/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[87\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U18/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[87\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[87\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U421/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[90\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U19/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[90\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[90\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U422/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[91\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U20/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[91\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[91\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U423/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[97\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U18/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[97\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[97\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U424/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[98\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U17/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[98\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[98\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U425/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[101\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U18/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[101\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[101\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U447/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[102\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U20/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[102\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[102\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U448/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[103\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U18/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[103\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[103\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U426/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[104\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U20/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[104\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[104\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U427/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[107\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U19/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[107\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[107\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U428/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[108\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U20/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[108\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[108\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U429/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[110\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U17/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[110\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[110\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U430/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[115\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U19/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[115\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[115\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U449/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[116\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U20/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[116\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[116\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U431/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[118\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U17/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[118\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[118\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U456/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[120\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U19/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[120\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[120\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U457/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[121\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U20/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[121\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[121\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U450/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[122\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U17/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[122\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[122\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U451/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[124\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U18/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[124\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[124\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U755/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[125\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U17/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[125\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[125\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U458/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[126\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U19/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[126\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[126\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U432/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[153\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U20/Y cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[153\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[153\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U387/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[0\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U142/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[0\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[0\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U388/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[1\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U145/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[1\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[1\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U389/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[3\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U145/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[3\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[3\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U390/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[4\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U147/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[4\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[4\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U391/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[6\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U147/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[6\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[6\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U392/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[7\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U142/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[7\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[7\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U393/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[9\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U145/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[9\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[9\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U394/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[10\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U142/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[10\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[10\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U395/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[11\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U147/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[11\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[11\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U396/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[12\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U142/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[12\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[12\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U397/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[13\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U143/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[13\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[13\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U398/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[14\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U146/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[14\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[14\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U399/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[15\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U143/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[15\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[15\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U400/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[17\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U148/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[17\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[17\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U401/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[18\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U143/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[18\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[18\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U402/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[21\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U146/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[21\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[21\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U403/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[23\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U146/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[23\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[23\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U404/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[25\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U148/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[25\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[25\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U405/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[27\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U148/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[27\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[27\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U406/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[30\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U148/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[30\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[30\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U407/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[31\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U143/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[31\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[31\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U408/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[32\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U146/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[32\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[32\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U409/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[33\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U143/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[33\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[33\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U410/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[34\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U148/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[34\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[34\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U411/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[35\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U143/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[35\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[35\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U412/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[40\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U146/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[40\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[40\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U455/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[43\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U146/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[43\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[43\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U413/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[44\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U148/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[44\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[44\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U414/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[46\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U148/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[46\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[46\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U415/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[48\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U143/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[48\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[48\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U452/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[58\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U146/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[58\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[58\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U416/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[60\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U146/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[60\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[60\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U453/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[61\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U148/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[61\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[61\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U417/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[65\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U148/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[65\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[65\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U418/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[67\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U148/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[67\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[67\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U419/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[70\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U143/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[70\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[70\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U805/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[72\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U146/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[72\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[72\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U807/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[75\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U143/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[75\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[75\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U809/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[79\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U145/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[79\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[79\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U803/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[83\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U147/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[83\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[83\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U420/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[87\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U147/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[87\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[87\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U421/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[90\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U142/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[90\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[90\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U422/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[91\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U143/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[91\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[91\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U423/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[97\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U146/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[97\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[97\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U424/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[98\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U146/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[98\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[98\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U425/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[101\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U148/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[101\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[101\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U426/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[104\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U145/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[104\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[104\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U427/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[107\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U142/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[107\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[107\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U428/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[108\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U145/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[108\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[108\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U429/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[110\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U147/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[110\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[110\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U430/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[115\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U147/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[115\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[115\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U431/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[118\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U147/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[118\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[118\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U456/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[120\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U145/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[120\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[120\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U457/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[121\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U142/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[121\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[121\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U755/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[125\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U145/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[125\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[125\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U458/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[126\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U147/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[126\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[126\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U432/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[153\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U145/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[153\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[153\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U387/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[0\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U283/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[0\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[0\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U388/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[1\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U283/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[1\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[1\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U389/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[3\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U583/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[3\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[3\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U390/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[4\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U583/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[4\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[4\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U433/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[5\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U583/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[5\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[5\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U391/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[6\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U532/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[6\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[6\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U392/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[7\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U271/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[7\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[7\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U434/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[8\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U272/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[8\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[8\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U393/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[9\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U272/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[9\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[9\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U394/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[10\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U583/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[10\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[10\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U395/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[11\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U272/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[11\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[11\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U396/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[12\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U532/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[12\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[12\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U397/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[13\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U583/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[13\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[13\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U398/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[14\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U283/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[14\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[14\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U399/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[15\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U532/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[15\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[15\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U400/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[17\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U283/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[17\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[17\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U401/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[18\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U583/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[18\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[18\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U435/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[19\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U532/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[19\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[19\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U454/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[20\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U532/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[20\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[20\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U402/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[21\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U283/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[21\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[21\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U436/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[22\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U272/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[22\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[22\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U403/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[23\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U283/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[23\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[23\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U437/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[24\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U532/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[24\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[24\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U404/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[25\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U583/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[25\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[25\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U438/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[26\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U272/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[26\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[26\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U405/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[27\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U272/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[27\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[27\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U439/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[28\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U583/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[28\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[28\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U440/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[29\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U272/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[29\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[29\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U406/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[30\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U272/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[30\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[30\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U407/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[31\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U283/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[31\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[31\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U408/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[32\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U532/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[32\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[32\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U409/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[33\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U272/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[33\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[33\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U410/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[34\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U283/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[34\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[34\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U411/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[35\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U532/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[35\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[35\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U412/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[40\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U272/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[40\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[40\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U441/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[41\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U283/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[41\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[41\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U455/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[43\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U583/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[43\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[43\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U413/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[44\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U283/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[44\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[44\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U442/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[45\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U532/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[45\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[45\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U414/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[46\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U283/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[46\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[46\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U415/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[48\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U583/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[48\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[48\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U443/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[50\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U532/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[50\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[50\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U416/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[60\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U532/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[60\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[60\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U444/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[63\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U272/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[63\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[63\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U417/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[65\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U583/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[65\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[65\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U445/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[66\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U283/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[66\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[66\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U418/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[67\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U532/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[67\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[67\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U446/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[69\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U583/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[69\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[69\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U419/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[70\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U583/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[70\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[70\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U805/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[72\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U583/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[72\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[72\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U807/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[75\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U583/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[75\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[75\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U809/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[79\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U283/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[79\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[79\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U815/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[81\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U272/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[81\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[81\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U803/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[83\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U583/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[83\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[83\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U420/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[87\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U272/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[87\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[87\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U421/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[90\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U272/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[90\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[90\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U422/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[91\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U283/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[91\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[91\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U423/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[97\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U532/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[97\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[97\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U424/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[98\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U283/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[98\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[98\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U425/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[101\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U283/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[101\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[101\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U447/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[102\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U583/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[102\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[102\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U448/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[103\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U272/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[103\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[103\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U426/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[104\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U583/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[104\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[104\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U427/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[107\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U272/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[107\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[107\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U428/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[108\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U272/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[108\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[108\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U429/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[110\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U532/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[110\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[110\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U430/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[115\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U583/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[115\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[115\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U449/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[116\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U272/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[116\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[116\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U431/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[118\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U283/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[118\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[118\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U456/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[120\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U272/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[120\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[120\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U457/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[121\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U532/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[121\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[121\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U450/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[122\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U583/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[122\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[122\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U451/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[124\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U583/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[124\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[124\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U755/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[125\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U283/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[125\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[125\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U458/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[126\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U532/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[126\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[126\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U432/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[153\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U532/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[153\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[153\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U387/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[0\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U581/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[0\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[0\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U388/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[1\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U26/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[1\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[1\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U389/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[3\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U531/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[3\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[3\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U390/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[4\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U581/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[4\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[4\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U433/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[5\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U531/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[5\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[5\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U391/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[6\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U515/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[6\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[6\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U392/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[7\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U273/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[7\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[7\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U434/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[8\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U273/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[8\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[8\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U393/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[9\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U285/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[9\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[9\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U394/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[10\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U581/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[10\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[10\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U395/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[11\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U285/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[11\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[11\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U396/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[12\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U531/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[12\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[12\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U397/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[13\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U515/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[13\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[13\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U398/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[14\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U531/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[14\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[14\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U399/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[15\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U581/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[15\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[15\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U400/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[17\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U581/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[17\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[17\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U401/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[18\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U531/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[18\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[18\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U435/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[19\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U26/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[19\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[19\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U402/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[21\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U515/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[21\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[21\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U436/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[22\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U285/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[22\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[22\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U403/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[23\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U26/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[23\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[23\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U437/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[24\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U515/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[24\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[24\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U404/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[25\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U581/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[25\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[25\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U438/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[26\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U285/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[26\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[26\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U405/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[27\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U285/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[27\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[27\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U439/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[28\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U515/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[28\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[28\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U440/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[29\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U285/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[29\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[29\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U406/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[30\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U285/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[30\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[30\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U407/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[31\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U531/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[31\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[31\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U408/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[32\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U531/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[32\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[32\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U409/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[33\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U285/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[33\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[33\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U410/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[34\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U581/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[34\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[34\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U411/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[35\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U581/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[35\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[35\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U412/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[40\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U285/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[40\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[40\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U441/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[41\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U26/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[41\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[41\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U413/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[44\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U515/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[44\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[44\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U442/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[45\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U26/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[45\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[45\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U414/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[46\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U531/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[46\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[46\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U415/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[48\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U531/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[48\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[48\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U443/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[50\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U531/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[50\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[50\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U452/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[58\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U581/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[58\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[58\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U416/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[60\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U581/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[60\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[60\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U453/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[61\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U26/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[61\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[61\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U444/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[63\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U285/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[63\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[63\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U417/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[65\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U581/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[65\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[65\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U445/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[66\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U515/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[66\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[66\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U418/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[67\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U515/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[67\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[67\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U446/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[69\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U515/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[69\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[69\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U419/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[70\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U531/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[70\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[70\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U805/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[72\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U581/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[72\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[72\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U807/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[75\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U531/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[75\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[75\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U809/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[79\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U531/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[79\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[79\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U815/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[81\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U285/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[81\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[81\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U803/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[83\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U581/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[83\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[83\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U420/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[87\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U285/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[87\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[87\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U421/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[90\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U285/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[90\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[90\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U422/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[91\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U581/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[91\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[91\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U423/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[97\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U26/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[97\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[97\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U424/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[98\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U26/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[98\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[98\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U425/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[101\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U531/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[101\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[101\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U447/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[102\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U515/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[102\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[102\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U448/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[103\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U285/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[103\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[103\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U426/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[104\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U531/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[104\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[104\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U427/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[107\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U285/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[107\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[107\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U428/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[108\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U285/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[108\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[108\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U429/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[110\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U531/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[110\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[110\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U430/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[115\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U581/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[115\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[115\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U449/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[116\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U285/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[116\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[116\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U431/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[118\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U581/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[118\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[118\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U450/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[122\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U515/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[122\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[122\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U386/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[123\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U531/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[123\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[123\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U451/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[124\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U581/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[124\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[124\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U755/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[125\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U515/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[125\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[125\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U432/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[153\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U581/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[153\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[153\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U387/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[0\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U275/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[0\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[0\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U388/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[1\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U305/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[1\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[1\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U389/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[3\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U276/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[3\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[3\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U390/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[4\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U305/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[4\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[4\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U433/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[5\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U275/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[5\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[5\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U391/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[6\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U276/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[6\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[6\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U392/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[7\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U276/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[7\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[7\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U434/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[8\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U305/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[8\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[8\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U393/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[9\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U276/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[9\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[9\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U394/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[10\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U274/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[10\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[10\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U395/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[11\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U276/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[11\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[11\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U396/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[12\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U278/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[12\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[12\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U397/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[13\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U276/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[13\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[13\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U398/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[14\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U305/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[14\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[14\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U399/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[15\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U278/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[15\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[15\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U400/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[17\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U276/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[17\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[17\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U401/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[18\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U344/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[18\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[18\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U435/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[19\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U278/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[19\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[19\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U454/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[20\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U274/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[20\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[20\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U402/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[21\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U275/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[21\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[21\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U436/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[22\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U276/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[22\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[22\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U403/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[23\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U275/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[23\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[23\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U437/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[24\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U305/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[24\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[24\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U404/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[25\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U305/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[25\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[25\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U438/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[26\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U344/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[26\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[26\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U405/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[27\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U305/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[27\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[27\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U439/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[28\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U278/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[28\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[28\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U440/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[29\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U278/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[29\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[29\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U406/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[30\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U275/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[30\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[30\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U407/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[31\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U276/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[31\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[31\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U408/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[32\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U275/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[32\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[32\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U409/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[33\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U305/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[33\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[33\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U410/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[34\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U15/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[34\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[34\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U411/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[35\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U344/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[35\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[35\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U412/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[40\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U278/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[40\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[40\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U441/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[41\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U275/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[41\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[41\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U455/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[43\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U305/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[43\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[43\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U413/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[44\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U278/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[44\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[44\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U442/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[45\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U274/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[45\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[45\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U415/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[48\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U278/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[48\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[48\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U443/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[50\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U278/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[50\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[50\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U452/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[58\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U275/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[58\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[58\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U416/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[60\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U276/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[60\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[60\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U444/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[63\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U276/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[63\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[63\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U417/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[65\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U278/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[65\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[65\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U445/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[66\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U305/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[66\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[66\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U418/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[67\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U276/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[67\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[67\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U446/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[69\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U275/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[69\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[69\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U419/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[70\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U305/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[70\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[70\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U805/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[72\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U275/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[72\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[72\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U807/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[75\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U305/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[75\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[75\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U809/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[79\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U278/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[79\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[79\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U815/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[81\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U275/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[81\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[81\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U803/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[83\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U344/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[83\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[83\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U420/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[87\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U274/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[87\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[87\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U421/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[90\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U344/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[90\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[90\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U422/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[91\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U344/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[91\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[91\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U423/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[97\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U276/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[97\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[97\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U424/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[98\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U278/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[98\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[98\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U425/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[101\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U275/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[101\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[101\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U447/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[102\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U305/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[102\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[102\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U448/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[103\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U275/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[103\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[103\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U426/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[104\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U278/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[104\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[104\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U427/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[107\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U305/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[107\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[107\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U428/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[108\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U305/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[108\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[108\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U429/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[110\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U305/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[110\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[110\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U430/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[115\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U275/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[115\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[115\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U449/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[116\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U276/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[116\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[116\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U431/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[118\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U305/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[118\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[118\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U456/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[120\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U278/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[120\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[120\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U457/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[121\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U276/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[121\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[121\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U450/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[122\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U276/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[122\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[122\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U451/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[124\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U305/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[124\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[124\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U755/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[125\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U305/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[125\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[125\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U458/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[126\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U305/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[126\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[126\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U432/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[153\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U278/Y cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[153\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[153\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U387/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[0\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U579/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[0\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[0\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U388/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[1\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U666/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[1\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[1\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U389/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[3\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U279/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[3\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[3\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U390/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[4\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U666/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[4\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[4\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U391/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[6\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U279/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[6\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[6\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U392/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[7\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U666/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[7\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[7\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U393/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[9\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U579/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[9\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[9\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U394/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[10\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U579/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[10\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[10\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U395/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[11\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U579/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[11\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[11\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U396/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[12\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U666/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[12\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[12\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U397/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[13\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U666/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[13\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[13\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U398/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[14\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U280/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[14\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[14\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U399/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[15\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U666/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[15\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[15\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U400/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[17\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U665/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[17\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[17\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U401/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[18\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U280/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[18\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[18\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U402/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[21\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U579/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[21\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[21\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U403/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[23\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U665/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[23\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[23\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U404/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[25\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U665/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[25\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[25\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U405/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[27\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U665/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[27\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[27\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U406/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[30\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U579/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[30\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[30\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U407/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[31\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U579/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[31\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[31\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U408/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[32\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U279/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[32\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[32\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U409/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[33\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U665/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[33\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[33\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U410/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[34\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U665/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[34\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[34\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U411/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[35\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U279/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[35\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[35\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U412/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[40\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U279/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[40\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[40\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U455/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[43\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U666/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[43\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[43\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U413/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[44\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U666/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[44\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[44\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U414/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[46\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U666/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[46\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[46\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U415/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[48\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U579/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[48\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[48\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U452/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[58\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U579/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[58\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[58\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U416/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[60\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U666/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[60\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[60\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U453/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[61\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U279/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[61\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[61\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U417/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[65\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U579/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[65\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[65\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U418/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[67\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U665/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[67\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[67\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U419/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[70\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U579/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[70\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[70\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U805/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[72\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U280/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[72\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[72\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U807/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[75\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U666/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[75\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[75\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U809/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[79\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U666/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[79\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[79\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U803/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[83\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U665/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[83\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[83\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U420/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[87\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U665/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[87\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[87\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U421/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[90\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U279/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[90\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[90\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U422/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[91\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U579/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[91\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[91\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U423/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[97\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U280/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[97\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[97\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U424/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[98\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U665/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[98\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[98\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U425/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[101\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U666/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[101\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[101\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U426/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[104\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U665/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[104\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[104\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U427/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[107\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U665/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[107\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[107\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U428/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[108\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U279/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[108\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[108\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U429/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[110\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U579/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[110\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[110\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U430/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[115\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U666/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[115\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[115\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U431/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[118\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U579/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[118\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[118\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U456/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[120\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U279/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[120\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[120\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U457/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[121\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U279/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[121\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[121\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U755/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[125\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U666/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[125\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[125\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U458/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[126\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U665/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[126\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[126\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U432/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[153\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U579/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[153\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[153\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U387/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[0\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U768/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[0\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[0\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U388/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[1\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[1\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[1\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U389/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[3\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[3\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[3\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U390/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[4\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U768/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[4\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[4\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U433/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[5\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U768/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[5\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[5\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U391/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[6\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[6\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[6\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U392/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[7\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[7\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[7\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U434/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[8\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[8\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[8\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U393/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[9\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U768/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[9\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[9\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U394/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[10\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[10\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[10\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U395/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[11\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[11\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[11\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U396/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[12\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[12\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[12\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U397/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[13\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U768/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[13\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[13\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U398/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[14\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U768/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[14\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[14\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U399/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[15\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[15\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[15\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U400/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[17\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[17\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[17\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U401/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[18\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U768/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[18\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[18\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U435/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[19\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[19\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[19\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U454/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[20\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[20\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[20\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U402/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[21\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[21\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[21\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U436/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[22\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U768/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[22\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[22\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U403/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[23\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U768/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[23\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[23\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U437/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[24\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[24\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[24\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U404/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[25\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[25\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[25\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U438/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[26\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[26\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[26\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U405/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[27\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[27\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[27\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U439/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[28\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[28\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[28\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U440/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[29\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U768/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[29\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[29\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U406/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[30\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U768/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[30\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[30\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U407/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[31\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[31\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[31\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U408/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[32\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[32\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[32\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U409/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[33\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[33\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[33\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U410/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[34\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U768/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[34\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[34\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U411/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[35\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[35\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[35\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U412/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[40\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[40\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[40\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U441/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[41\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[41\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[41\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U455/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[43\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U768/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[43\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[43\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U413/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[44\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[44\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[44\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U442/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[45\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[45\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[45\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U414/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[46\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[46\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[46\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U415/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[48\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U768/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[48\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[48\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U443/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[50\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[50\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[50\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U416/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[60\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[60\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[60\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U444/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[63\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U768/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[63\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[63\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U417/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[65\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[65\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[65\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U445/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[66\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[66\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[66\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U418/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[67\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[67\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[67\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U446/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[69\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[69\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[69\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U419/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[70\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[70\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[70\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U805/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[72\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U768/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[72\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[72\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U807/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[75\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[75\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[75\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U809/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[79\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U768/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[79\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[79\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U815/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[81\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[81\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[81\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U803/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[83\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[83\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[83\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U420/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[87\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[87\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[87\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U421/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[90\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[90\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[90\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U422/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[91\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[91\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[91\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U423/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[97\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U768/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[97\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[97\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U424/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[98\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U768/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[98\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[98\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U425/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[101\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[101\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[101\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U447/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[102\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U768/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[102\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[102\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U448/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[103\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[103\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[103\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U426/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[104\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U768/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[104\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[104\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U427/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[107\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[107\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[107\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U428/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[108\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[108\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[108\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U429/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[110\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[110\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[110\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U430/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[115\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[115\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[115\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U449/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[116\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[116\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[116\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U431/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[118\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U768/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[118\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[118\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U456/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[120\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[120\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[120\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U457/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[121\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[121\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[121\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U450/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[122\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U768/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[122\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[122\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U451/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[124\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[124\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[124\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U755/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[125\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[125\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[125\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U458/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[126\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U767/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[126\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[126\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U432/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[153\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U766/Y cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[153\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[153\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U387/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[0\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U7/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[0\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[0\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U388/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[1\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U9/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[1\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[1\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U389/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[3\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U8/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[3\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[3\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U390/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[4\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U6/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[4\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[4\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U433/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[5\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U9/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[5\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[5\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U391/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[6\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U5/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[6\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[6\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U392/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[7\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U5/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[7\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[7\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U434/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[8\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U11/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[8\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[8\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U393/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[9\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U6/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[9\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[9\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U394/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[10\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U10/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[10\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[10\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U395/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[11\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U10/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[11\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[11\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U396/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[12\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U10/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[12\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[12\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U397/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[13\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U9/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[13\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[13\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U398/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[14\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U11/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[14\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[14\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U399/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[15\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U10/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[15\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[15\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U400/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[17\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U5/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[17\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[17\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U401/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[18\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U9/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[18\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[18\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U435/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[19\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U11/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[19\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[19\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U402/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[21\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U9/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[21\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[21\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U436/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[22\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U5/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[22\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[22\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U403/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[23\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U11/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[23\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[23\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U437/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[24\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U9/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[24\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[24\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U404/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[25\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U5/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[25\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[25\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U438/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[26\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U9/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[26\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[26\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U405/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[27\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U6/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[27\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[27\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U439/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[28\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U8/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[28\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[28\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U440/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[29\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U6/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[29\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[29\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U406/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[30\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U10/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[30\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[30\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U407/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[31\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U7/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[31\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[31\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U408/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[32\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U11/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[32\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[32\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U409/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[33\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U8/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[33\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[33\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U410/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[34\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U11/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[34\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[34\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U411/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[35\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U5/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[35\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[35\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U412/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[40\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U7/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[40\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[40\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U441/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[41\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U10/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[41\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[41\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U413/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[44\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U7/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[44\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[44\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U442/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[45\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U11/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[45\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[45\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U414/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[46\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U8/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[46\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[46\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U415/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[48\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U7/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[48\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[48\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U443/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[50\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U5/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[50\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[50\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U452/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[58\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U11/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[58\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[58\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U416/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[60\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U8/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[60\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[60\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U453/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[61\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U5/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[61\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[61\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U444/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[63\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U11/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[63\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[63\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U417/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[65\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U10/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[65\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[65\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U445/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[66\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U11/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[66\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[66\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U418/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[67\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U10/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[67\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[67\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U446/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[69\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U6/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[69\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[69\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U419/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[70\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U7/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[70\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[70\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U805/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[72\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U9/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[72\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[72\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U807/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[75\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U11/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[75\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[75\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U809/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[79\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U9/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[79\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[79\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U815/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[81\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U11/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[81\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[81\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U803/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[83\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U6/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[83\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[83\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U420/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[87\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U8/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[87\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[87\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U421/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[90\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U11/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[90\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[90\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U422/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[91\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U6/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[91\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[91\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U423/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[97\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U6/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[97\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[97\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U424/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[98\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U7/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[98\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[98\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U425/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[101\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U8/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[101\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[101\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U447/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[102\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U7/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[102\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[102\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U448/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[103\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U11/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[103\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[103\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U426/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[104\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U7/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[104\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[104\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U427/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[107\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U8/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[107\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[107\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U428/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[108\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U6/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[108\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[108\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U429/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[110\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U9/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[110\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[110\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U430/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[115\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U7/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[115\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[115\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U449/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[116\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U11/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[116\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[116\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U431/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[118\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U9/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[118\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[118\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U450/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[122\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U8/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[122\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[122\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U451/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[124\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U10/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[124\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[124\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U432/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[153\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U10/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[153\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[153\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U433/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[5\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U666/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[5\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[5\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U434/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[8\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U579/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[8\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[8\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U435/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[19\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U665/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[19\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[19\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U454/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[20\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U666/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[20\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[20\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U436/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[22\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U579/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[22\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[22\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U437/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[24\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U279/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[24\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[24\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U438/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[26\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U279/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[26\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[26\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U440/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[29\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U666/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[29\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[29\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U441/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[41\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U579/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[41\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[41\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U442/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[45\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U665/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[45\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[45\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U443/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[50\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U665/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[50\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[50\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U444/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[63\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U280/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[63\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[63\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U445/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[66\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U279/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[66\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[66\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U446/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[69\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U666/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[69\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[69\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U815/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[81\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U579/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[81\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[81\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U447/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[102\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U280/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[102\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[102\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U448/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[103\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U666/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[103\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[103\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U449/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[116\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U666/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[116\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[116\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U450/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[122\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U665/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[122\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[122\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U451/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[124\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U579/Y cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[124\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[124\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U454/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[20\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U6/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[20\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[20\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U455/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[43\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U10/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[43\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[43\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U456/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[120\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U9/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[120\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[120\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U457/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[121\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U7/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[121\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[121\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U458/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[126\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U5/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[126\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[126\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U433/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[5\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U145/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[5\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[5\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U434/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[8\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U145/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[8\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[8\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U435/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[19\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U148/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[19\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[19\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U454/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[20\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U143/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[20\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[20\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U436/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[22\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U146/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[22\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[22\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U437/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[24\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U143/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[24\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[24\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U438/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[26\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U146/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[26\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[26\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U439/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[28\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U146/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[28\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[28\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U440/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[29\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U148/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[29\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[29\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U441/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[41\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U146/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[41\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[41\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U442/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[45\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U143/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[45\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[45\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U443/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[50\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U148/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[50\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[50\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U444/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[63\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U148/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[63\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[63\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U445/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[66\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U148/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[66\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[66\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U446/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[69\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U143/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[69\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[69\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U815/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[81\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U145/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[81\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[81\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U447/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[102\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U148/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[102\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[102\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U448/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[103\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U143/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[103\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[103\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U449/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[116\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U142/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[116\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[116\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U450/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[122\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U147/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[122\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[122\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U451/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[124\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U142/Y cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[124\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[124\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U452/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[58\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U283/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[58\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[58\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U453/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[61\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U283/Y cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[61\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[61\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U454/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[20\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U26/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[20\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[20\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U455/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[43\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U515/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[43\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[43\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U456/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[120\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U285/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[120\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[120\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U457/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[121\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U515/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[121\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[121\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U458/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[126\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U531/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[126\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[126\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U755/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[125\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U9/Y cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[125\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[125\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U354/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[145\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U285/Y cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[145\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[145\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U623/Y cache_controller_U/cache_sram_dm_U/U357/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[19] cache_controller_U/cache_sram_dm_U/U357/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U725/Y cache_controller_U/cache_sram_dm_U/U356/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[18] cache_controller_U/cache_sram_dm_U/U356/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U757/Y cache_controller_U/cache_sram_dm_U/U355/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[20] cache_controller_U/cache_sram_dm_U/U355/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U218/Y cache_controller_U/cache_sram_dm_U/U349/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[8] cache_controller_U/cache_sram_dm_U/U349/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1218/Y cache_controller_U/cache_sram_dm_U/U347/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[6] cache_controller_U/cache_sram_dm_U/U347/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U589/Y cache_controller_U/cache_sram_dm_U/U346/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[5] cache_controller_U/cache_sram_dm_U/U346/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U153/Y cache_controller_U/cache_sram_dm_U/U342/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[13] cache_controller_U/cache_sram_dm_U/U342/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U75/Y cache_controller_U/cache_sram_dm_U/U336/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[28] cache_controller_U/cache_sram_dm_U/U336/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U484/Y cache_controller_U/cache_sram_dm_U/U331/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[11] cache_controller_U/cache_sram_dm_U/U331/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U653/Y cache_controller_U/cache_sram_dm_U/U330/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[9] cache_controller_U/cache_sram_dm_U/U330/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U1259/Y cache_controller_U/cache_sram_dm_U/U163/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U130/Y cache_controller_U/cache_sram_dm_U/U163/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U493/Y cache_controller_U/cache_sram_dm_U/U163/A2 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_dm_U/U844/Y cache_controller_U/cache_sram_dm_U/U163/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U229/Y cache_controller_U/U188/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U17/Y cache_controller_U/U188/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U4/Y cache_controller_U/U188/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U490/Y cache_controller_U/U188/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U224/Y cache_controller_U/U152/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U17/Y cache_controller_U/U152/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U4/Y cache_controller_U/U152/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U19/Y cache_controller_U/U152/B1 (0.000:0.000:0.000))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE U43)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.479:0.479:0.479) (0.346:0.348:0.348))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE U42)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.479:0.479:0.479) (0.346:0.348:0.348))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE U41)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.479:0.479:0.479) (0.346:0.348:0.348))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE U40)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.079:0.079:0.079) (0.084:0.084:0.084))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE U39)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.464:0.476:0.476) (0.334:0.344:0.344))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE U38)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.497:0.497:0.497) (0.385:0.385:0.385))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE U37)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.072:0.072:0.072) (0.079:0.079:0.079))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE U36)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.288:0.292:0.292) (0.229:0.230:0.230))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE U35)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.278:0.278:0.278) (0.209:0.209:0.209))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE U34)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.464:0.464:0.464) (0.334:0.336:0.336))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE U33)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.295:0.298:0.298) (0.244:0.245:0.245))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE U32)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.464:0.464:0.464) (0.334:0.336:0.336))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE U31)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.294:0.294:0.294) (0.220:0.220:0.220))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE U30)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.464:0.464:0.464) (0.334:0.336:0.336))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE U29)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.464:0.464:0.464) (0.334:0.336:0.336))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE U28)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.279:0.279:0.279) (0.181:0.181:0.181))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE U27)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.464:0.464:0.464) (0.334:0.336:0.336))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE U26)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.464:0.464:0.464) (0.334:0.336:0.336))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE U25)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.464:0.464:0.464) (0.334:0.336:0.336))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE U24)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.479:0.479:0.479) (0.346:0.348:0.348))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE U23)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.464:0.464:0.464) (0.334:0.336:0.336))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE U22)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.464:0.465:0.465) (0.334:0.336:0.336))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE U21)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.464:0.465:0.465) (0.334:0.336:0.336))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE U20)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.464:0.465:0.465) (0.334:0.336:0.336))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE U19)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.464:0.465:0.465) (0.334:0.336:0.336))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE U18)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.464:0.465:0.465) (0.334:0.336:0.336))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE U17)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.464:0.465:0.465) (0.334:0.336:0.336))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE U16)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.464:0.464:0.464) (0.334:0.336:0.336))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE U15)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.464:0.464:0.464) (0.334:0.336:0.336))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE U14)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.464:0.464:0.464) (0.334:0.336:0.336))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE U13)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.464:0.464:0.464) (0.334:0.336:0.336))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE U12)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.464:0.464:0.464) (0.334:0.336:0.336))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE U11)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.479:0.479:0.479) (0.346:0.348:0.348))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE U10)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.479:0.479:0.479) (0.346:0.348:0.348))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE U9)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.287:0.292:0.292) (0.230:0.230:0.230))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX4")
  (INSTANCE U8)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.115:0.116:0.116) (0.131:0.133:0.133))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX12")
  (INSTANCE U7)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.298:0.301:0.301) (0.316:0.318:0.318))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE U6)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.104:0.104:0.104) (0.069:0.075:0.075))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE U5)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.316:0.317:0.317) (0.217:0.217:0.217))
    )
  )
)
(CELL
  (CELLTYPE "BUFX4")
  (INSTANCE U4)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.120:0.120:0.120) (0.114:0.114:0.114))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE U3)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.098:0.098:0.098) (0.103:0.103:0.103))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE U2)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.248:0.248:0.248) (0.160:0.160:0.160))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE U1)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.040:0.040:0.040) (0.034:0.034:0.034))
    )
  )
)
(CELL
  (CELLTYPE "AOI221X4")
  (INSTANCE cache_controller_U/U549)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.349:0.349:0.349) (0.246:0.246:0.246))
    (IOPATH A1 Y (0.379:0.379:0.379) (0.234:0.234:0.234))
    (IOPATH B0 Y (0.412:0.412:0.412) (0.272:0.272:0.272))
    (IOPATH B1 Y (0.385:0.385:0.385) (0.241:0.241:0.241))
    (IOPATH C0 Y (0.298:0.300:0.300) (0.193:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "AOI221X4")
  (INSTANCE cache_controller_U/U548)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.391:0.391:0.391) (0.248:0.248:0.248))
    (IOPATH A1 Y (0.374:0.374:0.374) (0.233:0.233:0.233))
    (IOPATH B0 Y (0.416:0.416:0.416) (0.275:0.275:0.275))
    (IOPATH B1 Y (0.397:0.397:0.397) (0.250:0.250:0.250))
    (IOPATH C0 Y (0.298:0.299:0.299) (0.193:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "AOI221X4")
  (INSTANCE cache_controller_U/U547)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.391:0.391:0.391) (0.248:0.248:0.248))
    (IOPATH A1 Y (0.379:0.379:0.379) (0.234:0.234:0.234))
    (IOPATH B0 Y (0.416:0.416:0.416) (0.275:0.275:0.275))
    (IOPATH B1 Y (0.393:0.393:0.393) (0.249:0.249:0.249))
    (IOPATH C0 Y (0.291:0.291:0.291) (0.179:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "AOI221X4")
  (INSTANCE cache_controller_U/U546)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.349:0.349:0.349) (0.246:0.246:0.246))
    (IOPATH A1 Y (0.379:0.379:0.379) (0.234:0.234:0.234))
    (IOPATH B0 Y (0.412:0.412:0.412) (0.272:0.272:0.272))
    (IOPATH B1 Y (0.396:0.396:0.396) (0.249:0.249:0.249))
    (IOPATH C0 Y (0.298:0.300:0.300) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "AOI221X4")
  (INSTANCE cache_controller_U/U545)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.349:0.349:0.349) (0.246:0.246:0.246))
    (IOPATH A1 Y (0.363:0.363:0.363) (0.227:0.227:0.227))
    (IOPATH B0 Y (0.412:0.412:0.412) (0.272:0.272:0.272))
    (IOPATH B1 Y (0.397:0.397:0.397) (0.250:0.250:0.250))
    (IOPATH C0 Y (0.278:0.280:0.280) (0.161:0.162:0.162))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/U544)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.486:0.490:0.490) (0.385:0.387:0.387))
    )
  )
)
(CELL
  (CELLTYPE "AOI221X4")
  (INSTANCE cache_controller_U/U543)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.339:0.339:0.339) (0.239:0.239:0.239))
    (IOPATH A1 Y (0.368:0.368:0.368) (0.226:0.226:0.226))
    (IOPATH B0 Y (0.402:0.402:0.402) (0.265:0.265:0.265))
    (IOPATH B1 Y (0.382:0.382:0.382) (0.242:0.242:0.242))
    (IOPATH C0 Y (0.268:0.270:0.270) (0.153:0.154:0.154))
    )
  )
)
(CELL
  (CELLTYPE "AOI221X4")
  (INSTANCE cache_controller_U/U542)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.391:0.391:0.391) (0.248:0.248:0.248))
    (IOPATH A1 Y (0.363:0.363:0.363) (0.227:0.227:0.227))
    (IOPATH B0 Y (0.416:0.416:0.416) (0.275:0.275:0.275))
    (IOPATH B1 Y (0.385:0.385:0.385) (0.241:0.241:0.241))
    (IOPATH C0 Y (0.298:0.299:0.299) (0.193:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/U541)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.490:0.493:0.493) (0.393:0.394:0.394))
    )
  )
)
(CELL
  (CELLTYPE "AOI221X4")
  (INSTANCE cache_controller_U/U540)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.380:0.380:0.380) (0.241:0.241:0.241))
    (IOPATH A1 Y (0.368:0.368:0.368) (0.226:0.226:0.226))
    (IOPATH B0 Y (0.405:0.405:0.405) (0.267:0.267:0.267))
    (IOPATH B1 Y (0.386:0.386:0.386) (0.243:0.243:0.243))
    (IOPATH C0 Y (0.288:0.288:0.288) (0.185:0.185:0.185))
    )
  )
)
(CELL
  (CELLTYPE "AOI221X4")
  (INSTANCE cache_controller_U/U539)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.365:0.365:0.365) (0.230:0.230:0.230))
    (IOPATH A1 Y (0.338:0.338:0.338) (0.209:0.209:0.209))
    (IOPATH B0 Y (0.391:0.391:0.391) (0.256:0.256:0.256))
    (IOPATH B1 Y (0.372:0.372:0.372) (0.232:0.232:0.232))
    (IOPATH C0 Y (0.273:0.274:0.274) (0.174:0.175:0.175))
    )
  )
)
(CELL
  (CELLTYPE "AOI221X4")
  (INSTANCE cache_controller_U/U538)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.391:0.391:0.391) (0.248:0.248:0.248))
    (IOPATH A1 Y (0.374:0.374:0.374) (0.233:0.233:0.233))
    (IOPATH B0 Y (0.416:0.416:0.416) (0.275:0.275:0.275))
    (IOPATH B1 Y (0.393:0.393:0.393) (0.249:0.249:0.249))
    (IOPATH C0 Y (0.298:0.300:0.300) (0.193:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "AOI221X4")
  (INSTANCE cache_controller_U/U537)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.339:0.339:0.339) (0.239:0.239:0.239))
    (IOPATH A1 Y (0.367:0.367:0.367) (0.226:0.226:0.226))
    (IOPATH B0 Y (0.402:0.402:0.402) (0.265:0.265:0.265))
    (IOPATH B1 Y (0.386:0.386:0.386) (0.243:0.243:0.243))
    (IOPATH C0 Y (0.280:0.282:0.282) (0.172:0.172:0.172))
    )
  )
)
(CELL
  (CELLTYPE "AOI221X4")
  (INSTANCE cache_controller_U/U536)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.339:0.339:0.339) (0.239:0.239:0.239))
    (IOPATH A1 Y (0.368:0.368:0.368) (0.226:0.226:0.226))
    (IOPATH B0 Y (0.402:0.402:0.402) (0.265:0.265:0.265))
    (IOPATH B1 Y (0.386:0.386:0.386) (0.243:0.243:0.243))
    (IOPATH C0 Y (0.268:0.270:0.270) (0.153:0.154:0.154))
    )
  )
)
(CELL
  (CELLTYPE "AOI221X4")
  (INSTANCE cache_controller_U/U535)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.349:0.349:0.349) (0.246:0.246:0.246))
    (IOPATH A1 Y (0.379:0.379:0.379) (0.234:0.234:0.234))
    (IOPATH B0 Y (0.412:0.412:0.412) (0.272:0.272:0.272))
    (IOPATH B1 Y (0.397:0.397:0.397) (0.250:0.250:0.250))
    (IOPATH C0 Y (0.298:0.300:0.300) (0.193:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/U534)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.487:0.490:0.490) (0.386:0.386:0.386))
    )
  )
)
(CELL
  (CELLTYPE "AOI221X4")
  (INSTANCE cache_controller_U/U533)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.339:0.339:0.339) (0.239:0.239:0.239))
    (IOPATH A1 Y (0.368:0.368:0.368) (0.226:0.226:0.226))
    (IOPATH B0 Y (0.402:0.402:0.402) (0.265:0.265:0.265))
    (IOPATH B1 Y (0.386:0.386:0.386) (0.243:0.243:0.243))
    (IOPATH C0 Y (0.288:0.290:0.290) (0.185:0.185:0.185))
    )
  )
)
(CELL
  (CELLTYPE "AOI221X4")
  (INSTANCE cache_controller_U/U532)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.349:0.349:0.349) (0.246:0.246:0.246))
    (IOPATH A1 Y (0.386:0.388:0.388) (0.228:0.231:0.231))
    (IOPATH B0 Y (0.412:0.412:0.412) (0.272:0.272:0.272))
    (IOPATH B1 Y (0.393:0.393:0.393) (0.249:0.249:0.249))
    (IOPATH C0 Y (0.298:0.300:0.300) (0.193:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/U531)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.487:0.490:0.490) (0.386:0.388:0.388))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/U530)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.488:0.491:0.491) (0.387:0.388:0.388))
    )
  )
)
(CELL
  (CELLTYPE "AOI221X4")
  (INSTANCE cache_controller_U/U529)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.391:0.391:0.391) (0.248:0.248:0.248))
    (IOPATH A1 Y (0.363:0.363:0.363) (0.227:0.227:0.227))
    (IOPATH B0 Y (0.416:0.416:0.416) (0.275:0.275:0.275))
    (IOPATH B1 Y (0.385:0.385:0.385) (0.241:0.241:0.241))
    (IOPATH C0 Y (0.291:0.291:0.291) (0.179:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "AOI221X4")
  (INSTANCE cache_controller_U/U528)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.349:0.349:0.349) (0.246:0.246:0.246))
    (IOPATH A1 Y (0.379:0.379:0.379) (0.234:0.234:0.234))
    (IOPATH B0 Y (0.412:0.412:0.412) (0.272:0.272:0.272))
    (IOPATH B1 Y (0.403:0.403:0.403) (0.242:0.246:0.246))
    (IOPATH C0 Y (0.298:0.300:0.300) (0.193:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/U527)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.487:0.490:0.490) (0.386:0.386:0.386))
    )
  )
)
(CELL
  (CELLTYPE "AOI221X4")
  (INSTANCE cache_controller_U/U526)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.400:0.400:0.400) (0.254:0.254:0.254))
    (IOPATH A1 Y (0.388:0.388:0.388) (0.240:0.240:0.240))
    (IOPATH B0 Y (0.425:0.425:0.425) (0.281:0.281:0.281))
    (IOPATH B1 Y (0.405:0.405:0.405) (0.255:0.255:0.255))
    (IOPATH C0 Y (0.288:0.290:0.290) (0.166:0.168:0.168))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/U525)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.491:0.493:0.493) (0.393:0.395:0.395))
    )
  )
)
(CELL
  (CELLTYPE "AOI221X4")
  (INSTANCE cache_controller_U/U524)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.391:0.391:0.391) (0.248:0.248:0.248))
    (IOPATH A1 Y (0.379:0.379:0.379) (0.234:0.234:0.234))
    (IOPATH B0 Y (0.416:0.416:0.416) (0.275:0.275:0.275))
    (IOPATH B1 Y (0.396:0.396:0.396) (0.249:0.249:0.249))
    (IOPATH C0 Y (0.298:0.299:0.299) (0.193:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/U523)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.488:0.492:0.492) (0.389:0.389:0.389))
    )
  )
)
(CELL
  (CELLTYPE "AOI221X4")
  (INSTANCE cache_controller_U/U522)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.380:0.380:0.380) (0.241:0.241:0.241))
    (IOPATH A1 Y (0.367:0.367:0.367) (0.226:0.226:0.226))
    (IOPATH B0 Y (0.405:0.405:0.405) (0.267:0.267:0.267))
    (IOPATH B1 Y (0.385:0.386:0.386) (0.242:0.242:0.242))
    (IOPATH C0 Y (0.288:0.288:0.288) (0.185:0.185:0.185))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/U521)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.486:0.490:0.490) (0.385:0.387:0.387))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/U520)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.486:0.490:0.490) (0.385:0.387:0.387))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U519)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.418:0.418:0.418) (0.170:0.170:0.170))
    (IOPATH A1 Y (0.412:0.412:0.412) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.510:0.510:0.510) (0.227:0.227:0.227))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.518:0.518:0.518) (0.245:0.245:0.245))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U518)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.418:0.418:0.418) (0.170:0.170:0.170))
    (IOPATH A1 Y (0.412:0.412:0.412) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.513:0.513:0.513) (0.223:0.223:0.223))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.521:0.521:0.521) (0.248:0.248:0.248))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U517)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.381:0.381:0.381) (0.152:0.152:0.152))
    (IOPATH A1 Y (0.412:0.412:0.412) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.513:0.513:0.513) (0.223:0.223:0.223))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.521:0.521:0.521) (0.248:0.248:0.248))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U516)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.381:0.381:0.381) (0.152:0.152:0.152))
    (IOPATH A1 Y (0.412:0.412:0.412) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.513:0.513:0.513) (0.223:0.223:0.223))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.521:0.521:0.521) (0.248:0.248:0.248))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U515)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.418:0.418:0.418) (0.170:0.170:0.170))
    (IOPATH A1 Y (0.412:0.412:0.412) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.479:0.479:0.479) (0.207:0.207:0.207))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.518:0.518:0.518) (0.245:0.245:0.245))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U514)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.427:0.427:0.427) (0.175:0.175:0.175))
    (IOPATH A1 Y (0.412:0.412:0.412) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.394:0.394:0.394) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.512:0.512:0.512) (0.190:0.190:0.190))
    (IOPATH C0 Y (0.526:0.526:0.526) (0.252:0.252:0.252))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U513)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.415:0.415:0.415) (0.175:0.175:0.175))
    (IOPATH A1 Y (0.404:0.404:0.404) (0.163:0.163:0.163))
    (IOPATH B0 Y (0.453:0.453:0.453) (0.228:0.228:0.228))
    (IOPATH B1 Y (0.411:0.411:0.411) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.464:0.464:0.464) (0.189:0.189:0.189))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U512)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.415:0.415:0.415) (0.175:0.175:0.175))
    (IOPATH A1 Y (0.406:0.406:0.406) (0.163:0.163:0.163))
    (IOPATH B0 Y (0.513:0.513:0.513) (0.223:0.223:0.223))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.521:0.521:0.521) (0.248:0.248:0.248))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U511)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.415:0.415:0.415) (0.175:0.175:0.175))
    (IOPATH A1 Y (0.404:0.404:0.404) (0.163:0.163:0.163))
    (IOPATH B0 Y (0.513:0.513:0.513) (0.223:0.223:0.223))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.526:0.526:0.526) (0.252:0.252:0.252))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U510)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.415:0.415:0.415) (0.175:0.175:0.175))
    (IOPATH A1 Y (0.404:0.404:0.404) (0.163:0.163:0.163))
    (IOPATH B0 Y (0.513:0.513:0.513) (0.223:0.223:0.223))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.517:0.517:0.517) (0.245:0.245:0.245))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U509)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.415:0.415:0.415) (0.175:0.175:0.175))
    (IOPATH A1 Y (0.404:0.404:0.404) (0.163:0.163:0.163))
    (IOPATH B0 Y (0.453:0.453:0.453) (0.228:0.228:0.228))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.477:0.477:0.477) (0.246:0.246:0.246))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U508)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.392:0.392:0.392) (0.192:0.192:0.192))
    (IOPATH A1 Y (0.412:0.412:0.412) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.508:0.508:0.508) (0.221:0.221:0.221))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.517:0.517:0.517) (0.245:0.245:0.245))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U507)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.418:0.418:0.418) (0.170:0.170:0.170))
    (IOPATH A1 Y (0.412:0.412:0.412) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.513:0.513:0.513) (0.223:0.223:0.223))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.477:0.477:0.477) (0.246:0.246:0.246))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U506)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.392:0.392:0.392) (0.192:0.192:0.192))
    (IOPATH A1 Y (0.412:0.412:0.412) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.508:0.508:0.508) (0.221:0.221:0.221))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.517:0.517:0.517) (0.245:0.245:0.245))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U505)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.418:0.418:0.418) (0.170:0.170:0.170))
    (IOPATH A1 Y (0.412:0.412:0.412) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.513:0.513:0.513) (0.223:0.223:0.223))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.477:0.477:0.477) (0.246:0.246:0.246))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U504)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.392:0.392:0.392) (0.192:0.192:0.192))
    (IOPATH A1 Y (0.412:0.412:0.412) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.508:0.508:0.508) (0.221:0.221:0.221))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.517:0.517:0.517) (0.245:0.245:0.245))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U503)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.392:0.392:0.392) (0.192:0.192:0.192))
    (IOPATH A1 Y (0.412:0.412:0.412) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.508:0.508:0.508) (0.221:0.221:0.221))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.518:0.518:0.518) (0.245:0.245:0.245))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U502)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.418:0.418:0.418) (0.170:0.170:0.170))
    (IOPATH A1 Y (0.412:0.412:0.412) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.510:0.510:0.510) (0.227:0.227:0.227))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.477:0.477:0.477) (0.246:0.246:0.246))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U501)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.418:0.418:0.418) (0.170:0.170:0.170))
    (IOPATH A1 Y (0.412:0.412:0.412) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.510:0.510:0.510) (0.227:0.227:0.227))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.477:0.477:0.477) (0.246:0.246:0.246))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U500)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.378:0.378:0.378) (0.151:0.151:0.151))
    (IOPATH A1 Y (0.408:0.408:0.408) (0.162:0.162:0.162))
    (IOPATH B0 Y (0.390:0.390:0.390) (0.124:0.124:0.124))
    (IOPATH B1 Y (0.494:0.494:0.494) (0.184:0.184:0.184))
    (IOPATH C0 Y (0.513:0.513:0.513) (0.243:0.243:0.243))
    (IOPATH C1 Y (0.421:0.421:0.421) (0.134:0.134:0.134))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U499)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.382:0.382:0.382) (0.153:0.153:0.153))
    (IOPATH A1 Y (0.412:0.412:0.412) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.394:0.394:0.394) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.498:0.498:0.498) (0.185:0.185:0.185))
    (IOPATH C0 Y (0.517:0.517:0.517) (0.245:0.245:0.245))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U498)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.382:0.382:0.382) (0.153:0.153:0.153))
    (IOPATH A1 Y (0.412:0.412:0.412) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.508:0.508:0.508) (0.221:0.221:0.221))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.517:0.517:0.517) (0.245:0.245:0.245))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U497)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.315:0.315:0.315) (0.096:0.096:0.096))
    (IOPATH A1 Y (0.514:0.514:0.514) (0.168:0.168:0.168))
    (IOPATH B0 Y (0.394:0.394:0.394) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.471:0.471:0.471) (0.199:0.199:0.199))
    (IOPATH C0 Y (0.456:0.456:0.456) (0.216:0.216:0.216))
    (IOPATH C1 Y (0.501:0.501:0.501) (0.199:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/U496)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.263:0.264:0.264) (0.250:0.250:0.250))
    (IOPATH A1 Y (0.282:0.282:0.282) (0.352:0.352:0.352))
    (IOPATH B0 Y (0.279:0.279:0.279) (0.281:0.281:0.281))
    (IOPATH B1 Y (0.312:0.312:0.312) (0.411:0.411:0.411))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/U495)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.272:0.279:0.279) (0.258:0.268:0.268))
    (IOPATH A1 Y (0.282:0.282:0.282) (0.352:0.352:0.352))
    (IOPATH B0 Y (0.279:0.279:0.279) (0.281:0.281:0.281))
    (IOPATH B1 Y (0.312:0.312:0.312) (0.411:0.411:0.411))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/U494)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.272:0.277:0.277) (0.260:0.266:0.266))
    (IOPATH A1 Y (0.282:0.282:0.282) (0.352:0.352:0.352))
    (IOPATH B0 Y (0.279:0.279:0.279) (0.281:0.281:0.281))
    (IOPATH B1 Y (0.312:0.312:0.312) (0.411:0.411:0.411))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U493)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.393:0.396:0.396) (0.309:0.316:0.316))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U492)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.393:0.396:0.396) (0.309:0.314:0.314))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U491)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.392:0.395:0.395) (0.309:0.313:0.313))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U490)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.393:0.396:0.396) (0.310:0.316:0.316))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U489)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.394:0.397:0.397) (0.310:0.317:0.317))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U488)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.393:0.396:0.396) (0.310:0.314:0.314))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U487)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.393:0.396:0.396) (0.309:0.310:0.310))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U486)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.392:0.395:0.395) (0.309:0.310:0.310))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U485)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.392:0.395:0.395) (0.309:0.310:0.310))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U484)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.392:0.395:0.395) (0.309:0.310:0.310))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U483)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.393:0.396:0.396) (0.310:0.315:0.315))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U482)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.392:0.395:0.395) (0.309:0.316:0.316))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U481)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.393:0.396:0.396) (0.310:0.316:0.316))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U480)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.393:0.396:0.396) (0.310:0.310:0.310))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U479)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.392:0.395:0.395) (0.309:0.317:0.317))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U478)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.392:0.395:0.395) (0.309:0.310:0.310))
    )
  )
)
(CELL
  (CELLTYPE "AOI2BB1X1")
  (INSTANCE cache_controller_U/U477)
  (DELAY
    (ABSOLUTE
    (IOPATH A0N Y (0.378:0.378:0.378) (0.278:0.278:0.278))
    (IOPATH A1N Y (0.396:0.396:0.396) (0.285:0.289:0.289))
    (IOPATH B0 Y (0.338:0.338:0.338) (0.132:0.132:0.132))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U476)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.427:0.427:0.427) (0.175:0.175:0.175))
    (IOPATH A1 Y (0.390:0.390:0.390) (0.154:0.154:0.154))
    (IOPATH B0 Y (0.394:0.394:0.394) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.505:0.505:0.505) (0.188:0.188:0.188))
    (IOPATH C0 Y (0.526:0.526:0.526) (0.252:0.252:0.252))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U475)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.129:0.129) (0.135:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U474)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.418:0.418:0.418) (0.170:0.170:0.170))
    (IOPATH A1 Y (0.404:0.404:0.404) (0.163:0.163:0.163))
    (IOPATH B0 Y (0.479:0.479:0.479) (0.207:0.207:0.207))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.518:0.518:0.518) (0.245:0.245:0.245))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U473)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U472)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.418:0.418:0.418) (0.170:0.170:0.170))
    (IOPATH A1 Y (0.404:0.404:0.404) (0.163:0.163:0.163))
    (IOPATH B0 Y (0.479:0.479:0.479) (0.207:0.207:0.207))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.518:0.518:0.518) (0.245:0.245:0.245))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U471)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U470)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.418:0.418:0.418) (0.170:0.170:0.170))
    (IOPATH A1 Y (0.410:0.410:0.410) (0.163:0.163:0.163))
    (IOPATH B0 Y (0.479:0.479:0.479) (0.207:0.207:0.207))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.517:0.517:0.517) (0.245:0.245:0.245))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U469)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U468)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.094:0.122:0.122) (0.115:0.119:0.119))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U467)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.094:0.122:0.122) (0.115:0.119:0.119))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U466)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.392:0.392:0.392) (0.192:0.192:0.192))
    (IOPATH A1 Y (0.389:0.389:0.389) (0.155:0.155:0.155))
    (IOPATH B0 Y (0.508:0.508:0.508) (0.221:0.221:0.221))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.517:0.517:0.517) (0.245:0.245:0.245))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U465)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.131:0.131) (0.141:0.142:0.142))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U464)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.418:0.418:0.418) (0.170:0.170:0.170))
    (IOPATH A1 Y (0.410:0.410:0.410) (0.163:0.163:0.163))
    (IOPATH B0 Y (0.513:0.513:0.513) (0.223:0.223:0.223))
    (IOPATH B1 Y (0.411:0.411:0.411) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.477:0.477:0.477) (0.246:0.246:0.246))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U463)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U462)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.392:0.392:0.392) (0.192:0.192:0.192))
    (IOPATH A1 Y (0.404:0.404:0.404) (0.163:0.163:0.163))
    (IOPATH B0 Y (0.508:0.508:0.508) (0.221:0.221:0.221))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.518:0.518:0.518) (0.245:0.245:0.245))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U461)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.131:0.131) (0.141:0.142:0.142))
    )
  )
)
(CELL
  (CELLTYPE "NOR2XL")
  (INSTANCE cache_controller_U/U460)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.596:0.596:0.596) (0.261:0.261:0.261))
    (IOPATH B Y (0.589:0.589:0.589) (0.230:0.230:0.230))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U459)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U458)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.418:0.418:0.418) (0.170:0.170:0.170))
    (IOPATH A1 Y (0.412:0.412:0.412) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.510:0.510:0.510) (0.227:0.227:0.227))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.477:0.477:0.477) (0.246:0.246:0.246))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U457)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U456)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.418:0.418:0.418) (0.170:0.170:0.170))
    (IOPATH A1 Y (0.412:0.412:0.412) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.510:0.510:0.510) (0.227:0.227:0.227))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.477:0.477:0.477) (0.246:0.246:0.246))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U455)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U454)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.418:0.418:0.418) (0.170:0.170:0.170))
    (IOPATH A1 Y (0.412:0.412:0.412) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.510:0.510:0.510) (0.227:0.227:0.227))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.477:0.477:0.477) (0.246:0.246:0.246))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U453)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U452)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.418:0.418:0.418) (0.170:0.170:0.170))
    (IOPATH A1 Y (0.412:0.412:0.412) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.510:0.510:0.510) (0.227:0.227:0.227))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.477:0.477:0.477) (0.246:0.246:0.246))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U451)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U450)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.418:0.418:0.418) (0.170:0.170:0.170))
    (IOPATH A1 Y (0.423:0.425:0.425) (0.156:0.160:0.160))
    (IOPATH B0 Y (0.510:0.510:0.510) (0.227:0.227:0.227))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.477:0.477:0.477) (0.246:0.246:0.246))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U449)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U448)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U447)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.418:0.418:0.418) (0.170:0.170:0.170))
    (IOPATH A1 Y (0.425:0.425:0.425) (0.157:0.161:0.161))
    (IOPATH B0 Y (0.513:0.513:0.513) (0.223:0.223:0.223))
    (IOPATH B1 Y (0.411:0.411:0.411) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.521:0.521:0.521) (0.248:0.248:0.248))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U446)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.128:0.128) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U445)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.381:0.381:0.381) (0.152:0.152:0.152))
    (IOPATH A1 Y (0.423:0.423:0.423) (0.156:0.160:0.160))
    (IOPATH B0 Y (0.513:0.513:0.513) (0.223:0.223:0.223))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.521:0.521:0.521) (0.248:0.248:0.248))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U444)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.128:0.128) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U443)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.381:0.381:0.381) (0.152:0.152:0.152))
    (IOPATH A1 Y (0.412:0.412:0.412) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.513:0.513:0.513) (0.223:0.223:0.223))
    (IOPATH B1 Y (0.411:0.411:0.411) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.521:0.521:0.521) (0.248:0.248:0.248))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U442)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.128:0.128) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U441)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.381:0.381:0.381) (0.152:0.152:0.152))
    (IOPATH A1 Y (0.412:0.412:0.412) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.513:0.513:0.513) (0.223:0.223:0.223))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.521:0.521:0.521) (0.248:0.248:0.248))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U440)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.128:0.128) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U439)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.418:0.418:0.418) (0.170:0.170:0.170))
    (IOPATH A1 Y (0.433:0.436:0.436) (0.161:0.163:0.163))
    (IOPATH B0 Y (0.510:0.510:0.510) (0.227:0.227:0.227))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.521:0.521:0.521) (0.248:0.248:0.248))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U438)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.128:0.128) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U437)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.418:0.418:0.418) (0.170:0.170:0.170))
    (IOPATH A1 Y (0.422:0.422:0.422) (0.156:0.160:0.160))
    (IOPATH B0 Y (0.479:0.479:0.479) (0.207:0.207:0.207))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.518:0.518:0.518) (0.245:0.245:0.245))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U436)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U435)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.418:0.418:0.418) (0.170:0.170:0.170))
    (IOPATH A1 Y (0.433:0.435:0.435) (0.161:0.163:0.163))
    (IOPATH B0 Y (0.479:0.479:0.479) (0.207:0.207:0.207))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.518:0.518:0.518) (0.245:0.245:0.245))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U434)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U433)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.388:0.388:0.388) (0.190:0.190:0.190))
    (IOPATH A1 Y (0.408:0.408:0.408) (0.162:0.162:0.162))
    (IOPATH B0 Y (0.504:0.504:0.504) (0.219:0.219:0.219))
    (IOPATH B1 Y (0.406:0.406:0.406) (0.126:0.126:0.126))
    (IOPATH C0 Y (0.513:0.513:0.513) (0.244:0.244:0.244))
    (IOPATH C1 Y (0.421:0.421:0.421) (0.134:0.134:0.134))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U432)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U431)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.382:0.382:0.382) (0.153:0.153:0.153))
    (IOPATH A1 Y (0.412:0.412:0.412) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.394:0.394:0.394) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.498:0.498:0.498) (0.185:0.185:0.185))
    (IOPATH C0 Y (0.517:0.517:0.517) (0.245:0.245:0.245))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U430)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U429)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.445:0.445:0.445) (0.183:0.183:0.183))
    (IOPATH A1 Y (0.404:0.404:0.404) (0.163:0.163:0.163))
    (IOPATH B0 Y (0.394:0.394:0.394) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.505:0.505:0.505) (0.188:0.188:0.188))
    (IOPATH C0 Y (0.517:0.517:0.517) (0.245:0.245:0.245))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U428)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U427)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U426)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.445:0.445:0.445) (0.183:0.183:0.183))
    (IOPATH A1 Y (0.412:0.412:0.412) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.394:0.394:0.394) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.505:0.505:0.505) (0.188:0.188:0.188))
    (IOPATH C0 Y (0.517:0.517:0.517) (0.245:0.245:0.245))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U425)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U424)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.441:0.441:0.441) (0.181:0.181:0.181))
    (IOPATH A1 Y (0.408:0.408:0.408) (0.162:0.162:0.162))
    (IOPATH B0 Y (0.390:0.390:0.390) (0.124:0.124:0.124))
    (IOPATH B1 Y (0.501:0.501:0.501) (0.187:0.187:0.187))
    (IOPATH C0 Y (0.517:0.517:0.517) (0.246:0.246:0.246))
    (IOPATH C1 Y (0.421:0.421:0.421) (0.134:0.134:0.134))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U423)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.445:0.445:0.445) (0.183:0.183:0.183))
    (IOPATH A1 Y (0.404:0.404:0.404) (0.163:0.163:0.163))
    (IOPATH B0 Y (0.394:0.394:0.394) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.512:0.512:0.512) (0.190:0.190:0.190))
    (IOPATH C0 Y (0.521:0.521:0.521) (0.248:0.248:0.248))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U422)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.128:0.128) (0.135:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U421)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.427:0.427:0.427) (0.175:0.175:0.175))
    (IOPATH A1 Y (0.412:0.412:0.412) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.394:0.394:0.394) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.512:0.512:0.512) (0.190:0.190:0.190))
    (IOPATH C0 Y (0.521:0.521:0.521) (0.248:0.248:0.248))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U420)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.128:0.128) (0.135:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U419)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.427:0.427:0.427) (0.175:0.175:0.175))
    (IOPATH A1 Y (0.412:0.412:0.412) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.394:0.394:0.394) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.512:0.512:0.512) (0.190:0.190:0.190))
    (IOPATH C0 Y (0.521:0.521:0.521) (0.248:0.248:0.248))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U418)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.128:0.128) (0.135:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U417)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.427:0.427:0.427) (0.175:0.175:0.175))
    (IOPATH A1 Y (0.412:0.412:0.412) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.394:0.394:0.394) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.512:0.512:0.512) (0.190:0.190:0.190))
    (IOPATH C0 Y (0.521:0.521:0.521) (0.248:0.248:0.248))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U416)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.128:0.128) (0.135:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U415)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.393:0.396:0.396) (0.208:0.208:0.208))
    (IOPATH A1 Y (0.390:0.390:0.390) (0.154:0.154:0.154))
    (IOPATH B0 Y (0.394:0.394:0.394) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.512:0.512:0.512) (0.190:0.190:0.190))
    (IOPATH C0 Y (0.526:0.526:0.526) (0.252:0.252:0.252))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U414)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.133:0.133) (0.135:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U413)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.393:0.396:0.396) (0.208:0.208:0.208))
    (IOPATH A1 Y (0.412:0.412:0.412) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.394:0.394:0.394) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.512:0.512:0.512) (0.190:0.190:0.190))
    (IOPATH C0 Y (0.526:0.526:0.526) (0.252:0.252:0.252))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U412)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.133:0.133) (0.135:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U411)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.393:0.396:0.396) (0.208:0.208:0.208))
    (IOPATH A1 Y (0.391:0.391:0.391) (0.155:0.155:0.155))
    (IOPATH B0 Y (0.394:0.394:0.394) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.512:0.512:0.512) (0.190:0.190:0.190))
    (IOPATH C0 Y (0.526:0.526:0.526) (0.252:0.252:0.252))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U410)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.133:0.133) (0.135:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U409)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.427:0.427:0.427) (0.175:0.175:0.175))
    (IOPATH A1 Y (0.412:0.412:0.412) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.394:0.394:0.394) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.512:0.512:0.512) (0.190:0.190:0.190))
    (IOPATH C0 Y (0.526:0.526:0.526) (0.252:0.252:0.252))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U408)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.129:0.129) (0.135:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U407)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.427:0.427:0.427) (0.175:0.175:0.175))
    (IOPATH A1 Y (0.412:0.412:0.412) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.394:0.394:0.394) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.505:0.505:0.505) (0.188:0.188:0.188))
    (IOPATH C0 Y (0.526:0.526:0.526) (0.252:0.252:0.252))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U406)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.129:0.129) (0.135:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U405)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.315:0.315:0.315) (0.096:0.096:0.096))
    (IOPATH A1 Y (0.514:0.514:0.514) (0.168:0.168:0.168))
    (IOPATH B0 Y (0.493:0.493:0.493) (0.214:0.214:0.214))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.480:0.480:0.480) (0.250:0.250:0.250))
    (IOPATH C1 Y (0.507:0.507:0.507) (0.198:0.198:0.198))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U404)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.097:0.128:0.128) (0.135:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U403)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.415:0.415:0.415) (0.175:0.175:0.175))
    (IOPATH A1 Y (0.421:0.424:0.424) (0.156:0.160:0.160))
    (IOPATH B0 Y (0.513:0.513:0.513) (0.223:0.223:0.223))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.526:0.526:0.526) (0.252:0.252:0.252))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U402)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.129:0.129) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U401)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.415:0.415:0.415) (0.175:0.175:0.175))
    (IOPATH A1 Y (0.412:0.412:0.412) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.513:0.513:0.513) (0.223:0.223:0.223))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.526:0.526:0.526) (0.252:0.252:0.252))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U400)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.129:0.129) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U399)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.415:0.415:0.415) (0.175:0.175:0.175))
    (IOPATH A1 Y (0.412:0.412:0.412) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.513:0.513:0.513) (0.223:0.223:0.223))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.526:0.526:0.526) (0.252:0.252:0.252))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U398)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.129:0.129) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U397)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.415:0.415:0.415) (0.175:0.175:0.175))
    (IOPATH A1 Y (0.412:0.412:0.412) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.513:0.513:0.513) (0.223:0.223:0.223))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.526:0.526:0.526) (0.252:0.252:0.252))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U396)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.129:0.129) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U395)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.415:0.415:0.415) (0.175:0.175:0.175))
    (IOPATH A1 Y (0.412:0.412:0.412) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.513:0.513:0.513) (0.223:0.223:0.223))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.526:0.526:0.526) (0.252:0.252:0.252))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U394)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.129:0.129) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U393)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.415:0.415:0.415) (0.175:0.175:0.175))
    (IOPATH A1 Y (0.412:0.412:0.412) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.513:0.513:0.513) (0.223:0.223:0.223))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.477:0.477:0.477) (0.246:0.246:0.246))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U392)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U391)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.415:0.415:0.415) (0.175:0.175:0.175))
    (IOPATH A1 Y (0.412:0.412:0.412) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.513:0.513:0.513) (0.223:0.223:0.223))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.517:0.517:0.517) (0.245:0.245:0.245))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U390)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U389)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.415:0.415:0.415) (0.175:0.175:0.175))
    (IOPATH A1 Y (0.412:0.412:0.412) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.513:0.513:0.513) (0.223:0.223:0.223))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.526:0.526:0.526) (0.252:0.252:0.252))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U388)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.129:0.129) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U387)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.415:0.415:0.415) (0.175:0.175:0.175))
    (IOPATH A1 Y (0.412:0.412:0.412) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.513:0.513:0.513) (0.223:0.223:0.223))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.477:0.477:0.477) (0.246:0.246:0.246))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U386)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U385)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.415:0.415:0.415) (0.175:0.175:0.175))
    (IOPATH A1 Y (0.412:0.412:0.412) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.513:0.513:0.513) (0.223:0.223:0.223))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.477:0.477:0.477) (0.246:0.246:0.246))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U384)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U383)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.415:0.415:0.415) (0.175:0.175:0.175))
    (IOPATH A1 Y (0.412:0.412:0.412) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.453:0.453:0.453) (0.228:0.228:0.228))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.477:0.477:0.477) (0.246:0.246:0.246))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U382)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U381)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.415:0.415:0.415) (0.175:0.175:0.175))
    (IOPATH A1 Y (0.412:0.412:0.412) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.453:0.453:0.453) (0.228:0.228:0.228))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.477:0.477:0.477) (0.246:0.246:0.246))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U380)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U379)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.415:0.415:0.415) (0.175:0.175:0.175))
    (IOPATH A1 Y (0.427:0.427:0.427) (0.158:0.162:0.162))
    (IOPATH B0 Y (0.453:0.453:0.453) (0.228:0.228:0.228))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.477:0.477:0.477) (0.246:0.246:0.246))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U378)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U377)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.415:0.415:0.415) (0.175:0.175:0.175))
    (IOPATH A1 Y (0.412:0.412:0.412) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.453:0.453:0.453) (0.228:0.228:0.228))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.521:0.521:0.521) (0.248:0.248:0.248))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U376)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.128:0.128) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U375)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.415:0.415:0.415) (0.175:0.175:0.175))
    (IOPATH A1 Y (0.412:0.412:0.412) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.453:0.453:0.453) (0.228:0.228:0.228))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.518:0.518:0.518) (0.245:0.245:0.245))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U374)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U373)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.415:0.415:0.415) (0.175:0.175:0.175))
    (IOPATH A1 Y (0.412:0.412:0.412) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.453:0.453:0.453) (0.228:0.228:0.228))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.477:0.477:0.477) (0.246:0.246:0.246))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U372)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U371)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.415:0.415:0.415) (0.175:0.175:0.175))
    (IOPATH A1 Y (0.412:0.412:0.412) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.453:0.453:0.453) (0.228:0.228:0.228))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.477:0.477:0.477) (0.246:0.246:0.246))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U370)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U369)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.415:0.415:0.415) (0.175:0.175:0.175))
    (IOPATH A1 Y (0.412:0.412:0.412) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.453:0.453:0.453) (0.228:0.228:0.228))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.521:0.521:0.521) (0.248:0.248:0.248))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U368)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.128:0.128) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U367)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.415:0.415:0.415) (0.175:0.175:0.175))
    (IOPATH A1 Y (0.412:0.412:0.412) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.513:0.513:0.513) (0.223:0.223:0.223))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.526:0.526:0.526) (0.252:0.252:0.252))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U366)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.129:0.129) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U365)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.415:0.415:0.415) (0.175:0.175:0.175))
    (IOPATH A1 Y (0.412:0.412:0.412) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.513:0.513:0.513) (0.223:0.223:0.223))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.518:0.518:0.518) (0.245:0.245:0.245))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U364)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U363)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.415:0.415:0.415) (0.175:0.175:0.175))
    (IOPATH A1 Y (0.421:0.424:0.424) (0.156:0.160:0.160))
    (IOPATH B0 Y (0.513:0.513:0.513) (0.223:0.223:0.223))
    (IOPATH B1 Y (0.411:0.411:0.411) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.518:0.518:0.518) (0.245:0.245:0.245))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U362)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U361)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.415:0.415:0.415) (0.175:0.175:0.175))
    (IOPATH A1 Y (0.412:0.412:0.412) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.513:0.513:0.513) (0.223:0.223:0.223))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.521:0.521:0.521) (0.248:0.248:0.248))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U360)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.128:0.128) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U359)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.415:0.415:0.415) (0.175:0.175:0.175))
    (IOPATH A1 Y (0.421:0.424:0.424) (0.156:0.160:0.160))
    (IOPATH B0 Y (0.513:0.513:0.513) (0.223:0.223:0.223))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.521:0.521:0.521) (0.248:0.248:0.248))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U358)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.128:0.128) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U357)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.418:0.418:0.418) (0.170:0.170:0.170))
    (IOPATH A1 Y (0.406:0.406:0.406) (0.163:0.163:0.163))
    (IOPATH B0 Y (0.510:0.510:0.510) (0.227:0.227:0.227))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.521:0.521:0.521) (0.248:0.248:0.248))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U356)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.128:0.128) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U355)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.418:0.418:0.418) (0.170:0.170:0.170))
    (IOPATH A1 Y (0.404:0.404:0.404) (0.163:0.163:0.163))
    (IOPATH B0 Y (0.510:0.510:0.510) (0.227:0.227:0.227))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.477:0.477:0.477) (0.246:0.246:0.246))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U354)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U353)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.418:0.418:0.418) (0.170:0.170:0.170))
    (IOPATH A1 Y (0.389:0.389:0.389) (0.155:0.155:0.155))
    (IOPATH B0 Y (0.508:0.508:0.508) (0.221:0.221:0.221))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.518:0.518:0.518) (0.245:0.245:0.245))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U352)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U351)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.418:0.418:0.418) (0.170:0.170:0.170))
    (IOPATH A1 Y (0.389:0.389:0.389) (0.155:0.155:0.155))
    (IOPATH B0 Y (0.513:0.513:0.513) (0.223:0.223:0.223))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.477:0.477:0.477) (0.246:0.246:0.246))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U350)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U349)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.418:0.418:0.418) (0.170:0.170:0.170))
    (IOPATH A1 Y (0.389:0.389:0.389) (0.155:0.155:0.155))
    (IOPATH B0 Y (0.513:0.513:0.513) (0.223:0.223:0.223))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.477:0.477:0.477) (0.246:0.246:0.246))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U348)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U347)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.418:0.418:0.418) (0.170:0.170:0.170))
    (IOPATH A1 Y (0.389:0.389:0.389) (0.155:0.155:0.155))
    (IOPATH B0 Y (0.513:0.513:0.513) (0.223:0.223:0.223))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.521:0.521:0.521) (0.248:0.248:0.248))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U346)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.128:0.128) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U345)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.418:0.418:0.418) (0.170:0.170:0.170))
    (IOPATH A1 Y (0.389:0.389:0.389) (0.155:0.155:0.155))
    (IOPATH B0 Y (0.513:0.513:0.513) (0.223:0.223:0.223))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.477:0.477:0.477) (0.246:0.246:0.246))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U344)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U343)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.418:0.418:0.418) (0.170:0.170:0.170))
    (IOPATH A1 Y (0.389:0.389:0.389) (0.155:0.155:0.155))
    (IOPATH B0 Y (0.479:0.479:0.479) (0.207:0.207:0.207))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.521:0.521:0.521) (0.248:0.248:0.248))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U342)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.128:0.128) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U341)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.418:0.418:0.418) (0.170:0.170:0.170))
    (IOPATH A1 Y (0.410:0.410:0.410) (0.163:0.163:0.163))
    (IOPATH B0 Y (0.479:0.479:0.479) (0.207:0.207:0.207))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.518:0.518:0.518) (0.245:0.245:0.245))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U340)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U339)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.418:0.418:0.418) (0.170:0.170:0.170))
    (IOPATH A1 Y (0.410:0.410:0.410) (0.163:0.163:0.163))
    (IOPATH B0 Y (0.513:0.513:0.513) (0.223:0.223:0.223))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.521:0.521:0.521) (0.248:0.248:0.248))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U338)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.128:0.128) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U337)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U336)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.418:0.418:0.418) (0.170:0.170:0.170))
    (IOPATH A1 Y (0.389:0.389:0.389) (0.155:0.155:0.155))
    (IOPATH B0 Y (0.479:0.479:0.479) (0.207:0.207:0.207))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.521:0.521:0.521) (0.248:0.248:0.248))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U335)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.128:0.128) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U334)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.381:0.381:0.381) (0.152:0.152:0.152))
    (IOPATH A1 Y (0.389:0.389:0.389) (0.155:0.155:0.155))
    (IOPATH B0 Y (0.394:0.394:0.394) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.529:0.529:0.529) (0.199:0.199:0.199))
    (IOPATH C0 Y (0.521:0.521:0.521) (0.248:0.248:0.248))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U333)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.128:0.128) (0.135:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U332)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U331)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.445:0.445:0.445) (0.183:0.183:0.183))
    (IOPATH A1 Y (0.389:0.389:0.389) (0.155:0.155:0.155))
    (IOPATH B0 Y (0.394:0.394:0.394) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.505:0.505:0.505) (0.188:0.188:0.188))
    (IOPATH C0 Y (0.517:0.517:0.517) (0.245:0.245:0.245))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U330)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U329)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.091:0.118:0.118) (0.111:0.114:0.114))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U328)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.382:0.382:0.382) (0.153:0.153:0.153))
    (IOPATH A1 Y (0.410:0.410:0.410) (0.163:0.163:0.163))
    (IOPATH B0 Y (0.508:0.508:0.508) (0.221:0.221:0.221))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.521:0.521:0.521) (0.248:0.248:0.248))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U327)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.128:0.128) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U326)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.427:0.427:0.427) (0.175:0.175:0.175))
    (IOPATH A1 Y (0.404:0.404:0.404) (0.163:0.163:0.163))
    (IOPATH B0 Y (0.394:0.394:0.394) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.512:0.512:0.512) (0.190:0.190:0.190))
    (IOPATH C0 Y (0.526:0.526:0.526) (0.252:0.252:0.252))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U325)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.129:0.129) (0.135:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U324)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.393:0.396:0.396) (0.208:0.208:0.208))
    (IOPATH A1 Y (0.389:0.389:0.389) (0.155:0.155:0.155))
    (IOPATH B0 Y (0.394:0.394:0.394) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.512:0.512:0.512) (0.190:0.190:0.190))
    (IOPATH C0 Y (0.521:0.521:0.521) (0.248:0.248:0.248))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U323)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.133:0.133) (0.135:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U322)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.427:0.427:0.427) (0.175:0.175:0.175))
    (IOPATH A1 Y (0.389:0.389:0.389) (0.155:0.155:0.155))
    (IOPATH B0 Y (0.394:0.394:0.394) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.458:0.458:0.458) (0.195:0.195:0.195))
    (IOPATH C0 Y (0.526:0.526:0.526) (0.252:0.252:0.252))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U321)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.129:0.129) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U320)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.427:0.427:0.427) (0.175:0.175:0.175))
    (IOPATH A1 Y (0.389:0.389:0.389) (0.155:0.155:0.155))
    (IOPATH B0 Y (0.394:0.394:0.394) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.505:0.505:0.505) (0.188:0.188:0.188))
    (IOPATH C0 Y (0.526:0.526:0.526) (0.252:0.252:0.252))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U319)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.129:0.129) (0.135:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U318)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.427:0.427:0.427) (0.175:0.175:0.175))
    (IOPATH A1 Y (0.404:0.404:0.404) (0.163:0.163:0.163))
    (IOPATH B0 Y (0.394:0.394:0.394) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.512:0.512:0.512) (0.190:0.190:0.190))
    (IOPATH C0 Y (0.526:0.526:0.526) (0.252:0.252:0.252))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U317)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.129:0.129) (0.135:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U316)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.445:0.445:0.445) (0.183:0.183:0.183))
    (IOPATH A1 Y (0.389:0.389:0.389) (0.155:0.155:0.155))
    (IOPATH B0 Y (0.394:0.394:0.394) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.505:0.505:0.505) (0.188:0.188:0.188))
    (IOPATH C0 Y (0.521:0.521:0.521) (0.248:0.248:0.248))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U315)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.128:0.128) (0.135:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U314)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.445:0.445:0.445) (0.183:0.183:0.183))
    (IOPATH A1 Y (0.389:0.389:0.389) (0.155:0.155:0.155))
    (IOPATH B0 Y (0.394:0.394:0.394) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.505:0.505:0.505) (0.188:0.188:0.188))
    (IOPATH C0 Y (0.521:0.521:0.521) (0.248:0.248:0.248))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U313)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.128:0.128) (0.135:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U312)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.445:0.445:0.445) (0.183:0.183:0.183))
    (IOPATH A1 Y (0.389:0.389:0.389) (0.155:0.155:0.155))
    (IOPATH B0 Y (0.394:0.394:0.394) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.505:0.505:0.505) (0.188:0.188:0.188))
    (IOPATH C0 Y (0.521:0.521:0.521) (0.248:0.248:0.248))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U311)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.128:0.128) (0.135:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U310)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.427:0.427:0.427) (0.175:0.175:0.175))
    (IOPATH A1 Y (0.404:0.404:0.404) (0.163:0.163:0.163))
    (IOPATH B0 Y (0.394:0.394:0.394) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.512:0.512:0.512) (0.190:0.190:0.190))
    (IOPATH C0 Y (0.521:0.521:0.521) (0.248:0.248:0.248))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U309)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.128:0.128) (0.135:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U308)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.445:0.445:0.445) (0.183:0.183:0.183))
    (IOPATH A1 Y (0.404:0.404:0.404) (0.163:0.163:0.163))
    (IOPATH B0 Y (0.394:0.394:0.394) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.505:0.505:0.505) (0.188:0.188:0.188))
    (IOPATH C0 Y (0.521:0.521:0.521) (0.248:0.248:0.248))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U307)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.128:0.128) (0.135:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U306)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.445:0.445:0.445) (0.183:0.183:0.183))
    (IOPATH A1 Y (0.404:0.404:0.404) (0.163:0.163:0.163))
    (IOPATH B0 Y (0.394:0.394:0.394) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.505:0.505:0.505) (0.188:0.188:0.188))
    (IOPATH C0 Y (0.521:0.521:0.521) (0.248:0.248:0.248))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U305)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.128:0.128) (0.135:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U304)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.128:0.128) (0.135:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U303)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.128:0.128) (0.135:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U302)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.392:0.392:0.392) (0.192:0.192:0.192))
    (IOPATH A1 Y (0.389:0.389:0.389) (0.134:0.134:0.134))
    (IOPATH B0 Y (0.394:0.394:0.394) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.498:0.498:0.498) (0.185:0.185:0.185))
    (IOPATH C0 Y (0.517:0.517:0.517) (0.245:0.245:0.245))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U301)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.131:0.131) (0.141:0.142:0.142))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U300)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.392:0.392:0.392) (0.192:0.192:0.192))
    (IOPATH A1 Y (0.389:0.389:0.389) (0.155:0.155:0.155))
    (IOPATH B0 Y (0.508:0.508:0.508) (0.221:0.221:0.221))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.518:0.518:0.518) (0.245:0.245:0.245))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U299)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.131:0.131) (0.141:0.142:0.142))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U298)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.315:0.315:0.315) (0.096:0.096:0.096))
    (IOPATH A1 Y (0.514:0.514:0.514) (0.168:0.168:0.168))
    (IOPATH B0 Y (0.479:0.479:0.479) (0.207:0.207:0.207))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.465:0.465:0.465) (0.188:0.188:0.188))
    (IOPATH C1 Y (0.482:0.482:0.482) (0.177:0.177:0.177))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U297)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.097:0.118:0.118) (0.135:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U296)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.418:0.418:0.418) (0.170:0.170:0.170))
    (IOPATH A1 Y (0.389:0.389:0.389) (0.155:0.155:0.155))
    (IOPATH B0 Y (0.513:0.513:0.513) (0.223:0.223:0.223))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.477:0.477:0.477) (0.246:0.246:0.246))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U295)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U294)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.418:0.418:0.418) (0.170:0.170:0.170))
    (IOPATH A1 Y (0.404:0.404:0.404) (0.163:0.163:0.163))
    (IOPATH B0 Y (0.513:0.513:0.513) (0.223:0.223:0.223))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.477:0.477:0.477) (0.246:0.246:0.246))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U293)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U292)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.381:0.381:0.381) (0.152:0.152:0.152))
    (IOPATH A1 Y (0.404:0.404:0.404) (0.163:0.163:0.163))
    (IOPATH B0 Y (0.513:0.513:0.513) (0.223:0.223:0.223))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.521:0.521:0.521) (0.248:0.248:0.248))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U291)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.128:0.128) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U290)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.315:0.315:0.315) (0.096:0.096:0.096))
    (IOPATH A1 Y (0.514:0.514:0.514) (0.168:0.168:0.168))
    (IOPATH B0 Y (0.394:0.394:0.394) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.529:0.529:0.529) (0.199:0.199:0.199))
    (IOPATH C0 Y (0.456:0.456:0.456) (0.177:0.177:0.177))
    (IOPATH C1 Y (0.482:0.482:0.482) (0.177:0.177:0.177))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U289)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.097:0.122:0.122) (0.135:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U288)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.418:0.418:0.418) (0.170:0.170:0.170))
    (IOPATH A1 Y (0.410:0.410:0.410) (0.163:0.163:0.163))
    (IOPATH B0 Y (0.508:0.508:0.508) (0.221:0.221:0.221))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.518:0.518:0.518) (0.245:0.245:0.245))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U287)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U286)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.445:0.445:0.445) (0.183:0.183:0.183))
    (IOPATH A1 Y (0.404:0.404:0.404) (0.163:0.163:0.163))
    (IOPATH B0 Y (0.394:0.394:0.394) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.512:0.512:0.512) (0.190:0.190:0.190))
    (IOPATH C0 Y (0.521:0.521:0.521) (0.248:0.248:0.248))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U285)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.128:0.128) (0.135:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U284)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.445:0.445:0.445) (0.183:0.183:0.183))
    (IOPATH A1 Y (0.389:0.389:0.389) (0.155:0.155:0.155))
    (IOPATH B0 Y (0.394:0.394:0.394) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.512:0.512:0.512) (0.190:0.190:0.190))
    (IOPATH C0 Y (0.526:0.526:0.526) (0.252:0.252:0.252))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U283)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.129:0.129) (0.135:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U282)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.411:0.411:0.411) (0.174:0.174:0.174))
    (IOPATH A1 Y (0.408:0.408:0.408) (0.162:0.162:0.162))
    (IOPATH B0 Y (0.448:0.448:0.448) (0.226:0.226:0.226))
    (IOPATH B1 Y (0.406:0.406:0.406) (0.126:0.126:0.126))
    (IOPATH C0 Y (0.459:0.459:0.459) (0.188:0.188:0.188))
    (IOPATH C1 Y (0.421:0.421:0.421) (0.134:0.134:0.134))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U281)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.097:0.122:0.122) (0.135:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U280)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.128:0.128) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U279)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.128:0.128) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U278)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.128:0.128) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U277)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U276)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.131:0.131) (0.141:0.142:0.142))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U275)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.131:0.131) (0.141:0.142:0.142))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U274)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.131:0.131) (0.141:0.142:0.142))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U273)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U272)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U271)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U270)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U269)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U268)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U267)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U266)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U265)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.131:0.131) (0.141:0.142:0.142))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U264)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.129:0.129) (0.135:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U263)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.129:0.129) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U262)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.128:0.128) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U261)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.127:0.127) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE cache_controller_U/U260)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.225:0.225:0.225) (0.110:0.110:0.110))
    (IOPATH B Y (0.226:0.226:0.226) (0.094:0.094:0.094))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/U259)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.328:0.331:0.331) (0.222:0.223:0.223))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE cache_controller_U/U258)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.333:0.333:0.333) (0.165:0.165:0.165))
    (IOPATH B Y (0.341:0.341:0.341) (0.180:0.180:0.180))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U257)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.128:0.130:0.130) (0.097:0.105:0.105))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/U256)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.328:0.331:0.331) (0.222:0.222:0.222))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/U255)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.377:0.377:0.377) (0.262:0.262:0.262))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U254)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.392:0.395:0.395) (0.309:0.314:0.314))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U253)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.392:0.395:0.395) (0.309:0.317:0.317))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U252)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.393:0.396:0.396) (0.310:0.316:0.316))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U251)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.393:0.396:0.396) (0.310:0.315:0.315))
    )
  )
)
(CELL
  (CELLTYPE "AOI31X1")
  (INSTANCE cache_controller_U/U250)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.212:0.212:0.212) (0.170:0.170:0.170))
    (IOPATH A1 Y (0.205:0.207:0.207) (0.159:0.159:0.159))
    (IOPATH A2 Y (0.228:0.234:0.234) (0.126:0.129:0.129))
    (IOPATH B0 Y (0.215:0.237:0.237) (0.130:0.130:0.130))
    )
  )
)
(CELL
  (CELLTYPE "OAI32X1")
  (INSTANCE cache_controller_U/U249)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.205:0.222:0.222) (0.114:0.118:0.118))
    (IOPATH A1 Y (0.206:0.206:0.206) (0.094:0.094:0.094))
    (IOPATH A2 Y (0.234:0.236:0.236) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.174:0.174:0.174) (0.150:0.150:0.150))
    (IOPATH B1 Y (0.189:0.189:0.189) (0.134:0.134:0.134))
    )
  )
)
(CELL
  (CELLTYPE "NOR2XL")
  (INSTANCE cache_controller_U/U248)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.255:0.255:0.255) (0.119:0.119:0.119))
    (IOPATH B Y (0.268:0.273:0.273) (0.124:0.128:0.128))
    )
  )
)
(CELL
  (CELLTYPE "OAI32X1")
  (INSTANCE cache_controller_U/U247)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.182:0.182:0.182) (0.084:0.084:0.084))
    (IOPATH A1 Y (0.206:0.206:0.206) (0.094:0.094:0.094))
    (IOPATH A2 Y (0.234:0.236:0.236) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.199:0.199:0.199) (0.168:0.168:0.168))
    (IOPATH B1 Y (0.189:0.189:0.189) (0.134:0.134:0.134))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U246)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.120:0.120:0.120) (0.130:0.130:0.130))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/U245)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.327:0.327:0.327) (0.146:0.146:0.146))
    (IOPATH A1 Y (0.287:0.287:0.287) (0.119:0.119:0.119))
    (IOPATH B0 Y (0.334:0.334:0.334) (0.153:0.153:0.153))
    (IOPATH B1 Y (0.309:0.309:0.309) (0.120:0.120:0.120))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U244)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.055:0.055:0.055) (0.056:0.056:0.056))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U243)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.053:0.053:0.053) (0.054:0.054:0.054))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/U242)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.315:0.315) (0.205:0.205:0.205))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U241)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.392:0.395:0.395) (0.309:0.316:0.316))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U240)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.415:0.415:0.415) (0.175:0.175:0.175))
    (IOPATH A1 Y (0.389:0.389:0.389) (0.134:0.134:0.134))
    (IOPATH B0 Y (0.513:0.513:0.513) (0.223:0.223:0.223))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.526:0.526:0.526) (0.252:0.252:0.252))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U239)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.100:0.129:0.129) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U238)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.415:0.415:0.415) (0.175:0.175:0.175))
    (IOPATH A1 Y (0.389:0.389:0.389) (0.134:0.134:0.134))
    (IOPATH B0 Y (0.453:0.453:0.453) (0.228:0.228:0.228))
    (IOPATH B1 Y (0.411:0.411:0.411) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.477:0.477:0.477) (0.246:0.246:0.246))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U237)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.100:0.127:0.127) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U236)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.392:0.396:0.396) (0.309:0.310:0.310))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U235)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.392:0.396:0.396) (0.309:0.314:0.314))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U234)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.379:0.383:0.383) (0.293:0.304:0.304))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U233)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.392:0.396:0.396) (0.309:0.317:0.317))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U232)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.392:0.396:0.396) (0.310:0.317:0.317))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U231)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.394:0.397:0.397) (0.310:0.317:0.317))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U230)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.392:0.395:0.395) (0.309:0.314:0.314))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U229)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.393:0.396:0.396) (0.310:0.316:0.316))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U228)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.392:0.395:0.395) (0.309:0.314:0.314))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U227)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.393:0.396:0.396) (0.310:0.315:0.315))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U226)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.392:0.395:0.395) (0.309:0.314:0.314))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U225)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.392:0.395:0.395) (0.309:0.316:0.316))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U224)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.393:0.396:0.396) (0.310:0.316:0.316))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U223)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.392:0.395:0.395) (0.309:0.314:0.314))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U222)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.392:0.395:0.395) (0.309:0.317:0.317))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U221)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.392:0.395:0.395) (0.309:0.317:0.317))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/U220)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.328:0.331:0.331) (0.222:0.222:0.222))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/U219)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.328:0.331:0.331) (0.222:0.223:0.223))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/U218)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.325:0.326:0.326) (0.221:0.221:0.221))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE cache_controller_U/U217)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.186:0.186:0.186) (0.092:0.092:0.092))
    (IOPATH B Y (0.150:0.150:0.150) (0.096:0.096:0.096))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U216)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.201:0.205:0.205) (0.272:0.272:0.272))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U215)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.172:0.172:0.172) (0.198:0.201:0.201))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/U214)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.312:0.313:0.313) (0.208:0.208:0.208))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U213)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.185:0.185:0.185) (0.131:0.131:0.131))
    (IOPATH B Y (0.194:0.194:0.194) (0.129:0.129:0.129))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/U212)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.190:0.190:0.190) (0.279:0.279:0.279))
    (IOPATH A1 Y (0.173:0.173:0.173) (0.301:0.301:0.301))
    (IOPATH B0 Y (0.217:0.217:0.217) (0.313:0.313:0.313))
    (IOPATH B1 Y (0.199:0.199:0.199) (0.295:0.295:0.295))
    )
  )
)
(CELL
  (CELLTYPE "NAND3BX1")
  (INSTANCE cache_controller_U/U211)
  (DELAY
    (ABSOLUTE
    (IOPATH AN Y (0.581:0.581:0.581) (0.474:0.477:0.477))
    (IOPATH B Y (0.609:0.609:0.609) (0.483:0.483:0.483))
    (IOPATH C Y (0.576:0.576:0.576) (0.403:0.403:0.403))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/U210)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.187:0.189:0.189) (0.288:0.291:0.291))
    (IOPATH A1 Y (0.173:0.173:0.173) (0.399:0.399:0.399))
    (IOPATH B0 Y (0.217:0.217:0.217) (0.313:0.313:0.313))
    (IOPATH B1 Y (0.203:0.203:0.203) (0.305:0.305:0.305))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U209)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.407:0.407:0.407) (0.265:0.265:0.265))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE cache_controller_U/U208)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.137:0.179:0.179) (0.132:0.134:0.134))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/U207)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.197:0.197:0.197) (0.275:0.275:0.275))
    (IOPATH A1 Y (0.179:0.179:0.179) (0.305:0.305:0.305))
    (IOPATH B0 Y (0.223:0.223:0.223) (0.317:0.317:0.317))
    (IOPATH B1 Y (0.209:0.209:0.209) (0.315:0.315:0.315))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/U206)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.190:0.190:0.190) (0.279:0.279:0.279))
    (IOPATH A1 Y (0.173:0.173:0.173) (0.301:0.301:0.301))
    (IOPATH B0 Y (0.217:0.217:0.217) (0.313:0.313:0.313))
    (IOPATH B1 Y (0.203:0.203:0.203) (0.311:0.311:0.311))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/U205)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.312:0.313:0.313) (0.208:0.208:0.208))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/U204)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.190:0.190:0.190) (0.271:0.271:0.271))
    (IOPATH A1 Y (0.173:0.173:0.173) (0.399:0.399:0.399))
    (IOPATH B0 Y (0.217:0.217:0.217) (0.313:0.313:0.313))
    (IOPATH B1 Y (0.203:0.203:0.203) (0.311:0.311:0.311))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U203)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.407:0.407:0.407) (0.265:0.265:0.265))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/U202)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.312:0.313:0.313) (0.208:0.208:0.208))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/U201)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.312:0.313:0.313) (0.208:0.208:0.208))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/U200)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.312:0.313:0.313) (0.208:0.208:0.208))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/U199)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.312:0.313:0.313) (0.208:0.208:0.208))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U198)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.421:0.459:0.459) (0.332:0.338:0.338))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/U197)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.190:0.190:0.190) (0.279:0.279:0.279))
    (IOPATH A1 Y (0.173:0.173:0.173) (0.399:0.399:0.399))
    (IOPATH B0 Y (0.217:0.217:0.217) (0.313:0.313:0.313))
    (IOPATH B1 Y (0.203:0.203:0.203) (0.311:0.311:0.311))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U196)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.407:0.407:0.407) (0.265:0.265:0.265))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U195)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.370:0.370:0.370) (0.442:0.443:0.443))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U194)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.476:0.476:0.476) (0.517:0.530:0.530))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U193)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.202:0.203:0.203) (0.255:0.256:0.256))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U192)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.261:0.261:0.261) (0.318:0.320:0.320))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U191)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.475:0.476:0.476) (0.588:0.591:0.591))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U190)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.437:0.437:0.437) (0.492:0.492:0.492))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U189)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.418:0.418:0.418) (0.472:0.472:0.472))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U187)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.484:0.484:0.484) (0.532:0.532:0.532))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U186)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.468:0.468:0.468) (0.591:0.591:0.591))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U185)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.483:0.483:0.483) (0.520:0.522:0.522))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U184)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.471:0.471:0.471) (0.556:0.556:0.556))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U183)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.494:0.494:0.494) (0.568:0.568:0.568))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U182)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.488:0.488:0.488) (0.574:0.574:0.574))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U181)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.279:0.279:0.279) (0.302:0.313:0.313))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U180)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.390:0.390:0.390) (0.440:0.443:0.443))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U179)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.158:0.165:0.165) (0.176:0.189:0.189))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U178)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.241:0.241:0.241) (0.286:0.286:0.286))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U177)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.355:0.355:0.355) (0.385:0.395:0.395))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U176)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.355:0.355:0.355) (0.385:0.395:0.395))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U175)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.428:0.428:0.428) (0.481:0.484:0.484))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U174)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.314:0.314:0.314) (0.365:0.366:0.366))
    )
  )
)
(CELL
  (CELLTYPE "INVXL")
  (INSTANCE cache_controller_U/U173)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.293:0.293) (0.171:0.171:0.171))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/U172)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.121:0.121) (0.076:0.082:0.082))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U171)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.288:0.288:0.288) (0.182:0.182:0.182))
    (IOPATH B Y (0.287:0.287:0.287) (0.164:0.164:0.164))
    )
  )
)
(CELL
  (CELLTYPE "INVXL")
  (INSTANCE cache_controller_U/U170)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.432:0.432:0.432) (0.242:0.242:0.242))
    )
  )
)
(CELL
  (CELLTYPE "NOR2BX1")
  (INSTANCE cache_controller_U/U169)
  (DELAY
    (ABSOLUTE
    (IOPATH AN Y (0.191:0.191:0.191) (0.210:0.215:0.215))
    (IOPATH B Y (0.159:0.159:0.159) (0.089:0.089:0.089))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U168)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.128:0.135:0.135) (0.097:0.105:0.105))
    )
  )
)
(CELL
  (CELLTYPE "AOI2BB1XL")
  (INSTANCE cache_controller_U/U167)
  (DELAY
    (ABSOLUTE
    (IOPATH A0N Y (0.249:0.249:0.249) (0.245:0.269:0.269))
    (IOPATH A1N Y (0.255:0.255:0.255) (0.252:0.257:0.257))
    (IOPATH B0 Y (0.218:0.218:0.218) (0.074:0.074:0.074))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/U166)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.305:0.310:0.310) (0.248:0.250:0.250))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U165)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.114:0.118:0.118) (0.080:0.088:0.088))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/U164)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.184:0.184:0.184) (0.253:0.253:0.253))
    (IOPATH A1 Y (0.160:0.160:0.160) (0.226:0.226:0.226))
    (IOPATH B0 Y (0.202:0.205:0.205) (0.281:0.281:0.281))
    (IOPATH B1 Y (0.164:0.164:0.164) (0.253:0.253:0.253))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/U163)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.229:0.229:0.229) (0.287:0.287:0.287))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.407:0.407:0.407))
    (IOPATH B0 Y (0.259:0.259:0.259) (0.322:0.322:0.322))
    (IOPATH B1 Y (0.242:0.242:0.242) (0.304:0.304:0.304))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/U162)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.230:0.230:0.230) (0.280:0.280:0.280))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.407:0.407:0.407))
    (IOPATH B0 Y (0.259:0.259:0.259) (0.322:0.322:0.322))
    (IOPATH B1 Y (0.242:0.242:0.242) (0.304:0.304:0.304))
    )
  )
)
(CELL
  (CELLTYPE "AND2XL")
  (INSTANCE cache_controller_U/U161)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.334:0.334:0.334) (0.280:0.280:0.280))
    (IOPATH B Y (0.325:0.325:0.325) (0.274:0.274:0.274))
    )
  )
)
(CELL
  (CELLTYPE "AND2XL")
  (INSTANCE cache_controller_U/U160)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.449:0.449:0.449) (0.354:0.354:0.354))
    (IOPATH B Y (0.438:0.438:0.438) (0.327:0.327:0.327))
    )
  )
)
(CELL
  (CELLTYPE "AOI221X2")
  (INSTANCE cache_controller_U/U159)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.198:0.198:0.198) (0.132:0.132:0.132))
    (IOPATH A1 Y (0.236:0.238:0.238) (0.119:0.121:0.121))
    (IOPATH B0 Y (0.250:0.250:0.250) (0.161:0.161:0.161))
    (IOPATH B1 Y (0.238:0.238:0.238) (0.141:0.141:0.141))
    (IOPATH C0 Y (0.159:0.161:0.161) (0.088:0.088:0.088))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/U158)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.312:0.313:0.313) (0.208:0.208:0.208))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/U157)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.229:0.229:0.229) (0.287:0.287:0.287))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.407:0.407:0.407))
    (IOPATH B0 Y (0.259:0.259:0.259) (0.322:0.322:0.322))
    (IOPATH B1 Y (0.242:0.242:0.242) (0.304:0.304:0.304))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/U156)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.312:0.313:0.313) (0.208:0.208:0.208))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/U155)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.220:0.220:0.220) (0.264:0.264:0.264))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.310:0.310:0.310))
    (IOPATH B0 Y (0.259:0.259:0.259) (0.322:0.322:0.322))
    (IOPATH B1 Y (0.245:0.245:0.245) (0.320:0.320:0.320))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/U154)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.229:0.229:0.229) (0.287:0.287:0.287))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.310:0.310:0.310))
    (IOPATH B0 Y (0.259:0.259:0.259) (0.322:0.322:0.322))
    (IOPATH B1 Y (0.245:0.245:0.245) (0.314:0.314:0.314))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/U153)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.229:0.229:0.229) (0.287:0.287:0.287))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.310:0.310:0.310))
    (IOPATH B0 Y (0.259:0.259:0.259) (0.322:0.322:0.322))
    (IOPATH B1 Y (0.245:0.245:0.245) (0.314:0.314:0.314))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/U151)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.229:0.229:0.229) (0.287:0.287:0.287))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.310:0.310:0.310))
    (IOPATH B0 Y (0.259:0.259:0.259) (0.322:0.322:0.322))
    (IOPATH B1 Y (0.242:0.242:0.242) (0.304:0.304:0.304))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/U150)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.230:0.230:0.230) (0.281:0.281:0.281))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.407:0.407:0.407))
    (IOPATH B0 Y (0.259:0.259:0.259) (0.322:0.322:0.322))
    (IOPATH B1 Y (0.242:0.242:0.242) (0.304:0.304:0.304))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/U149)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.229:0.229:0.229) (0.287:0.287:0.287))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.407:0.407:0.407))
    (IOPATH B0 Y (0.259:0.259:0.259) (0.322:0.322:0.322))
    (IOPATH B1 Y (0.245:0.245:0.245) (0.314:0.314:0.314))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/U148)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.229:0.229:0.229) (0.287:0.287:0.287))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.310:0.310:0.310))
    (IOPATH B0 Y (0.259:0.259:0.259) (0.322:0.322:0.322))
    (IOPATH B1 Y (0.242:0.242:0.242) (0.304:0.304:0.304))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/U147)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.229:0.229:0.229) (0.287:0.287:0.287))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.310:0.310:0.310))
    (IOPATH B0 Y (0.259:0.259:0.259) (0.322:0.322:0.322))
    (IOPATH B1 Y (0.242:0.242:0.242) (0.304:0.304:0.304))
    )
  )
)
(CELL
  (CELLTYPE "NOR2XL")
  (INSTANCE cache_controller_U/U146)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.448:0.448:0.448) (0.165:0.165:0.165))
    (IOPATH B Y (0.299:0.299:0.299) (0.121:0.121:0.121))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX3")
  (INSTANCE cache_controller_U/U145)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.371:0.371:0.371) (0.433:0.436:0.436))
    )
  )
)
(CELL
  (CELLTYPE "AOI221X1")
  (INSTANCE cache_controller_U/U144)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.310:0.310:0.310) (0.179:0.179:0.179))
    (IOPATH A1 Y (0.294:0.294:0.294) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.330:0.330:0.330) (0.210:0.210:0.210))
    (IOPATH B1 Y (0.309:0.309:0.309) (0.182:0.182:0.182))
    (IOPATH C0 Y (0.204:0.205:0.205) (0.074:0.075:0.075))
    )
  )
)
(CELL
  (CELLTYPE "BUFX2")
  (INSTANCE cache_controller_U/U143)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.486:0.486:0.486) (0.323:0.324:0.324))
    )
  )
)
(CELL
  (CELLTYPE "NOR2XL")
  (INSTANCE cache_controller_U/U142)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.432:0.432:0.432) (0.180:0.182:0.182))
    (IOPATH B Y (0.439:0.439:0.439) (0.164:0.164:0.164))
    )
  )
)
(CELL
  (CELLTYPE "BUFX4")
  (INSTANCE cache_controller_U/U141)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.341:0.341:0.341) (0.286:0.286:0.286))
    )
  )
)
(CELL
  (CELLTYPE "BUFX2")
  (INSTANCE cache_controller_U/U140)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.496:0.496:0.496) (0.348:0.348:0.348))
    )
  )
)
(CELL
  (CELLTYPE "AOI221X2")
  (INSTANCE cache_controller_U/U139)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.279:0.279:0.279) (0.182:0.182:0.182))
    (IOPATH A1 Y (0.305:0.305:0.305) (0.170:0.170:0.170))
    (IOPATH B0 Y (0.340:0.340:0.340) (0.216:0.216:0.216))
    (IOPATH B1 Y (0.330:0.331:0.331) (0.181:0.185:0.185))
    (IOPATH C0 Y (0.215:0.217:0.217) (0.078:0.079:0.079))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/U138)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.155:0.155:0.155) (0.193:0.193:0.193))
    (IOPATH A1 Y (0.147:0.147:0.147) (0.212:0.212:0.212))
    (IOPATH B0 Y (0.180:0.180:0.180) (0.214:0.214:0.214))
    (IOPATH B1 Y (0.172:0.172:0.172) (0.214:0.214:0.214))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U137)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.128:0.138:0.138) (0.097:0.105:0.105))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U136)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.474:0.474:0.474) (0.559:0.559:0.559))
    )
  )
)
(CELL
  (CELLTYPE "BUFX4")
  (INSTANCE cache_controller_U/U135)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.447:0.447:0.447) (0.343:0.343:0.343))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U134)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.128:0.130:0.130) (0.097:0.105:0.105))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX2")
  (INSTANCE cache_controller_U/U133)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.493:0.493:0.493) (0.510:0.523:0.523))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE cache_controller_U/U132)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.256:0.256:0.256) (0.114:0.114:0.114))
    (IOPATH B Y (0.179:0.179:0.179) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "NOR2BXL")
  (INSTANCE cache_controller_U/U131)
  (DELAY
    (ABSOLUTE
    (IOPATH AN Y (0.372:0.372:0.372) (0.247:0.269:0.269))
    (IOPATH B Y (0.354:0.354:0.354) (0.144:0.144:0.144))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/U130)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.494:0.494:0.494) (0.346:0.346:0.346))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/U129)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.441:0.441:0.441) (0.319:0.319:0.319))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/U128)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.439:0.439:0.439) (0.310:0.310:0.310))
    )
  )
)
(CELL
  (CELLTYPE "NAND3X2")
  (INSTANCE cache_controller_U/U127)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.231:0.231:0.231) (0.208:0.208:0.208))
    (IOPATH B Y (0.243:0.243:0.243) (0.208:0.208:0.208))
    (IOPATH C Y (0.257:0.257:0.257) (0.207:0.207:0.207))
    )
  )
)
(CELL
  (CELLTYPE "AOI221X4")
  (INSTANCE cache_controller_U/U126)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.339:0.339:0.339) (0.239:0.239:0.239))
    (IOPATH A1 Y (0.368:0.368:0.368) (0.226:0.226:0.226))
    (IOPATH B0 Y (0.405:0.405:0.405) (0.267:0.267:0.267))
    (IOPATH B1 Y (0.374:0.374:0.374) (0.234:0.234:0.234))
    (IOPATH C0 Y (0.280:0.282:0.282) (0.172:0.172:0.172))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/U125)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.239:0.240:0.240) (0.303:0.305:0.305))
    (IOPATH A1 Y (0.223:0.223:0.223) (0.413:0.413:0.413))
    (IOPATH B0 Y (0.270:0.270:0.270) (0.328:0.328:0.328))
    (IOPATH B1 Y (0.256:0.256:0.256) (0.320:0.320:0.320))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/U124)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.229:0.229:0.229) (0.287:0.287:0.287))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.407:0.407:0.407))
    (IOPATH B0 Y (0.259:0.259:0.259) (0.322:0.322:0.322))
    (IOPATH B1 Y (0.245:0.245:0.245) (0.314:0.314:0.314))
    )
  )
)
(CELL
  (CELLTYPE "AOI221XL")
  (INSTANCE cache_controller_U/U123)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.471:0.471:0.471) (0.207:0.207:0.207))
    (IOPATH A1 Y (0.440:0.440:0.440) (0.177:0.177:0.177))
    (IOPATH B0 Y (0.502:0.502:0.502) (0.233:0.233:0.233))
    (IOPATH B1 Y (0.464:0.464:0.464) (0.188:0.188:0.188))
    (IOPATH C0 Y (0.349:0.349:0.349) (0.095:0.096:0.096))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/U122)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.260:0.260:0.260) (0.286:0.286:0.286))
    (IOPATH A1 Y (0.253:0.253:0.253) (0.429:0.429:0.429))
    (IOPATH B0 Y (0.299:0.299:0.299) (0.344:0.344:0.344))
    (IOPATH B1 Y (0.282:0.282:0.282) (0.327:0.327:0.327))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/U121)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.228:0.230:0.230) (0.296:0.300:0.300))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.407:0.407:0.407))
    (IOPATH B0 Y (0.259:0.259:0.259) (0.322:0.322:0.322))
    (IOPATH B1 Y (0.245:0.245:0.245) (0.314:0.314:0.314))
    )
  )
)
(CELL
  (CELLTYPE "AOI221XL")
  (INSTANCE cache_controller_U/U120)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.388:0.388:0.388) (0.188:0.188:0.188))
    (IOPATH A1 Y (0.400:0.400:0.400) (0.163:0.163:0.163))
    (IOPATH B0 Y (0.462:0.462:0.462) (0.216:0.216:0.216))
    (IOPATH B1 Y (0.424:0.424:0.424) (0.149:0.149:0.149))
    (IOPATH C0 Y (0.309:0.311:0.311) (0.085:0.086:0.086))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/U119)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.229:0.229:0.229) (0.287:0.287:0.287))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.407:0.407:0.407))
    (IOPATH B0 Y (0.259:0.259:0.259) (0.322:0.322:0.322))
    (IOPATH B1 Y (0.242:0.242:0.242) (0.304:0.304:0.304))
    )
  )
)
(CELL
  (CELLTYPE "AOI221X4")
  (INSTANCE cache_controller_U/U118)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.324:0.324:0.324) (0.228:0.228:0.228))
    (IOPATH A1 Y (0.353:0.353:0.353) (0.215:0.215:0.215))
    (IOPATH B0 Y (0.387:0.387:0.387) (0.254:0.254:0.254))
    (IOPATH B1 Y (0.371:0.371:0.371) (0.231:0.231:0.231))
    (IOPATH C0 Y (0.273:0.275:0.275) (0.174:0.175:0.175))
    )
  )
)
(CELL
  (CELLTYPE "AO21XL")
  (INSTANCE cache_controller_U/U117)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.235:0.235:0.235) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.234:0.234:0.234) (0.241:0.241:0.241))
    (IOPATH B0 Y (0.227:0.227:0.227) (0.214:0.219:0.219))
    )
  )
)
(CELL
  (CELLTYPE "BUFX6")
  (INSTANCE cache_controller_U/U116)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.117:0.117:0.117) (0.125:0.125:0.125))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/U115)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.195:0.201:0.201) (0.240:0.246:0.246))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.331:0.331:0.331))
    (IOPATH B0 Y (0.201:0.201:0.201) (0.260:0.260:0.260))
    (IOPATH B1 Y (0.241:0.241:0.241) (0.392:0.392:0.392))
    )
  )
)
(CELL
  (CELLTYPE "INVX2")
  (INSTANCE cache_controller_U/U114)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.113:0.150:0.150) (0.135:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/U113)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.206:0.210:0.210) (0.258:0.262:0.262))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.331:0.331:0.331))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.260:0.260:0.260))
    (IOPATH B1 Y (0.241:0.241:0.241) (0.392:0.392:0.392))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U112)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.063:0.092:0.092) (0.066:0.066:0.066))
    )
  )
)
(CELL
  (CELLTYPE "INVX2")
  (INSTANCE cache_controller_U/U111)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.083:0.084:0.084) (0.058:0.059:0.059))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X6")
  (INSTANCE cache_controller_U/U110)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.084:0.084:0.084) (0.055:0.055:0.055))
    (IOPATH B Y (0.049:0.050:0.050) (0.036:0.036:0.036))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/U109)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.204:0.209:0.209) (0.256:0.259:0.259))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.331:0.331:0.331))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.241:0.241:0.241) (0.392:0.392:0.392))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/U108)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.195:0.202:0.202) (0.241:0.244:0.244))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.331:0.331:0.331))
    (IOPATH B0 Y (0.201:0.201:0.201) (0.260:0.260:0.260))
    (IOPATH B1 Y (0.241:0.241:0.241) (0.392:0.392:0.392))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X6")
  (INSTANCE cache_controller_U/U107)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.057:0.058:0.058) (0.050:0.051:0.051))
    (IOPATH B Y (0.054:0.060:0.060) (0.054:0.054:0.054))
    )
  )
)
(CELL
  (CELLTYPE "AOI221X4")
  (INSTANCE cache_controller_U/U106)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.313:0.313:0.313) (0.219:0.219:0.219))
    (IOPATH A1 Y (0.337:0.337:0.337) (0.206:0.206:0.206))
    (IOPATH B0 Y (0.376:0.376:0.376) (0.245:0.245:0.245))
    (IOPATH B1 Y (0.357:0.357:0.357) (0.222:0.222:0.222))
    (IOPATH C0 Y (0.255:0.256:0.256) (0.152:0.153:0.153))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/U105)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.206:0.210:0.210) (0.257:0.266:0.266))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.331:0.331:0.331))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.260:0.260:0.260))
    (IOPATH B1 Y (0.241:0.241:0.241) (0.392:0.392:0.392))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/U104)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.153:0.153:0.153) (0.192:0.192:0.192))
    (IOPATH A1 Y (0.145:0.145:0.145) (0.283:0.283:0.283))
    (IOPATH B0 Y (0.178:0.178:0.178) (0.213:0.213:0.213))
    (IOPATH B1 Y (0.168:0.168:0.168) (0.208:0.208:0.208))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/U103)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.191:0.192:0.192) (0.235:0.235:0.235))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.331:0.331:0.331))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.260:0.260:0.260))
    (IOPATH B1 Y (0.241:0.241:0.241) (0.392:0.392:0.392))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/U102)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.147:0.151:0.151) (0.203:0.203:0.203))
    (IOPATH A1 Y (0.145:0.145:0.145) (0.210:0.210:0.210))
    (IOPATH B0 Y (0.178:0.178:0.178) (0.212:0.212:0.212))
    (IOPATH B1 Y (0.168:0.168:0.168) (0.208:0.208:0.208))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/U101)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.196:0.201:0.201) (0.239:0.243:0.243))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.331:0.331:0.331))
    (IOPATH B0 Y (0.201:0.201:0.201) (0.260:0.260:0.260))
    (IOPATH B1 Y (0.241:0.241:0.241) (0.392:0.392:0.392))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/U100)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.206:0.210:0.210) (0.260:0.262:0.262))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.331:0.331:0.331))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.260:0.260:0.260))
    (IOPATH B1 Y (0.241:0.241:0.241) (0.392:0.392:0.392))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/U99)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.195:0.201:0.201) (0.240:0.243:0.243))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.331:0.331:0.331))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.260:0.260:0.260))
    (IOPATH B1 Y (0.243:0.243:0.243) (0.388:0.391:0.391))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/U98)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.194:0.200:0.200) (0.237:0.241:0.241))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.331:0.331:0.331))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.243:0.243:0.243) (0.388:0.391:0.391))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/U97)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.194:0.200:0.200) (0.238:0.242:0.242))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.331:0.331:0.331))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.243:0.243:0.243) (0.388:0.391:0.391))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/U96)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.206:0.210:0.210) (0.257:0.262:0.262))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.331:0.331:0.331))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.260:0.260:0.260))
    (IOPATH B1 Y (0.243:0.243:0.243) (0.388:0.391:0.391))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/U95)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.195:0.201:0.201) (0.239:0.243:0.243))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.331:0.331:0.331))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.260:0.260:0.260))
    (IOPATH B1 Y (0.243:0.243:0.243) (0.388:0.391:0.391))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/U94)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.204:0.209:0.209) (0.254:0.259:0.259))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.331:0.331:0.331))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.243:0.243:0.243) (0.388:0.391:0.391))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/U93)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.194:0.200:0.200) (0.238:0.241:0.241))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.331:0.331:0.331))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.241:0.241:0.241) (0.392:0.392:0.392))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/U92)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.195:0.201:0.201) (0.240:0.243:0.243))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.331:0.331:0.331))
    (IOPATH B0 Y (0.201:0.201:0.201) (0.260:0.260:0.260))
    (IOPATH B1 Y (0.241:0.241:0.241) (0.392:0.392:0.392))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/U91)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.206:0.210:0.210) (0.257:0.258:0.258))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.331:0.331:0.331))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.260:0.260:0.260))
    (IOPATH B1 Y (0.241:0.241:0.241) (0.392:0.392:0.392))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/U90)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.191:0.192:0.192) (0.235:0.235:0.235))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.331:0.331:0.331))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.260:0.260:0.260))
    (IOPATH B1 Y (0.241:0.241:0.241) (0.392:0.392:0.392))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/U89)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.195:0.201:0.201) (0.238:0.243:0.243))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.331:0.331:0.331))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.260:0.260:0.260))
    (IOPATH B1 Y (0.241:0.241:0.241) (0.392:0.392:0.392))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/U88)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.272:0.277:0.277) (0.260:0.263:0.263))
    (IOPATH A1 Y (0.282:0.282:0.282) (0.352:0.352:0.352))
    (IOPATH B0 Y (0.279:0.279:0.279) (0.281:0.281:0.281))
    (IOPATH B1 Y (0.312:0.312:0.312) (0.411:0.411:0.411))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/U87)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.320:0.323:0.323) (0.268:0.274:0.274))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/U86)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.153:0.153:0.153) (0.192:0.192:0.192))
    (IOPATH A1 Y (0.145:0.145:0.145) (0.283:0.283:0.283))
    (IOPATH B0 Y (0.178:0.178:0.178) (0.213:0.213:0.213))
    (IOPATH B1 Y (0.159:0.159:0.159) (0.200:0.200:0.200))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U85)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.407:0.407:0.407) (0.265:0.265:0.265))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/U84)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.261:0.261:0.261) (0.180:0.180:0.180))
    )
  )
)
(CELL
  (CELLTYPE "BUFX2")
  (INSTANCE cache_controller_U/U83)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.445:0.445:0.445) (0.314:0.314:0.314))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/U82)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.153:0.153:0.153) (0.192:0.192:0.192))
    (IOPATH A1 Y (0.145:0.145:0.145) (0.283:0.283:0.283))
    (IOPATH B0 Y (0.178:0.178:0.178) (0.213:0.213:0.213))
    (IOPATH B1 Y (0.159:0.159:0.159) (0.199:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/U81)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.272:0.278:0.278) (0.261:0.264:0.264))
    (IOPATH A1 Y (0.282:0.282:0.282) (0.352:0.352:0.352))
    (IOPATH B0 Y (0.279:0.279:0.279) (0.281:0.281:0.281))
    (IOPATH B1 Y (0.312:0.312:0.312) (0.411:0.411:0.411))
    )
  )
)
(CELL
  (CELLTYPE "INVX6")
  (INSTANCE cache_controller_U/U80)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.043:0.043:0.043) (0.035:0.036:0.036))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE cache_controller_U/U79)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.362:0.362:0.362) (0.213:0.213:0.213))
    (IOPATH B Y (0.359:0.359:0.359) (0.180:0.180:0.180))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/U78)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.272:0.278:0.278) (0.258:0.262:0.262))
    (IOPATH A1 Y (0.282:0.282:0.282) (0.352:0.352:0.352))
    (IOPATH B0 Y (0.279:0.279:0.279) (0.281:0.281:0.281))
    (IOPATH B1 Y (0.312:0.312:0.312) (0.411:0.411:0.411))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U77)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.084:0.116:0.116) (0.090:0.090:0.090))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE cache_controller_U/U76)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.129:0.159:0.159) (0.107:0.107:0.107))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/U75)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.320:0.323:0.323) (0.268:0.274:0.274))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE cache_controller_U/U74)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.129:0.160:0.160) (0.107:0.107:0.107))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/U72)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.441:0.441:0.441) (0.312:0.312:0.312))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U71)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.215:0.215:0.215) (0.216:0.222:0.222))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE cache_controller_U/U70)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.667:0.667:0.667) (0.317:0.317:0.317))
    (IOPATH B Y (0.624:0.624:0.624) (0.276:0.276:0.276))
    )
  )
)
(CELL
  (CELLTYPE "AND3X2")
  (INSTANCE cache_controller_U/U69)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.197:0.197:0.197) (0.191:0.194:0.194))
    (IOPATH B Y (0.146:0.146:0.146) (0.160:0.160:0.160))
    (IOPATH C Y (0.173:0.173:0.173) (0.210:0.210:0.210))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE cache_controller_U/U68)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.263:0.263:0.263) (0.163:0.165:0.165))
    (IOPATH B Y (0.256:0.257:0.257) (0.137:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U67)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.476:0.476:0.476) (0.549:0.549:0.549))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U66)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.400:0.400:0.400) (0.430:0.432:0.432))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U65)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.445:0.445:0.445) (0.183:0.183:0.183))
    (IOPATH A1 Y (0.391:0.391:0.391) (0.155:0.155:0.155))
    (IOPATH B0 Y (0.394:0.394:0.394) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.505:0.505:0.505) (0.188:0.188:0.188))
    (IOPATH C0 Y (0.517:0.517:0.517) (0.245:0.245:0.245))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U64)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.418:0.418:0.418) (0.170:0.170:0.170))
    (IOPATH A1 Y (0.412:0.412:0.412) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.513:0.513:0.513) (0.223:0.223:0.223))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.477:0.477:0.477) (0.246:0.246:0.246))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U63)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.382:0.382:0.382) (0.153:0.153:0.153))
    (IOPATH A1 Y (0.412:0.412:0.412) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.508:0.508:0.508) (0.221:0.221:0.221))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.517:0.517:0.517) (0.245:0.245:0.245))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U62)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.418:0.418:0.418) (0.170:0.170:0.170))
    (IOPATH A1 Y (0.404:0.404:0.404) (0.163:0.163:0.163))
    (IOPATH B0 Y (0.508:0.508:0.508) (0.221:0.221:0.221))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.518:0.518:0.518) (0.245:0.245:0.245))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U61)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.392:0.392:0.392) (0.192:0.192:0.192))
    (IOPATH A1 Y (0.404:0.404:0.404) (0.163:0.163:0.163))
    (IOPATH B0 Y (0.508:0.508:0.508) (0.221:0.221:0.221))
    (IOPATH B1 Y (0.410:0.410:0.410) (0.127:0.127:0.127))
    (IOPATH C0 Y (0.517:0.517:0.517) (0.245:0.245:0.245))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U60)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.445:0.445:0.445) (0.183:0.183:0.183))
    (IOPATH A1 Y (0.404:0.404:0.404) (0.163:0.163:0.163))
    (IOPATH B0 Y (0.394:0.394:0.394) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.505:0.505:0.505) (0.188:0.188:0.188))
    (IOPATH C0 Y (0.521:0.521:0.521) (0.248:0.248:0.248))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "AOI222XL")
  (INSTANCE cache_controller_U/U59)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.445:0.445:0.445) (0.183:0.183:0.183))
    (IOPATH A1 Y (0.390:0.390:0.390) (0.155:0.155:0.155))
    (IOPATH B0 Y (0.394:0.394:0.394) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.505:0.505:0.505) (0.188:0.188:0.188))
    (IOPATH C0 Y (0.521:0.521:0.521) (0.248:0.248:0.248))
    (IOPATH C1 Y (0.425:0.425:0.425) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/U58)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.312:0.313:0.313) (0.208:0.208:0.208))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/U57)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.312:0.313:0.313) (0.208:0.208:0.208))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/U56)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.312:0.313:0.313) (0.208:0.208:0.208))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U55)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.407:0.407:0.407) (0.265:0.265:0.265))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U54)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.407:0.407:0.407) (0.265:0.265:0.265))
    )
  )
)
(CELL
  (CELLTYPE "AOI221X1")
  (INSTANCE cache_controller_U/U53)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.310:0.310:0.310) (0.179:0.179:0.179))
    (IOPATH A1 Y (0.302:0.302:0.302) (0.155:0.160:0.160))
    (IOPATH B0 Y (0.330:0.330:0.330) (0.210:0.210:0.210))
    (IOPATH B1 Y (0.308:0.308:0.308) (0.179:0.179:0.179))
    (IOPATH C0 Y (0.217:0.217:0.217) (0.096:0.097:0.097))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/U52)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.312:0.313:0.313) (0.208:0.208:0.208))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/U51)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.190:0.190:0.190) (0.271:0.271:0.271))
    (IOPATH A1 Y (0.173:0.173:0.173) (0.301:0.301:0.301))
    (IOPATH B0 Y (0.217:0.217:0.217) (0.313:0.313:0.313))
    (IOPATH B1 Y (0.203:0.203:0.203) (0.311:0.311:0.311))
    )
  )
)
(CELL
  (CELLTYPE "AOI221X4")
  (INSTANCE cache_controller_U/U50)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.380:0.380:0.380) (0.241:0.241:0.241))
    (IOPATH A1 Y (0.376:0.376:0.376) (0.221:0.224:0.224))
    (IOPATH B0 Y (0.405:0.405:0.405) (0.267:0.267:0.267))
    (IOPATH B1 Y (0.386:0.386:0.386) (0.243:0.243:0.243))
    (IOPATH C0 Y (0.280:0.281:0.281) (0.172:0.172:0.172))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U49)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.407:0.407:0.407) (0.265:0.265:0.265))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U48)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.407:0.407:0.407) (0.265:0.265:0.265))
    )
  )
)
(CELL
  (CELLTYPE "AOI221X1")
  (INSTANCE cache_controller_U/U47)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.269:0.269:0.269) (0.176:0.176:0.176))
    (IOPATH A1 Y (0.290:0.290:0.290) (0.162:0.162:0.162))
    (IOPATH B0 Y (0.326:0.326:0.326) (0.206:0.206:0.206))
    (IOPATH B1 Y (0.308:0.308:0.308) (0.179:0.179:0.179))
    (IOPATH C0 Y (0.225:0.226:0.226) (0.117:0.118:0.118))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U46)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.091:0.114:0.114) (0.089:0.090:0.090))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U45)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.079:0.095:0.095) (0.068:0.072:0.072))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U44)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.393:0.396:0.396) (0.309:0.316:0.316))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U43)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.393:0.396:0.396) (0.309:0.314:0.314))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U42)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.393:0.396:0.396) (0.309:0.314:0.314))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U41)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.393:0.396:0.396) (0.309:0.316:0.316))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U40)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.392:0.396:0.396) (0.309:0.316:0.316))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U39)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.392:0.396:0.396) (0.309:0.314:0.314))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U38)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.392:0.395:0.395) (0.309:0.310:0.310))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U37)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.392:0.395:0.395) (0.309:0.316:0.316))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/U36)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.481:0.485:0.485) (0.371:0.371:0.371))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U35)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.197:0.201:0.201) (0.190:0.197:0.197))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U34)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.128:0.135:0.135) (0.097:0.105:0.105))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/U33)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.328:0.331:0.331) (0.222:0.223:0.223))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U32)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.108:0.108:0.108) (0.075:0.075:0.075))
    )
  )
)
(CELL
  (CELLTYPE "BUFX4")
  (INSTANCE cache_controller_U/U31)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.429:0.430:0.430) (0.303:0.304:0.304))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U30)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.393:0.396:0.396) (0.309:0.314:0.314))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U29)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.393:0.396:0.396) (0.309:0.310:0.310))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U28)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.393:0.396:0.396) (0.309:0.318:0.318))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U27)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.393:0.396:0.396) (0.309:0.310:0.310))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U26)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.393:0.396:0.396) (0.310:0.316:0.316))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U25)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.392:0.396:0.396) (0.309:0.310:0.310))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U24)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.392:0.396:0.396) (0.309:0.310:0.310))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U23)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.392:0.396:0.396) (0.309:0.310:0.310))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U22)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.393:0.396:0.396) (0.310:0.318:0.318))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U21)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.128:0.140:0.140) (0.098:0.105:0.105))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/U20)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.328:0.331:0.331) (0.222:0.224:0.224))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U19)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.393:0.396:0.396) (0.310:0.310:0.310))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE cache_controller_U/U18)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.448:0.448:0.448) (0.278:0.278:0.278))
    (IOPATH B Y (0.411:0.411:0.411) (0.196:0.196:0.196))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U17)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.506:0.506:0.506) (0.543:0.544:0.544))
    )
  )
)
(CELL
  (CELLTYPE "AOI211X4")
  (INSTANCE cache_controller_U/U16)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.268:0.269:0.269) (0.204:0.204:0.204))
    (IOPATH A1 Y (0.312:0.312:0.312) (0.204:0.204:0.204))
    (IOPATH B0 Y (0.285:0.290:0.290) (0.178:0.178:0.178))
    (IOPATH C0 Y (0.281:0.297:0.297) (0.195:0.195:0.195))
    )
  )
)
(CELL
  (CELLTYPE "AOI222X1")
  (INSTANCE cache_controller_U/U15)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.251:0.251:0.251) (0.157:0.157:0.157))
    (IOPATH A1 Y (0.265:0.265:0.265) (0.133:0.133:0.133))
    (IOPATH B0 Y (0.339:0.339:0.339) (0.194:0.194:0.194))
    (IOPATH B1 Y (0.246:0.246:0.246) (0.099:0.099:0.099))
    (IOPATH C0 Y (0.341:0.341:0.341) (0.222:0.222:0.222))
    (IOPATH C1 Y (0.257:0.257:0.257) (0.108:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "AOI222X1")
  (INSTANCE cache_controller_U/U14)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.241:0.241:0.241) (0.123:0.123:0.123))
    (IOPATH A1 Y (0.265:0.265:0.265) (0.133:0.133:0.133))
    (IOPATH B0 Y (0.339:0.339:0.339) (0.194:0.194:0.194))
    (IOPATH B1 Y (0.246:0.246:0.246) (0.099:0.099:0.099))
    (IOPATH C0 Y (0.340:0.340:0.340) (0.222:0.222:0.222))
    (IOPATH C1 Y (0.257:0.257:0.257) (0.108:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "AOI222X1")
  (INSTANCE cache_controller_U/U13)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.251:0.251:0.251) (0.157:0.157:0.157))
    (IOPATH A1 Y (0.265:0.265:0.265) (0.133:0.133:0.133))
    (IOPATH B0 Y (0.339:0.339:0.339) (0.194:0.194:0.194))
    (IOPATH B1 Y (0.246:0.246:0.246) (0.099:0.099:0.099))
    (IOPATH C0 Y (0.341:0.341:0.341) (0.222:0.222:0.222))
    (IOPATH C1 Y (0.257:0.257:0.257) (0.108:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "OAI2BB2X1")
  (INSTANCE cache_controller_U/U12)
  (DELAY
    (ABSOLUTE
    (IOPATH B0 Y (0.230:0.237:0.237) (0.147:0.149:0.149))
    (IOPATH B1 Y (0.233:0.233:0.233) (0.122:0.122:0.122))
    (IOPATH A0N Y (0.192:0.192:0.192) (0.210:0.210:0.210))
    (IOPATH A1N Y (0.192:0.193:0.193) (0.177:0.178:0.178))
    )
  )
)
(CELL
  (CELLTYPE "INVX6")
  (INSTANCE cache_controller_U/U11)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.049:0.050:0.050) (0.040:0.040:0.040))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/U10)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.266:0.268:0.268) (0.183:0.185:0.185))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/U9)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.153:0.153:0.153) (0.191:0.191:0.191))
    (IOPATH A1 Y (0.145:0.145:0.145) (0.283:0.283:0.283))
    (IOPATH B0 Y (0.178:0.178:0.178) (0.212:0.212:0.212))
    (IOPATH B1 Y (0.158:0.158:0.158) (0.199:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/U8)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.288:0.289:0.289) (0.217:0.217:0.217))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE cache_controller_U/U7)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.129:0.159:0.159) (0.107:0.107:0.107))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE cache_controller_U/U6)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.134:0.164:0.164) (0.112:0.112:0.112))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X2")
  (INSTANCE cache_controller_U/U5)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.098:0.098:0.098) (0.065:0.065:0.065))
    (IOPATH B Y (0.105:0.105:0.105) (0.071:0.071:0.071))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX8")
  (INSTANCE cache_controller_U/U4)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.347:0.347:0.347) (0.332:0.332:0.332))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX8")
  (INSTANCE cache_controller_U/U3)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.383:0.388:0.388) (0.344:0.367:0.367))
    )
  )
)
(CELL
  (CELLTYPE "DFFTRX2")
  (INSTANCE cache_controller_U/state_reg\[2\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.282:0.282:0.282) (0.339:0.339:0.339))
    (IOPATH (posedge CK) QN (0.313:0.313:0.313) (0.232:0.232:0.232))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.122:0.122:0.122))
    (WIDTH (negedge CK) (0.152:0.152:0.152))
    (SETUP (posedge RN) (posedge CK) (0.100:0.101:0.101))
    (SETUP (negedge RN) (posedge CK) (0.181:0.181:0.181))
    (HOLD (posedge RN) (posedge CK) (-0.060:-0.061:-0.061))
    (HOLD (negedge RN) (posedge CK) (-0.071:-0.071:-0.071))
  )
)
(CELL
  (CELLTYPE "DFFQX2")
  (INSTANCE cache_controller_U/state_reg\[1\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.305:0.305:0.305) (0.229:0.229:0.229))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.088:0.088:0.088))
    (WIDTH (negedge CK) (0.142:0.142:0.142))
    (SETUP (posedge D) (posedge CK) (0.085:0.085:0.085))
    (SETUP (negedge D) (posedge CK) (0.169:0.189:0.189))
    (HOLD (posedge D) (posedge CK) (-0.061:-0.060:-0.060))
    (HOLD (negedge D) (posedge CK) (-0.085:-0.108:-0.108))
  )
)
(CELL
  (CELLTYPE "DFFQX2")
  (INSTANCE cache_controller_U/state_reg\[0\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.279:0.279:0.279) (0.213:0.213:0.213))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.088:0.088:0.088))
    (WIDTH (negedge CK) (0.142:0.142:0.142))
    (SETUP (posedge D) (posedge CK) (0.085:0.085:0.085))
    (SETUP (negedge D) (posedge CK) (0.171:0.182:0.182))
    (HOLD (posedge D) (posedge CK) (-0.061:-0.060:-0.060))
    (HOLD (negedge D) (posedge CK) (-0.087:-0.100:-0.100))
  )
)
(CELL
  (CELLTYPE "XNOR2X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1263)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.104:0.112:0.112) (0.118:0.120:0.120)))
    (COND B == 1'b0 (IOPATH A Y (0.104:0.106:0.106) (0.066:0.070:0.070)))
    (IOPATH (posedge A) Y (0.106:0.114:0.114) (0.117:0.126:0.126))
    (IOPATH (negedge A) Y (0.106:0.108:0.108) (0.118:0.120:0.120))
    (COND A == 1'b1 (IOPATH B Y (0.108:0.108:0.108) (0.102:0.102:0.102)))
    (COND A == 1'b0 (IOPATH B Y (0.097:0.097:0.097) (0.070:0.070:0.070)))
    (IOPATH B Y (0.108:0.108:0.108) (0.102:0.102:0.102))
    )
  )
)
(CELL
  (CELLTYPE "AND3X8")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1262)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.097:0.106:0.106) (0.089:0.094:0.094))
    (IOPATH B Y (0.102:0.108:0.108) (0.100:0.106:0.106))
    (IOPATH C Y (0.104:0.108:0.108) (0.110:0.115:0.115))
    )
  )
)
(CELL
  (CELLTYPE "OR4X8")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1261)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.097:0.105:0.105) (0.156:0.158:0.158))
    (IOPATH B Y (0.133:0.142:0.142) (0.190:0.193:0.193))
    (IOPATH C Y (0.122:0.134:0.134) (0.204:0.207:0.207))
    (IOPATH D Y (0.126:0.139:0.139) (0.214:0.217:0.217))
    )
  )
)
(CELL
  (CELLTYPE "NOR4X8")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1260)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.113:0.115:0.115) (0.055:0.061:0.061))
    (IOPATH B Y (0.135:0.135:0.135) (0.049:0.050:0.050))
    (IOPATH C Y (0.156:0.156:0.156) (0.053:0.054:0.054))
    (IOPATH D Y (0.170:0.174:0.174) (0.064:0.073:0.073))
    )
  )
)
(CELL
  (CELLTYPE "NAND2BX4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1259)
  (DELAY
    (ABSOLUTE
    (IOPATH AN Y (0.131:0.131:0.131) (0.122:0.122:0.122))
    (IOPATH B Y (0.104:0.104:0.104) (0.077:0.077:0.077))
    )
  )
)
(CELL
  (CELLTYPE "OAI31X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1258)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.260:0.260:0.260) (0.161:0.162:0.162))
    (IOPATH A1 Y (0.273:0.273:0.273) (0.161:0.161:0.161))
    (IOPATH A2 Y (0.279:0.279:0.279) (0.163:0.163:0.163))
    (IOPATH B0 Y (0.225:0.225:0.225) (0.206:0.206:0.206))
    )
  )
)
(CELL
  (CELLTYPE "OAI31X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1257)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.275:0.275:0.275) (0.172:0.173:0.173))
    (IOPATH A1 Y (0.288:0.288:0.288) (0.171:0.171:0.171))
    (IOPATH A2 Y (0.301:0.301:0.301) (0.177:0.177:0.177))
    (IOPATH B0 Y (0.239:0.239:0.239) (0.217:0.217:0.217))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1256)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.188:0.195:0.195) (0.179:0.183:0.183))
    (IOPATH B Y (0.195:0.206:0.206) (0.181:0.184:0.184))
    (IOPATH C Y (0.214:0.219:0.219) (0.180:0.182:0.182))
    (IOPATH D Y (0.219:0.225:0.225) (0.178:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1255)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.203:0.208:0.208) (0.213:0.216:0.216))
    (IOPATH B Y (0.195:0.206:0.206) (0.181:0.184:0.184))
    (IOPATH C Y (0.225:0.228:0.228) (0.199:0.201:0.201))
    (IOPATH D Y (0.219:0.225:0.225) (0.178:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1254)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.222:0.227:0.227) (0.230:0.234:0.234))
    (IOPATH B Y (0.214:0.224:0.224) (0.198:0.200:0.200))
    (IOPATH C Y (0.244:0.248:0.248) (0.217:0.219:0.219))
    (IOPATH D Y (0.234:0.245:0.245) (0.194:0.196:0.196))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1253)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.192:0.195:0.195) (0.179:0.183:0.183))
    (IOPATH B Y (0.198:0.206:0.206) (0.181:0.184:0.184))
    (IOPATH C Y (0.212:0.216:0.216) (0.180:0.182:0.182))
    (IOPATH D Y (0.220:0.225:0.225) (0.178:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1252)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.189:0.194:0.194) (0.179:0.183:0.183))
    (IOPATH B Y (0.209:0.217:0.217) (0.208:0.211:0.211))
    (IOPATH C Y (0.225:0.232:0.232) (0.199:0.201:0.201))
    (IOPATH D Y (0.232:0.237:0.237) (0.190:0.191:0.191))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1251)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.187:0.194:0.194) (0.179:0.183:0.183))
    (IOPATH B Y (0.209:0.217:0.217) (0.208:0.211:0.211))
    (IOPATH C Y (0.207:0.219:0.219) (0.180:0.182:0.182))
    (IOPATH D Y (0.219:0.225:0.225) (0.178:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1250)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.202:0.206:0.206) (0.213:0.216:0.216))
    (IOPATH B Y (0.209:0.217:0.217) (0.208:0.211:0.211))
    (IOPATH C Y (0.225:0.232:0.232) (0.199:0.201:0.201))
    (IOPATH D Y (0.219:0.225:0.225) (0.178:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1249)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.203:0.208:0.208) (0.213:0.216:0.216))
    (IOPATH B Y (0.195:0.206:0.206) (0.181:0.184:0.184))
    (IOPATH C Y (0.207:0.216:0.216) (0.180:0.182:0.182))
    (IOPATH D Y (0.219:0.225:0.225) (0.178:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1248)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.185:0.201:0.201) (0.179:0.183:0.183))
    (IOPATH B Y (0.196:0.206:0.206) (0.181:0.184:0.184))
    (IOPATH C Y (0.210:0.217:0.217) (0.180:0.182:0.182))
    (IOPATH D Y (0.219:0.225:0.225) (0.178:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1247)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.185:0.194:0.194) (0.179:0.183:0.183))
    (IOPATH B Y (0.195:0.206:0.206) (0.181:0.184:0.184))
    (IOPATH C Y (0.225:0.231:0.231) (0.199:0.201:0.201))
    (IOPATH D Y (0.232:0.237:0.237) (0.190:0.191:0.191))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1246)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.189:0.194:0.194) (0.179:0.183:0.183))
    (IOPATH B Y (0.209:0.217:0.217) (0.208:0.211:0.211))
    (IOPATH C Y (0.225:0.228:0.228) (0.199:0.201:0.201))
    (IOPATH D Y (0.220:0.225:0.225) (0.178:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1245)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.218:0.225:0.225) (0.230:0.234:0.234))
    (IOPATH B Y (0.228:0.236:0.236) (0.226:0.229:0.229))
    (IOPATH C Y (0.229:0.235:0.235) (0.197:0.199:0.199))
    (IOPATH D Y (0.238:0.245:0.245) (0.194:0.196:0.196))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1244)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.187:0.194:0.194) (0.179:0.183:0.183))
    (IOPATH B Y (0.209:0.217:0.217) (0.208:0.211:0.211))
    (IOPATH C Y (0.206:0.216:0.216) (0.180:0.182:0.182))
    (IOPATH D Y (0.220:0.225:0.225) (0.178:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1243)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.190:0.195:0.195) (0.179:0.183:0.183))
    (IOPATH B Y (0.195:0.206:0.206) (0.181:0.184:0.184))
    (IOPATH C Y (0.210:0.216:0.216) (0.180:0.182:0.182))
    (IOPATH D Y (0.229:0.237:0.237) (0.190:0.191:0.191))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1242)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.188:0.194:0.194) (0.179:0.183:0.183))
    (IOPATH B Y (0.195:0.206:0.206) (0.181:0.184:0.184))
    (IOPATH C Y (0.225:0.232:0.232) (0.199:0.201:0.201))
    (IOPATH D Y (0.215:0.225:0.225) (0.178:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1241)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.189:0.195:0.195) (0.179:0.183:0.183))
    (IOPATH B Y (0.198:0.206:0.206) (0.181:0.184:0.184))
    (IOPATH C Y (0.225:0.232:0.232) (0.199:0.201:0.201))
    (IOPATH D Y (0.219:0.225:0.225) (0.178:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1240)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.185:0.194:0.194) (0.179:0.183:0.183))
    (IOPATH B Y (0.209:0.217:0.217) (0.208:0.211:0.211))
    (IOPATH C Y (0.225:0.232:0.232) (0.199:0.201:0.201))
    (IOPATH D Y (0.215:0.225:0.225) (0.178:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1239)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.202:0.208:0.208) (0.213:0.216:0.216))
    (IOPATH B Y (0.195:0.206:0.206) (0.181:0.184:0.184))
    (IOPATH C Y (0.225:0.232:0.232) (0.199:0.201:0.201))
    (IOPATH D Y (0.232:0.237:0.237) (0.190:0.191:0.191))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1238)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.185:0.194:0.194) (0.179:0.183:0.183))
    (IOPATH B Y (0.195:0.206:0.206) (0.181:0.184:0.184))
    (IOPATH C Y (0.225:0.229:0.229) (0.199:0.201:0.201))
    (IOPATH D Y (0.219:0.225:0.225) (0.178:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1237)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.202:0.206:0.206) (0.213:0.216:0.216))
    (IOPATH B Y (0.198:0.206:0.206) (0.181:0.184:0.184))
    (IOPATH C Y (0.221:0.228:0.228) (0.199:0.201:0.201))
    (IOPATH D Y (0.219:0.225:0.225) (0.178:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1236)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.188:0.194:0.194) (0.179:0.183:0.183))
    (IOPATH B Y (0.209:0.217:0.217) (0.208:0.211:0.211))
    (IOPATH C Y (0.225:0.228:0.228) (0.199:0.201:0.201))
    (IOPATH D Y (0.219:0.225:0.225) (0.178:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1235)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.171:0.171:0.171) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.177:0.177:0.177) (0.092:0.092:0.092))
    (IOPATH B0 Y (0.191:0.191:0.191) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.211:0.211:0.211) (0.122:0.122:0.122))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1234)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.108:0.117:0.117) (0.121:0.123:0.123))
    (IOPATH B Y (0.118:0.128:0.128) (0.122:0.123:0.123))
    (IOPATH C Y (0.132:0.137:0.137) (0.120:0.121:0.121))
    (IOPATH D Y (0.137:0.146:0.146) (0.119:0.119:0.119))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1233)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.279:0.279:0.279) (0.137:0.137:0.137))
    (IOPATH A1 Y (0.307:0.307:0.307) (0.136:0.136:0.136))
    (IOPATH B0 Y (0.310:0.310:0.310) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.315:0.315:0.315) (0.133:0.133:0.133))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1232)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.279:0.279:0.279) (0.137:0.137:0.137))
    (IOPATH A1 Y (0.295:0.295:0.295) (0.126:0.126:0.126))
    (IOPATH B0 Y (0.310:0.310:0.310) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.315:0.315:0.315) (0.133:0.133:0.133))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1231)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.279:0.279:0.279) (0.137:0.137:0.137))
    (IOPATH A1 Y (0.295:0.295:0.295) (0.126:0.126:0.126))
    (IOPATH B0 Y (0.310:0.310:0.310) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.315:0.315:0.315) (0.133:0.133:0.133))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1230)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.167:0.167:0.167) (0.108:0.108:0.108))
    (IOPATH A1 Y (0.197:0.197:0.197) (0.104:0.104:0.104))
    (IOPATH B0 Y (0.187:0.187:0.187) (0.129:0.129:0.129))
    (IOPATH B1 Y (0.180:0.180:0.180) (0.092:0.092:0.092))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1229)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.167:0.167:0.167) (0.108:0.108:0.108))
    (IOPATH A1 Y (0.172:0.172:0.172) (0.089:0.089:0.089))
    (IOPATH B0 Y (0.187:0.187:0.187) (0.129:0.129:0.129))
    (IOPATH B1 Y (0.176:0.176:0.176) (0.084:0.084:0.084))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1228)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.192:0.192:0.192) (0.120:0.120:0.120))
    (IOPATH A1 Y (0.227:0.227:0.227) (0.122:0.122:0.122))
    (IOPATH B0 Y (0.216:0.216:0.216) (0.139:0.139:0.139))
    (IOPATH B1 Y (0.222:0.222:0.222) (0.117:0.117:0.117))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1227)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.142:0.142:0.142) (0.157:0.157:0.157))
    (IOPATH A1 Y (0.116:0.116:0.116) (0.154:0.154:0.154))
    (IOPATH B0 Y (0.164:0.164:0.164) (0.177:0.177:0.177))
    (IOPATH B1 Y (0.149:0.149:0.149) (0.188:0.188:0.188))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1226)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.142:0.142:0.142) (0.157:0.157:0.157))
    (IOPATH A1 Y (0.141:0.141:0.141) (0.186:0.186:0.186))
    (IOPATH B0 Y (0.164:0.164:0.164) (0.177:0.177:0.177))
    (IOPATH B1 Y (0.162:0.162:0.162) (0.201:0.201:0.201))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1225)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.168:0.168:0.168) (0.108:0.108:0.108))
    (IOPATH A1 Y (0.170:0.170:0.170) (0.077:0.077:0.077))
    (IOPATH B0 Y (0.188:0.188:0.188) (0.130:0.130:0.130))
    (IOPATH B1 Y (0.185:0.185:0.185) (0.095:0.095:0.095))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1224)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.168:0.168:0.168) (0.108:0.108:0.108))
    (IOPATH A1 Y (0.187:0.187:0.187) (0.099:0.099:0.099))
    (IOPATH B0 Y (0.188:0.188:0.188) (0.130:0.130:0.130))
    (IOPATH B1 Y (0.188:0.188:0.188) (0.100:0.100:0.100))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1223)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.135:0.135:0.135) (0.152:0.152:0.152))
    (IOPATH A1 Y (0.113:0.113:0.113) (0.151:0.151:0.151))
    (IOPATH B0 Y (0.158:0.158:0.158) (0.172:0.172:0.172))
    (IOPATH B1 Y (0.112:0.112:0.112) (0.163:0.163:0.163))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1222)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.134:0.134:0.134) (0.152:0.152:0.152))
    (IOPATH A1 Y (0.129:0.129:0.129) (0.165:0.165:0.165))
    (IOPATH B0 Y (0.158:0.158:0.158) (0.172:0.172:0.172))
    (IOPATH B1 Y (0.134:0.134:0.134) (0.176:0.176:0.176))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1221)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.178:0.178:0.178) (0.223:0.223:0.223))
    (IOPATH A1 Y (0.177:0.177:0.177) (0.265:0.265:0.265))
    (IOPATH B0 Y (0.197:0.197:0.197) (0.254:0.254:0.254))
    (IOPATH B1 Y (0.176:0.176:0.176) (0.256:0.256:0.256))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1220)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.086:0.095:0.095) (0.087:0.089:0.089))
    (IOPATH B Y (0.092:0.105:0.105) (0.090:0.092:0.092))
    (IOPATH C Y (0.107:0.115:0.115) (0.091:0.093:0.093))
    (IOPATH D Y (0.113:0.123:0.123) (0.092:0.093:0.093))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1219)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.089:0.099:0.099) (0.091:0.094:0.094))
    (IOPATH B Y (0.096:0.109:0.109) (0.094:0.096:0.096))
    (IOPATH C Y (0.111:0.119:0.119) (0.096:0.097:0.097))
    (IOPATH D Y (0.118:0.127:0.127) (0.096:0.097:0.097))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1218)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.089:0.099:0.099) (0.091:0.093:0.093))
    (IOPATH B Y (0.100:0.109:0.109) (0.094:0.096:0.096))
    (IOPATH C Y (0.104:0.119:0.119) (0.095:0.097:0.097))
    (IOPATH D Y (0.114:0.127:0.127) (0.096:0.097:0.097))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1217)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.329:0.329:0.329) (0.147:0.147:0.147))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.342:0.342:0.342) (0.159:0.159:0.159))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1216)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.311:0.311:0.311) (0.139:0.139:0.139))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.342:0.342:0.342) (0.159:0.159:0.159))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1215)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.318:0.318:0.318) (0.142:0.142:0.142))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.342:0.342:0.342) (0.159:0.159:0.159))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1214)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.314:0.314:0.314) (0.140:0.140:0.140))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.322:0.322:0.322) (0.126:0.126:0.126))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1213)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.287:0.287:0.287) (0.119:0.119:0.119))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.322:0.322:0.322) (0.138:0.138:0.138))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1212)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.281:0.281:0.281) (0.112:0.112:0.112))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.322:0.322:0.322) (0.137:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1211)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.281:0.281:0.281) (0.112:0.112:0.112))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.322:0.322:0.322) (0.126:0.126:0.126))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1210)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.314:0.314:0.314) (0.140:0.140:0.140))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.322:0.322:0.322) (0.138:0.138:0.138))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1209)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.302:0.302:0.302) (0.134:0.134:0.134))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.342:0.342:0.342) (0.159:0.159:0.159))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1208)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.314:0.314:0.314) (0.140:0.140:0.140))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.322:0.322:0.322) (0.137:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1207)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.321:0.321:0.321) (0.144:0.144:0.144))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.322:0.322:0.322) (0.137:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1206)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.318:0.318:0.318) (0.142:0.142:0.142))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.321:0.321:0.321) (0.126:0.126:0.126))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1205)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.302:0.302:0.302) (0.134:0.134:0.134))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.342:0.342:0.342) (0.159:0.159:0.159))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1204)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.318:0.318:0.318) (0.142:0.142:0.142))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.321:0.321:0.321) (0.126:0.126:0.126))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1203)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.279:0.279:0.279) (0.137:0.137:0.137))
    (IOPATH A1 Y (0.294:0.294:0.294) (0.113:0.113:0.113))
    (IOPATH B0 Y (0.310:0.310:0.310) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.314:0.314:0.314) (0.132:0.132:0.132))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1202)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.311:0.311:0.311) (0.139:0.139:0.139))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.322:0.322:0.322) (0.137:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1201)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.286:0.286:0.286) (0.114:0.114:0.114))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.316:0.316:0.316) (0.131:0.131:0.131))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1200)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.286:0.286:0.286) (0.114:0.114:0.114))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.328:0.328:0.328) (0.146:0.146:0.146))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1199)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.314:0.314:0.314) (0.140:0.140:0.140))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.322:0.322:0.322) (0.138:0.138:0.138))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1198)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.200:0.200:0.200) (0.124:0.124:0.124))
    (IOPATH A1 Y (0.211:0.211:0.211) (0.096:0.096:0.096))
    (IOPATH B0 Y (0.224:0.224:0.224) (0.143:0.143:0.143))
    (IOPATH B1 Y (0.226:0.226:0.226) (0.117:0.117:0.117))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1197)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.196:0.196:0.196) (0.122:0.122:0.122))
    (IOPATH A1 Y (0.222:0.222:0.222) (0.119:0.119:0.119))
    (IOPATH B0 Y (0.220:0.220:0.220) (0.141:0.141:0.141))
    (IOPATH B1 Y (0.226:0.226:0.226) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1196)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.194:0.194:0.194) (0.121:0.121:0.121))
    (IOPATH A1 Y (0.193:0.193:0.193) (0.093:0.093:0.093))
    (IOPATH B0 Y (0.218:0.218:0.218) (0.140:0.140:0.140))
    (IOPATH B1 Y (0.218:0.218:0.218) (0.111:0.111:0.111))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1195)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.192:0.192:0.192) (0.120:0.120:0.120))
    (IOPATH A1 Y (0.213:0.213:0.213) (0.097:0.097:0.097))
    (IOPATH B0 Y (0.216:0.216:0.216) (0.139:0.139:0.139))
    (IOPATH B1 Y (0.212:0.212:0.212) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1194)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.193:0.199:0.199) (0.183:0.187:0.187))
    (IOPATH B Y (0.216:0.222:0.222) (0.212:0.215:0.215))
    (IOPATH C Y (0.215:0.221:0.221) (0.184:0.186:0.186))
    (IOPATH D Y (0.219:0.230:0.230) (0.182:0.183:0.183))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1193)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.185:0.185:0.185) (0.084:0.084:0.084))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1192)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.201:0.201:0.201) (0.108:0.108:0.108))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.206:0.206:0.206) (0.097:0.097:0.097))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1191)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.113:0.113:0.113))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.196:0.196:0.196) (0.099:0.099:0.099))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1190)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.254:0.254:0.254) (0.151:0.151:0.151))
    (IOPATH A1 Y (0.249:0.249:0.249) (0.114:0.114:0.114))
    (IOPATH B0 Y (0.279:0.279:0.279) (0.169:0.169:0.169))
    (IOPATH B1 Y (0.280:0.280:0.280) (0.140:0.140:0.140))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1189)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.200:0.200:0.200) (0.124:0.124:0.124))
    (IOPATH A1 Y (0.213:0.213:0.213) (0.111:0.111:0.111))
    (IOPATH B0 Y (0.224:0.224:0.224) (0.143:0.143:0.143))
    (IOPATH B1 Y (0.230:0.230:0.230) (0.123:0.123:0.123))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1188)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.194:0.194:0.194) (0.121:0.121:0.121))
    (IOPATH A1 Y (0.194:0.194:0.194) (0.093:0.093:0.093))
    (IOPATH B0 Y (0.218:0.218:0.218) (0.140:0.140:0.140))
    (IOPATH B1 Y (0.212:0.212:0.212) (0.103:0.103:0.103))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1187)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.246:0.246:0.246) (0.148:0.148:0.148))
    (IOPATH A1 Y (0.246:0.246:0.246) (0.116:0.116:0.116))
    (IOPATH B0 Y (0.271:0.271:0.271) (0.165:0.165:0.165))
    (IOPATH B1 Y (0.283:0.283:0.283) (0.152:0.152:0.152))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1186)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.255:0.255:0.255) (0.152:0.152:0.152))
    (IOPATH A1 Y (0.272:0.272:0.272) (0.141:0.141:0.141))
    (IOPATH B0 Y (0.280:0.280:0.280) (0.169:0.169:0.169))
    (IOPATH B1 Y (0.302:0.302:0.302) (0.167:0.167:0.167))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1185)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.194:0.194:0.194) (0.121:0.121:0.121))
    (IOPATH A1 Y (0.200:0.200:0.200) (0.102:0.102:0.102))
    (IOPATH B0 Y (0.218:0.218:0.218) (0.140:0.140:0.140))
    (IOPATH B1 Y (0.212:0.212:0.212) (0.103:0.103:0.103))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1184)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.200:0.200:0.200) (0.124:0.124:0.124))
    (IOPATH A1 Y (0.194:0.194:0.194) (0.091:0.091:0.091))
    (IOPATH B0 Y (0.224:0.224:0.224) (0.143:0.143:0.143))
    (IOPATH B1 Y (0.230:0.230:0.230) (0.123:0.123:0.123))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1183)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.200:0.200:0.200) (0.124:0.124:0.124))
    (IOPATH A1 Y (0.211:0.211:0.211) (0.096:0.096:0.096))
    (IOPATH B0 Y (0.224:0.224:0.224) (0.143:0.143:0.143))
    (IOPATH B1 Y (0.227:0.227:0.227) (0.117:0.117:0.117))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1182)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.250:0.250:0.250) (0.150:0.150:0.150))
    (IOPATH A1 Y (0.251:0.251:0.251) (0.123:0.123:0.123))
    (IOPATH B0 Y (0.274:0.274:0.274) (0.167:0.167:0.167))
    (IOPATH B1 Y (0.281:0.281:0.281) (0.143:0.143:0.143))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1181)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.171:0.171:0.171) (0.109:0.109:0.109))
    (IOPATH A1 Y (0.183:0.183:0.183) (0.095:0.095:0.095))
    (IOPATH B0 Y (0.195:0.195:0.195) (0.129:0.129:0.129))
    (IOPATH B1 Y (0.198:0.198:0.198) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1180)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.193:0.193:0.193) (0.102:0.102:0.102))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.207:0.207:0.207) (0.113:0.113:0.113))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1179)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.186:0.186:0.186) (0.097:0.097:0.097))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1178)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.197:0.197:0.197) (0.090:0.090:0.090))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.193:0.193:0.193) (0.093:0.093:0.093))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1177)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.185:0.185:0.185) (0.084:0.084:0.084))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.200:0.200:0.200) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1176)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.176:0.176:0.176) (0.084:0.084:0.084))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.200:0.200:0.200) (0.101:0.101:0.101))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1175)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.193:0.193:0.193) (0.102:0.102:0.102))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.196:0.196:0.196) (0.099:0.099:0.099))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1174)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.186:0.186:0.186) (0.097:0.097:0.097))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1173)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.113:0.113:0.113))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.206:0.206:0.206) (0.097:0.097:0.097))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1172)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.178:0.178:0.178) (0.089:0.089:0.089))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.219:0.219:0.219) (0.108:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1171)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.197:0.197:0.197) (0.090:0.090:0.090))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.237:0.237:0.237) (0.143:0.143:0.143))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1170)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.198:0.198:0.198) (0.106:0.106:0.106))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.105:0.105:0.105))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1169)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.193:0.193:0.193) (0.102:0.102:0.102))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.218:0.218:0.218) (0.125:0.125:0.125))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1168)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.176:0.176:0.176) (0.085:0.085:0.085))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.103:0.103:0.103))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1167)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.197:0.197:0.197) (0.090:0.090:0.090))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.196:0.196:0.196) (0.099:0.099:0.099))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1166)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.289:0.298:0.298) (0.269:0.273:0.273))
    (IOPATH B Y (0.299:0.309:0.309) (0.272:0.274:0.274))
    (IOPATH C Y (0.314:0.320:0.320) (0.271:0.273:0.273))
    (IOPATH D Y (0.338:0.342:0.342) (0.284:0.286:0.286))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1165)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.192:0.192:0.192) (0.104:0.104:0.104))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.207:0.207:0.207) (0.098:0.098:0.098))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1164)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.176:0.176:0.176) (0.085:0.085:0.085))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.103:0.103:0.103))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1163)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.197:0.197:0.197) (0.090:0.090:0.090))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.200:0.200:0.200) (0.093:0.093:0.093))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1162)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.225:0.225:0.225) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.227:0.227:0.227) (0.111:0.111:0.111))
    (IOPATH B0 Y (0.249:0.249:0.249) (0.155:0.155:0.155))
    (IOPATH B1 Y (0.250:0.250:0.250) (0.125:0.125:0.125))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1161)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.226:0.226:0.226) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.261:0.261:0.261) (0.142:0.142:0.142))
    (IOPATH B0 Y (0.250:0.250:0.250) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.267:0.267:0.267) (0.149:0.149:0.149))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1160)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.198:0.198:0.198) (0.106:0.106:0.106))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1159)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.178:0.178:0.178) (0.089:0.089:0.089))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.198:0.198:0.198) (0.099:0.099:0.099))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1158)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.197:0.197:0.197) (0.090:0.090:0.090))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.207:0.207:0.207) (0.113:0.113:0.113))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1157)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.229:0.229:0.229) (0.140:0.140:0.140))
    (IOPATH A1 Y (0.239:0.239:0.239) (0.108:0.108:0.108))
    (IOPATH B0 Y (0.253:0.253:0.253) (0.157:0.157:0.157))
    (IOPATH B1 Y (0.255:0.255:0.255) (0.130:0.130:0.130))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1156)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.225:0.225:0.225) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.225:0.225:0.225) (0.107:0.107:0.107))
    (IOPATH B0 Y (0.249:0.249:0.249) (0.155:0.155:0.155))
    (IOPATH B1 Y (0.249:0.249:0.249) (0.123:0.123:0.123))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1155)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.186:0.186:0.186) (0.097:0.097:0.097))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1154)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.183:0.183:0.183) (0.083:0.083:0.083))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.200:0.200:0.200) (0.101:0.101:0.101))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1153)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.197:0.197:0.197) (0.090:0.090:0.090))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.196:0.196:0.196) (0.099:0.099:0.099))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1152)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.188:0.188:0.188) (0.099:0.099:0.099))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1151)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.201:0.201:0.201) (0.108:0.108:0.108))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.206:0.206:0.206) (0.109:0.109:0.109))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1150)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.183:0.183:0.183) (0.083:0.083:0.083))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.195:0.195:0.195) (0.095:0.095:0.095))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1149)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.113:0.113:0.113))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.207:0.207:0.207) (0.113:0.113:0.113))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1148)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.229:0.229:0.229) (0.140:0.140:0.140))
    (IOPATH A1 Y (0.242:0.242:0.242) (0.125:0.125:0.125))
    (IOPATH B0 Y (0.253:0.253:0.253) (0.157:0.157:0.157))
    (IOPATH B1 Y (0.254:0.254:0.254) (0.128:0.128:0.128))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1147)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.226:0.226:0.226) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.227:0.227:0.227) (0.112:0.112:0.112))
    (IOPATH B0 Y (0.250:0.250:0.250) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.256:0.256:0.256) (0.119:0.119:0.119))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1146)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.225:0.225:0.225) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.225:0.225:0.225) (0.106:0.106:0.106))
    (IOPATH B0 Y (0.249:0.249:0.249) (0.155:0.155:0.155))
    (IOPATH B1 Y (0.250:0.250:0.250) (0.125:0.125:0.125))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1145)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.226:0.226:0.226) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.237:0.237:0.237) (0.121:0.121:0.121))
    (IOPATH B0 Y (0.250:0.250:0.250) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.270:0.270:0.270) (0.152:0.152:0.152))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1144)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.229:0.229:0.229) (0.140:0.140:0.140))
    (IOPATH A1 Y (0.239:0.239:0.239) (0.108:0.108:0.108))
    (IOPATH B0 Y (0.253:0.253:0.253) (0.157:0.157:0.157))
    (IOPATH B1 Y (0.259:0.259:0.259) (0.136:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1143)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.225:0.225:0.225) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.225:0.225:0.225) (0.106:0.106:0.106))
    (IOPATH B0 Y (0.249:0.249:0.249) (0.155:0.155:0.155))
    (IOPATH B1 Y (0.261:0.261:0.261) (0.142:0.142:0.142))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1142)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.226:0.226:0.226) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.243:0.243:0.243) (0.127:0.127:0.127))
    (IOPATH B0 Y (0.250:0.250:0.250) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.268:0.268:0.268) (0.150:0.150:0.150))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1141)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.165:0.165:0.165) (0.105:0.105:0.105))
    (IOPATH A1 Y (0.189:0.189:0.189) (0.100:0.100:0.100))
    (IOPATH B0 Y (0.189:0.189:0.189) (0.126:0.126:0.126))
    (IOPATH B1 Y (0.191:0.191:0.191) (0.101:0.101:0.101))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1140)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.164:0.164:0.164) (0.105:0.105:0.105))
    (IOPATH A1 Y (0.200:0.200:0.200) (0.106:0.106:0.106))
    (IOPATH B0 Y (0.188:0.188:0.188) (0.126:0.126:0.126))
    (IOPATH B1 Y (0.194:0.194:0.194) (0.092:0.092:0.092))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1139)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.164:0.164:0.164) (0.105:0.105:0.105))
    (IOPATH A1 Y (0.164:0.164:0.164) (0.079:0.079:0.079))
    (IOPATH B0 Y (0.187:0.187:0.187) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.186:0.186:0.186) (0.094:0.094:0.094))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1138)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.164:0.164:0.164) (0.105:0.105:0.105))
    (IOPATH A1 Y (0.181:0.181:0.181) (0.096:0.096:0.096))
    (IOPATH B0 Y (0.188:0.188:0.188) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.184:0.184:0.184) (0.093:0.093:0.093))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1137)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.170:0.170:0.170) (0.108:0.108:0.108))
    (IOPATH A1 Y (0.206:0.206:0.206) (0.109:0.109:0.109))
    (IOPATH B0 Y (0.194:0.194:0.194) (0.129:0.129:0.129))
    (IOPATH B1 Y (0.214:0.214:0.214) (0.124:0.124:0.124))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1136)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.298:0.305:0.305) (0.274:0.278:0.278))
    (IOPATH B Y (0.305:0.315:0.315) (0.277:0.280:0.280))
    (IOPATH C Y (0.317:0.326:0.326) (0.276:0.278:0.278))
    (IOPATH D Y (0.330:0.336:0.336) (0.273:0.275:0.275))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1135)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.188:0.188:0.188) (0.099:0.099:0.099))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1134)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.177:0.177:0.177) (0.090:0.090:0.090))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.206:0.206:0.206) (0.109:0.109:0.109))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1133)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.176:0.176:0.176) (0.085:0.085:0.085))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.196:0.196:0.196) (0.096:0.096:0.096))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1132)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.113:0.113:0.113))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.200:0.200:0.200) (0.093:0.093:0.093))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1131)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.229:0.229:0.229) (0.140:0.140:0.140))
    (IOPATH A1 Y (0.252:0.252:0.252) (0.135:0.135:0.135))
    (IOPATH B0 Y (0.253:0.253:0.253) (0.157:0.157:0.157))
    (IOPATH B1 Y (0.255:0.255:0.255) (0.130:0.130:0.130))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1130)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.226:0.226:0.226) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.246:0.246:0.246) (0.113:0.113:0.113))
    (IOPATH B0 Y (0.250:0.250:0.250) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.287:0.287:0.287) (0.171:0.171:0.171))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1129)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.188:0.188:0.188) (0.099:0.099:0.099))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.200:0.200:0.200) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1128)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.176:0.176:0.176) (0.085:0.085:0.085))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.219:0.219:0.219) (0.108:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1127)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.289:0.299:0.299) (0.269:0.273:0.273))
    (IOPATH B Y (0.300:0.309:0.309) (0.272:0.274:0.274))
    (IOPATH C Y (0.314:0.320:0.320) (0.271:0.273:0.273))
    (IOPATH D Y (0.323:0.330:0.330) (0.268:0.270:0.270))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1126)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.186:0.186:0.186) (0.097:0.097:0.097))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.105:0.105:0.105))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1125)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.208:0.208:0.208) (0.111:0.111:0.111))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.207:0.207:0.207) (0.098:0.098:0.098))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1124)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.178:0.178:0.178) (0.089:0.089:0.089))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.213:0.213:0.213) (0.119:0.119:0.119))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1123)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.197:0.197:0.197) (0.090:0.090:0.090))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.223:0.223:0.223) (0.128:0.128:0.128))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1122)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.171:0.171:0.171) (0.109:0.109:0.109))
    (IOPATH A1 Y (0.183:0.183:0.183) (0.095:0.095:0.095))
    (IOPATH B0 Y (0.195:0.195:0.195) (0.129:0.129:0.129))
    (IOPATH B1 Y (0.197:0.197:0.197) (0.103:0.103:0.103))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1121)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.170:0.170:0.170) (0.108:0.108:0.108))
    (IOPATH A1 Y (0.206:0.206:0.206) (0.109:0.109:0.109))
    (IOPATH B0 Y (0.194:0.194:0.194) (0.129:0.129:0.129))
    (IOPATH B1 Y (0.191:0.191:0.191) (0.089:0.089:0.089))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1120)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.229:0.229:0.229) (0.140:0.140:0.140))
    (IOPATH A1 Y (0.252:0.252:0.252) (0.135:0.135:0.135))
    (IOPATH B0 Y (0.253:0.253:0.253) (0.157:0.157:0.157))
    (IOPATH B1 Y (0.255:0.255:0.255) (0.130:0.130:0.130))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1119)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.226:0.226:0.226) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.261:0.261:0.261) (0.143:0.143:0.143))
    (IOPATH B0 Y (0.250:0.250:0.250) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.256:0.256:0.256) (0.132:0.132:0.132))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1118)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.225:0.225:0.225) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.232:0.232:0.232) (0.104:0.104:0.104))
    (IOPATH B0 Y (0.249:0.249:0.249) (0.155:0.155:0.155))
    (IOPATH B1 Y (0.261:0.261:0.261) (0.142:0.142:0.142))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1117)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.226:0.226:0.226) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.243:0.243:0.243) (0.127:0.127:0.127))
    (IOPATH B0 Y (0.250:0.250:0.250) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.246:0.246:0.246) (0.113:0.113:0.113))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1116)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.185:0.185:0.185) (0.084:0.084:0.084))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1115)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.220:0.220:0.220) (0.115:0.115:0.115))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.226:0.226:0.226) (0.132:0.132:0.132))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1114)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.176:0.176:0.176) (0.085:0.085:0.085))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.103:0.103:0.103))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1113)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.197:0.197:0.197) (0.090:0.090:0.090))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.196:0.196:0.196) (0.099:0.099:0.099))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1112)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.186:0.186:0.186) (0.097:0.097:0.097))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1111)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.183:0.183:0.183) (0.094:0.094:0.094))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.103:0.103:0.103))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1110)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.193:0.193:0.193) (0.102:0.102:0.102))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.223:0.223:0.223) (0.128:0.128:0.128))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1109)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.188:0.188:0.188) (0.099:0.099:0.099))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1108)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.193:0.193:0.193) (0.102:0.102:0.102))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.197:0.197:0.197) (0.091:0.091:0.091))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1107)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.198:0.198:0.198) (0.106:0.106:0.106))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1106)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.113:0.113:0.113))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.193:0.193:0.193) (0.093:0.093:0.093))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1105)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.187:0.187:0.187) (0.117:0.117:0.117))
    (IOPATH A1 Y (0.208:0.208:0.208) (0.095:0.095:0.095))
    (IOPATH B0 Y (0.211:0.211:0.211) (0.137:0.137:0.137))
    (IOPATH B1 Y (0.218:0.218:0.218) (0.119:0.119:0.119))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1104)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.165:0.165:0.165) (0.105:0.105:0.105))
    (IOPATH A1 Y (0.176:0.176:0.176) (0.080:0.080:0.080))
    (IOPATH B0 Y (0.189:0.189:0.189) (0.126:0.126:0.126))
    (IOPATH B1 Y (0.191:0.191:0.191) (0.101:0.101:0.101))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1103)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.164:0.164:0.164) (0.105:0.105:0.105))
    (IOPATH A1 Y (0.190:0.190:0.190) (0.101:0.101:0.101))
    (IOPATH B0 Y (0.188:0.188:0.188) (0.126:0.126:0.126))
    (IOPATH B1 Y (0.194:0.194:0.194) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1102)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.164:0.164:0.164) (0.105:0.105:0.105))
    (IOPATH A1 Y (0.170:0.170:0.170) (0.088:0.088:0.088))
    (IOPATH B0 Y (0.187:0.187:0.187) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.207:0.207:0.207) (0.102:0.102:0.102))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1101)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.164:0.164:0.164) (0.105:0.105:0.105))
    (IOPATH A1 Y (0.199:0.199:0.199) (0.105:0.105:0.105))
    (IOPATH B0 Y (0.188:0.188:0.188) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.187:0.187:0.187) (0.087:0.087:0.087))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1100)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.331:0.336:0.336) (0.332:0.336:0.336))
    (IOPATH B Y (0.325:0.335:0.335) (0.294:0.297:0.297))
    (IOPATH C Y (0.355:0.362:0.362) (0.317:0.320:0.320))
    (IOPATH D Y (0.351:0.356:0.356) (0.291:0.292:0.292))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1099)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.198:0.198:0.198) (0.106:0.106:0.106))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1098)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.176:0.176:0.176) (0.084:0.084:0.084))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.103:0.103:0.103))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1097)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.185:0.185:0.185) (0.084:0.084:0.084))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1096)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.204:0.204:0.204) (0.109:0.109:0.109))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.206:0.206:0.206) (0.097:0.097:0.097))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1095)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.113:0.113:0.113))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.207:0.207:0.207) (0.113:0.113:0.113))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1094)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.187:0.187:0.187) (0.117:0.117:0.117))
    (IOPATH A1 Y (0.195:0.195:0.195) (0.088:0.088:0.088))
    (IOPATH B0 Y (0.211:0.211:0.211) (0.137:0.137:0.137))
    (IOPATH B1 Y (0.230:0.230:0.230) (0.113:0.113:0.113))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1093)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.186:0.186:0.186) (0.117:0.117:0.117))
    (IOPATH A1 Y (0.221:0.221:0.221) (0.118:0.118:0.118))
    (IOPATH B0 Y (0.210:0.210:0.210) (0.136:0.136:0.136))
    (IOPATH B1 Y (0.210:0.210:0.210) (0.097:0.097:0.097))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1092)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.229:0.229:0.229) (0.140:0.140:0.140))
    (IOPATH A1 Y (0.239:0.239:0.239) (0.108:0.108:0.108))
    (IOPATH B0 Y (0.253:0.253:0.253) (0.157:0.157:0.157))
    (IOPATH B1 Y (0.255:0.255:0.255) (0.130:0.130:0.130))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1091)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.226:0.226:0.226) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.242:0.242:0.242) (0.130:0.130:0.130))
    (IOPATH B0 Y (0.250:0.250:0.250) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.257:0.257:0.257) (0.133:0.133:0.133))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1090)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.225:0.225:0.225) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.232:0.232:0.232) (0.117:0.117:0.117))
    (IOPATH B0 Y (0.249:0.249:0.249) (0.155:0.155:0.155))
    (IOPATH B1 Y (0.250:0.250:0.250) (0.125:0.125:0.125))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1089)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.226:0.226:0.226) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.261:0.261:0.261) (0.142:0.142:0.142))
    (IOPATH B0 Y (0.250:0.250:0.250) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.287:0.287:0.287) (0.171:0.171:0.171))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1088)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.229:0.229:0.229) (0.140:0.140:0.140))
    (IOPATH A1 Y (0.252:0.252:0.252) (0.135:0.135:0.135))
    (IOPATH B0 Y (0.253:0.253:0.253) (0.157:0.157:0.157))
    (IOPATH B1 Y (0.254:0.254:0.254) (0.128:0.128:0.128))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1087)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.226:0.226:0.226) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.251:0.251:0.251) (0.136:0.136:0.136))
    (IOPATH B0 Y (0.250:0.250:0.250) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.257:0.257:0.257) (0.120:0.120:0.120))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1086)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.225:0.225:0.225) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.225:0.225:0.225) (0.107:0.107:0.107))
    (IOPATH B0 Y (0.249:0.249:0.249) (0.155:0.155:0.155))
    (IOPATH B1 Y (0.250:0.250:0.250) (0.125:0.125:0.125))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1085)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.226:0.226:0.226) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.246:0.246:0.246) (0.113:0.113:0.113))
    (IOPATH B0 Y (0.250:0.250:0.250) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.287:0.287:0.287) (0.171:0.171:0.171))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1084)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.292:0.298:0.298) (0.268:0.272:0.272))
    (IOPATH B Y (0.298:0.308:0.308) (0.271:0.274:0.274))
    (IOPATH C Y (0.315:0.319:0.319) (0.270:0.272:0.272))
    (IOPATH D Y (0.318:0.329:0.329) (0.267:0.269:0.269))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1083)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.185:0.185:0.185) (0.084:0.084:0.084))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1082)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.201:0.201:0.201) (0.108:0.108:0.108))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.206:0.206:0.206) (0.109:0.109:0.109))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1081)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.176:0.176:0.176) (0.086:0.086:0.086))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.219:0.219:0.219) (0.108:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1080)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.113:0.113:0.113))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.204:0.204:0.204) (0.109:0.109:0.109))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1079)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.317:0.331:0.331) (0.291:0.295:0.295))
    (IOPATH B Y (0.324:0.335:0.335) (0.294:0.297:0.297))
    (IOPATH C Y (0.354:0.359:0.359) (0.317:0.319:0.319))
    (IOPATH D Y (0.345:0.356:0.356) (0.290:0.292:0.292))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1078)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.185:0.185:0.185) (0.084:0.084:0.084))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1077)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.176:0.176:0.176) (0.085:0.085:0.085))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.219:0.219:0.219) (0.108:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1076)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.187:0.187:0.187) (0.097:0.097:0.097))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.237:0.237:0.237) (0.143:0.143:0.143))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1075)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.165:0.165:0.165) (0.105:0.105:0.105))
    (IOPATH A1 Y (0.178:0.178:0.178) (0.094:0.094:0.094))
    (IOPATH B0 Y (0.189:0.189:0.189) (0.126:0.126:0.126))
    (IOPATH B1 Y (0.190:0.190:0.190) (0.100:0.100:0.100))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1074)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.164:0.164:0.164) (0.105:0.105:0.105))
    (IOPATH A1 Y (0.200:0.200:0.200) (0.106:0.106:0.106))
    (IOPATH B0 Y (0.188:0.188:0.188) (0.126:0.126:0.126))
    (IOPATH B1 Y (0.194:0.194:0.194) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1073)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.164:0.164:0.164) (0.105:0.105:0.105))
    (IOPATH A1 Y (0.164:0.164:0.164) (0.080:0.080:0.080))
    (IOPATH B0 Y (0.187:0.187:0.187) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.186:0.186:0.186) (0.094:0.094:0.094))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1072)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.164:0.164:0.164) (0.105:0.105:0.105))
    (IOPATH A1 Y (0.199:0.199:0.199) (0.105:0.105:0.105))
    (IOPATH B0 Y (0.188:0.188:0.188) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.184:0.184:0.184) (0.093:0.093:0.093))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1071)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.185:0.185:0.185) (0.084:0.084:0.084))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1070)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.192:0.192:0.192) (0.104:0.104:0.104))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.226:0.226:0.226) (0.132:0.132:0.132))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1069)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.197:0.197:0.197) (0.090:0.090:0.090))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.223:0.223:0.223) (0.128:0.128:0.128))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1068)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.165:0.165:0.165) (0.105:0.105:0.105))
    (IOPATH A1 Y (0.178:0.178:0.178) (0.094:0.094:0.094))
    (IOPATH B0 Y (0.189:0.189:0.189) (0.126:0.126:0.126))
    (IOPATH B1 Y (0.191:0.191:0.191) (0.101:0.101:0.101))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1067)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.164:0.164:0.164) (0.105:0.105:0.105))
    (IOPATH A1 Y (0.163:0.163:0.163) (0.080:0.080:0.080))
    (IOPATH B0 Y (0.187:0.187:0.187) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.207:0.207:0.207) (0.102:0.102:0.102))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1066)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.164:0.164:0.164) (0.105:0.105:0.105))
    (IOPATH A1 Y (0.175:0.175:0.175) (0.091:0.091:0.091))
    (IOPATH B0 Y (0.188:0.188:0.188) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.195:0.195:0.195) (0.108:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1065)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.229:0.229:0.229) (0.140:0.140:0.140))
    (IOPATH A1 Y (0.240:0.240:0.240) (0.124:0.124:0.124))
    (IOPATH B0 Y (0.253:0.253:0.253) (0.157:0.157:0.157))
    (IOPATH B1 Y (0.255:0.255:0.255) (0.130:0.130:0.130))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1064)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.226:0.226:0.226) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.246:0.246:0.246) (0.113:0.113:0.113))
    (IOPATH B0 Y (0.250:0.250:0.250) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.268:0.268:0.268) (0.150:0.150:0.150))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1063)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.164:0.164:0.164) (0.105:0.105:0.105))
    (IOPATH A1 Y (0.196:0.196:0.196) (0.104:0.104:0.104))
    (IOPATH B0 Y (0.188:0.188:0.188) (0.126:0.126:0.126))
    (IOPATH B1 Y (0.195:0.195:0.195) (0.093:0.093:0.093))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1062)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.164:0.164:0.164) (0.105:0.105:0.105))
    (IOPATH A1 Y (0.170:0.170:0.170) (0.088:0.088:0.088))
    (IOPATH B0 Y (0.187:0.187:0.187) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.187:0.187:0.187) (0.095:0.095:0.095))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1061)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.164:0.164:0.164) (0.105:0.105:0.105))
    (IOPATH A1 Y (0.184:0.184:0.184) (0.085:0.085:0.085))
    (IOPATH B0 Y (0.188:0.188:0.188) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.207:0.207:0.207) (0.121:0.121:0.121))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1060)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.185:0.185:0.185) (0.084:0.084:0.084))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.200:0.200:0.200) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1059)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.113:0.113:0.113))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.206:0.206:0.206) (0.097:0.097:0.097))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1058)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.176:0.176:0.176) (0.085:0.085:0.085))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.103:0.103:0.103))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1057)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.197:0.197:0.197) (0.090:0.090:0.090))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.197:0.197:0.197) (0.091:0.091:0.091))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1056)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.229:0.229:0.229) (0.140:0.140:0.140))
    (IOPATH A1 Y (0.239:0.239:0.239) (0.108:0.108:0.108))
    (IOPATH B0 Y (0.253:0.253:0.253) (0.157:0.157:0.157))
    (IOPATH B1 Y (0.255:0.255:0.255) (0.130:0.130:0.130))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1055)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.226:0.226:0.226) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.257:0.257:0.257) (0.140:0.140:0.140))
    (IOPATH B0 Y (0.250:0.250:0.250) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.256:0.256:0.256) (0.119:0.119:0.119))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1054)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.225:0.225:0.225) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.232:0.232:0.232) (0.117:0.117:0.117))
    (IOPATH B0 Y (0.249:0.249:0.249) (0.155:0.155:0.155))
    (IOPATH B1 Y (0.250:0.250:0.250) (0.125:0.125:0.125))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1053)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.226:0.226:0.226) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.261:0.261:0.261) (0.142:0.142:0.142))
    (IOPATH B0 Y (0.250:0.250:0.250) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.243:0.243:0.243) (0.115:0.115:0.115))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1052)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.186:0.186:0.186) (0.097:0.097:0.097))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1051)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.183:0.183:0.183) (0.094:0.094:0.094))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.103:0.103:0.103))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1050)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.164:0.164:0.164) (0.105:0.105:0.105))
    (IOPATH A1 Y (0.175:0.175:0.175) (0.091:0.091:0.091))
    (IOPATH B0 Y (0.188:0.188:0.188) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.207:0.207:0.207) (0.121:0.121:0.121))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1049)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.186:0.186:0.186) (0.097:0.097:0.097))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1048)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.192:0.192:0.192) (0.104:0.104:0.104))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.207:0.207:0.207) (0.098:0.098:0.098))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1047)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.178:0.178:0.178) (0.089:0.089:0.089))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.213:0.213:0.213) (0.119:0.119:0.119))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1046)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.193:0.193:0.193) (0.102:0.102:0.102))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.223:0.223:0.223) (0.128:0.128:0.128))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1045)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.164:0.164:0.164) (0.105:0.105:0.105))
    (IOPATH A1 Y (0.163:0.163:0.163) (0.079:0.079:0.079))
    (IOPATH B0 Y (0.187:0.187:0.187) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.207:0.207:0.207) (0.102:0.102:0.102))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1044)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.164:0.164:0.164) (0.105:0.105:0.105))
    (IOPATH A1 Y (0.181:0.181:0.181) (0.096:0.096:0.096))
    (IOPATH B0 Y (0.188:0.188:0.188) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.207:0.207:0.207) (0.121:0.121:0.121))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1043)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.229:0.229:0.229) (0.140:0.140:0.140))
    (IOPATH A1 Y (0.240:0.240:0.240) (0.124:0.124:0.124))
    (IOPATH B0 Y (0.253:0.253:0.253) (0.157:0.157:0.157))
    (IOPATH B1 Y (0.254:0.254:0.254) (0.128:0.128:0.128))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1042)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.226:0.226:0.226) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.253:0.253:0.253) (0.137:0.137:0.137))
    (IOPATH B0 Y (0.250:0.250:0.250) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.276:0.276:0.276) (0.158:0.158:0.158))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1041)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.225:0.225:0.225) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.225:0.225:0.225) (0.106:0.106:0.106))
    (IOPATH B0 Y (0.249:0.249:0.249) (0.155:0.155:0.155))
    (IOPATH B1 Y (0.250:0.250:0.250) (0.124:0.124:0.124))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1040)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.226:0.226:0.226) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.246:0.246:0.246) (0.113:0.113:0.113))
    (IOPATH B0 Y (0.250:0.250:0.250) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.250:0.250:0.250) (0.115:0.115:0.115))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1039)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.171:0.171:0.171) (0.109:0.109:0.109))
    (IOPATH A1 Y (0.183:0.183:0.183) (0.095:0.095:0.095))
    (IOPATH B0 Y (0.195:0.195:0.195) (0.129:0.129:0.129))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.109:0.109:0.109))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1038)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.171:0.171:0.171) (0.109:0.109:0.109))
    (IOPATH A1 Y (0.171:0.171:0.171) (0.084:0.084:0.084))
    (IOPATH B0 Y (0.195:0.195:0.195) (0.129:0.129:0.129))
    (IOPATH B1 Y (0.197:0.197:0.197) (0.101:0.101:0.101))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1037)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.188:0.188:0.188) (0.099:0.099:0.099))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1036)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.193:0.193:0.193) (0.102:0.102:0.102))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.196:0.196:0.196) (0.099:0.099:0.099))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1035)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.229:0.229:0.229) (0.140:0.140:0.140))
    (IOPATH A1 Y (0.240:0.240:0.240) (0.124:0.124:0.124))
    (IOPATH B0 Y (0.253:0.253:0.253) (0.157:0.157:0.157))
    (IOPATH B1 Y (0.255:0.255:0.255) (0.130:0.130:0.130))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1034)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.226:0.226:0.226) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.221:0.221:0.221) (0.104:0.104:0.104))
    (IOPATH B0 Y (0.250:0.250:0.250) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.276:0.276:0.276) (0.158:0.158:0.158))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1033)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.225:0.225:0.225) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.232:0.232:0.232) (0.104:0.104:0.104))
    (IOPATH B0 Y (0.249:0.249:0.249) (0.155:0.155:0.155))
    (IOPATH B1 Y (0.250:0.250:0.250) (0.124:0.124:0.124))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1032)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.226:0.226:0.226) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.243:0.243:0.243) (0.127:0.127:0.127))
    (IOPATH B0 Y (0.250:0.250:0.250) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.267:0.267:0.267) (0.149:0.149:0.149))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1031)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.186:0.186:0.186) (0.097:0.097:0.097))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1030)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.208:0.208:0.208) (0.111:0.111:0.111))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.206:0.206:0.206) (0.109:0.109:0.109))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1029)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.176:0.176:0.176) (0.086:0.086:0.086))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.198:0.198:0.198) (0.099:0.099:0.099))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1028)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.113:0.113:0.113))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.200:0.200:0.200) (0.093:0.093:0.093))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1027)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.165:0.165:0.165) (0.105:0.105:0.105))
    (IOPATH A1 Y (0.178:0.178:0.178) (0.094:0.094:0.094))
    (IOPATH B0 Y (0.189:0.189:0.189) (0.126:0.126:0.126))
    (IOPATH B1 Y (0.195:0.195:0.195) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1026)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.164:0.164:0.164) (0.105:0.105:0.105))
    (IOPATH A1 Y (0.165:0.165:0.165) (0.084:0.084:0.084))
    (IOPATH B0 Y (0.188:0.188:0.188) (0.126:0.126:0.126))
    (IOPATH B1 Y (0.194:0.194:0.194) (0.092:0.092:0.092))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1025)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.164:0.164:0.164) (0.105:0.105:0.105))
    (IOPATH A1 Y (0.171:0.171:0.171) (0.077:0.077:0.077))
    (IOPATH B0 Y (0.187:0.187:0.187) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.186:0.186:0.186) (0.094:0.094:0.094))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1024)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.185:0.185:0.185) (0.084:0.084:0.084))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.200:0.200:0.200) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1023)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.220:0.220:0.220) (0.115:0.115:0.115))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.226:0.226:0.226) (0.132:0.132:0.132))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1022)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.176:0.176:0.176) (0.084:0.084:0.084))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.103:0.103:0.103))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1021)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.197:0.197:0.197) (0.090:0.090:0.090))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.200:0.200:0.200) (0.093:0.093:0.093))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1020)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.176:0.176:0.176) (0.085:0.085:0.085))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.103:0.103:0.103))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1019)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.165:0.165:0.165) (0.105:0.105:0.105))
    (IOPATH A1 Y (0.178:0.178:0.178) (0.094:0.094:0.094))
    (IOPATH B0 Y (0.189:0.189:0.189) (0.126:0.126:0.126))
    (IOPATH B1 Y (0.191:0.191:0.191) (0.101:0.101:0.101))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1018)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.164:0.164:0.164) (0.105:0.105:0.105))
    (IOPATH A1 Y (0.192:0.192:0.192) (0.102:0.102:0.102))
    (IOPATH B0 Y (0.188:0.188:0.188) (0.126:0.126:0.126))
    (IOPATH B1 Y (0.195:0.195:0.195) (0.105:0.105:0.105))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1017)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.164:0.164:0.164) (0.105:0.105:0.105))
    (IOPATH A1 Y (0.171:0.171:0.171) (0.077:0.077:0.077))
    (IOPATH B0 Y (0.187:0.187:0.187) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.207:0.207:0.207) (0.102:0.102:0.102))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1016)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.164:0.164:0.164) (0.105:0.105:0.105))
    (IOPATH A1 Y (0.181:0.181:0.181) (0.096:0.096:0.096))
    (IOPATH B0 Y (0.188:0.188:0.188) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.205:0.205:0.205) (0.118:0.118:0.118))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1015)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.198:0.198:0.198) (0.106:0.106:0.106))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.105:0.105:0.105))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1014)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.176:0.176:0.176) (0.085:0.085:0.085))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.219:0.219:0.219) (0.108:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1013)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.113:0.113:0.113))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.193:0.193:0.193) (0.093:0.093:0.093))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1012)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.185:0.185:0.185) (0.084:0.084:0.084))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.105:0.105:0.105))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1011)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.197:0.197:0.197) (0.090:0.090:0.090))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.188:0.188:0.188) (0.089:0.089:0.089))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1010)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.169:0.169:0.169) (0.079:0.079:0.079))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1009)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.176:0.176:0.176) (0.085:0.085:0.085))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.219:0.219:0.219) (0.108:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1008)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.196:0.196:0.196) (0.122:0.122:0.122))
    (IOPATH A1 Y (0.207:0.207:0.207) (0.108:0.108:0.108))
    (IOPATH B0 Y (0.220:0.220:0.220) (0.141:0.141:0.141))
    (IOPATH B1 Y (0.222:0.222:0.222) (0.115:0.115:0.115))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1007)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.186:0.186:0.186) (0.117:0.117:0.117))
    (IOPATH A1 Y (0.203:0.203:0.203) (0.107:0.107:0.107))
    (IOPATH B0 Y (0.210:0.210:0.210) (0.136:0.136:0.136))
    (IOPATH B1 Y (0.210:0.210:0.210) (0.097:0.097:0.097))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1006)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.188:0.188:0.188) (0.099:0.099:0.099))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.200:0.200:0.200) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1005)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.176:0.176:0.176) (0.084:0.084:0.084))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.219:0.219:0.219) (0.108:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1004)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.197:0.197:0.197) (0.090:0.090:0.090))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.237:0.237:0.237) (0.143:0.143:0.143))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1003)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.132:0.132:0.132))
    (IOPATH A1 Y (0.228:0.228:0.228) (0.118:0.118:0.118))
    (IOPATH B0 Y (0.239:0.239:0.239) (0.150:0.150:0.150))
    (IOPATH B1 Y (0.241:0.241:0.241) (0.124:0.124:0.124))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1002)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.207:0.207:0.207) (0.128:0.128:0.128))
    (IOPATH A1 Y (0.214:0.214:0.214) (0.096:0.096:0.096))
    (IOPATH B0 Y (0.231:0.231:0.231) (0.147:0.147:0.147))
    (IOPATH B1 Y (0.244:0.244:0.244) (0.133:0.133:0.133))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1001)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.205:0.205:0.205) (0.127:0.127:0.127))
    (IOPATH A1 Y (0.225:0.225:0.225) (0.103:0.103:0.103))
    (IOPATH B0 Y (0.229:0.229:0.229) (0.146:0.146:0.146))
    (IOPATH B1 Y (0.223:0.223:0.223) (0.103:0.103:0.103))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U1000)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.188:0.188:0.188) (0.099:0.099:0.099))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.205:0.205:0.205) (0.111:0.111:0.111))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U999)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.198:0.198:0.198) (0.106:0.106:0.106))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.105:0.105:0.105))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U998)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.204:0.204:0.204) (0.109:0.109:0.109))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.207:0.207:0.207) (0.110:0.110:0.110))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U997)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.176:0.176:0.176) (0.085:0.085:0.085))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.200:0.200:0.200) (0.101:0.101:0.101))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U996)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.197:0.197:0.197) (0.090:0.090:0.090))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.217:0.217:0.217) (0.125:0.125:0.125))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U995)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.171:0.171:0.171) (0.109:0.109:0.109))
    (IOPATH A1 Y (0.165:0.165:0.165) (0.078:0.078:0.078))
    (IOPATH B0 Y (0.195:0.195:0.195) (0.129:0.129:0.129))
    (IOPATH B1 Y (0.197:0.197:0.197) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U994)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.170:0.170:0.170) (0.108:0.108:0.108))
    (IOPATH A1 Y (0.191:0.191:0.191) (0.087:0.087:0.087))
    (IOPATH B0 Y (0.194:0.194:0.194) (0.129:0.129:0.129))
    (IOPATH B1 Y (0.211:0.211:0.211) (0.122:0.122:0.122))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U993)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.198:0.198:0.198) (0.106:0.106:0.106))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.200:0.200:0.200) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U992)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.171:0.171:0.171) (0.082:0.082:0.082))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.206:0.206:0.206) (0.097:0.097:0.097))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U991)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.187:0.187:0.187) (0.097:0.097:0.097))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.217:0.217:0.217) (0.125:0.125:0.125))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U990)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.132:0.132:0.132))
    (IOPATH A1 Y (0.225:0.225:0.225) (0.102:0.102:0.102))
    (IOPATH B0 Y (0.239:0.239:0.239) (0.150:0.150:0.150))
    (IOPATH B1 Y (0.245:0.245:0.245) (0.129:0.129:0.129))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U989)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.211:0.211:0.211) (0.130:0.130:0.130))
    (IOPATH A1 Y (0.227:0.227:0.227) (0.122:0.122:0.122))
    (IOPATH B0 Y (0.235:0.235:0.235) (0.149:0.149:0.149))
    (IOPATH B1 Y (0.241:0.241:0.241) (0.113:0.113:0.113))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U988)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.207:0.207:0.207) (0.128:0.128:0.128))
    (IOPATH A1 Y (0.207:0.207:0.207) (0.099:0.099:0.099))
    (IOPATH B0 Y (0.231:0.231:0.231) (0.147:0.147:0.147))
    (IOPATH B1 Y (0.231:0.231:0.231) (0.115:0.115:0.115))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U987)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.205:0.205:0.205) (0.127:0.127:0.127))
    (IOPATH A1 Y (0.240:0.240:0.240) (0.129:0.129:0.129))
    (IOPATH B0 Y (0.229:0.229:0.229) (0.146:0.146:0.146))
    (IOPATH B1 Y (0.223:0.223:0.223) (0.103:0.103:0.103))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U986)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.132:0.132:0.132))
    (IOPATH A1 Y (0.226:0.226:0.226) (0.117:0.117:0.117))
    (IOPATH B0 Y (0.239:0.239:0.239) (0.150:0.150:0.150))
    (IOPATH B1 Y (0.241:0.241:0.241) (0.124:0.124:0.124))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U985)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.207:0.207:0.207) (0.128:0.128:0.128))
    (IOPATH A1 Y (0.207:0.207:0.207) (0.099:0.099:0.099))
    (IOPATH B0 Y (0.231:0.231:0.231) (0.147:0.147:0.147))
    (IOPATH B1 Y (0.232:0.232:0.232) (0.116:0.116:0.116))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U984)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.170:0.170:0.170) (0.108:0.108:0.108))
    (IOPATH A1 Y (0.206:0.206:0.206) (0.109:0.109:0.109))
    (IOPATH B0 Y (0.194:0.194:0.194) (0.129:0.129:0.129))
    (IOPATH B1 Y (0.189:0.189:0.189) (0.087:0.087:0.087))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U983)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.200:0.200:0.200) (0.124:0.124:0.124))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.110:0.110:0.110))
    (IOPATH B0 Y (0.224:0.224:0.224) (0.143:0.143:0.143))
    (IOPATH B1 Y (0.227:0.227:0.227) (0.117:0.117:0.117))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U982)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.194:0.194:0.194) (0.121:0.121:0.121))
    (IOPATH A1 Y (0.194:0.194:0.194) (0.093:0.093:0.093))
    (IOPATH B0 Y (0.218:0.218:0.218) (0.140:0.140:0.140))
    (IOPATH B1 Y (0.216:0.216:0.216) (0.107:0.107:0.107))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U981)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.192:0.192:0.192) (0.120:0.120:0.120))
    (IOPATH A1 Y (0.209:0.209:0.209) (0.110:0.110:0.110))
    (IOPATH B0 Y (0.216:0.216:0.216) (0.139:0.139:0.139))
    (IOPATH B1 Y (0.209:0.209:0.209) (0.100:0.100:0.100))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U980)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.198:0.198:0.198) (0.106:0.106:0.106))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.205:0.205:0.205) (0.111:0.111:0.111))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U979)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.220:0.220:0.220) (0.115:0.115:0.115))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.207:0.207:0.207) (0.110:0.110:0.110))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U978)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.178:0.178:0.178) (0.089:0.089:0.089))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.103:0.103:0.103))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U977)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.188:0.188:0.188) (0.099:0.099:0.099))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U976)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.201:0.201:0.201) (0.108:0.108:0.108))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.226:0.226:0.226) (0.132:0.132:0.132))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U975)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.176:0.176:0.176) (0.085:0.085:0.085))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.219:0.219:0.219) (0.108:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U974)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.113:0.113:0.113))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.200:0.200:0.200) (0.093:0.093:0.093))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U973)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.188:0.188:0.188) (0.099:0.099:0.099))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U972)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.185:0.185:0.185) (0.084:0.084:0.084))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U971)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.193:0.193:0.193) (0.102:0.102:0.102))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.237:0.237:0.237) (0.143:0.143:0.143))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U970)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.185:0.185:0.185) (0.084:0.084:0.084))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.200:0.200:0.200) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U969)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.204:0.204:0.204) (0.109:0.109:0.109))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.207:0.207:0.207) (0.098:0.098:0.098))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U968)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.183:0.183:0.183) (0.083:0.083:0.083))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.198:0.198:0.198) (0.099:0.099:0.099))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U967)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.113:0.113:0.113))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.207:0.207:0.207) (0.113:0.113:0.113))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U966)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.207:0.207:0.207) (0.128:0.128:0.128))
    (IOPATH A1 Y (0.214:0.214:0.214) (0.109:0.109:0.109))
    (IOPATH B0 Y (0.231:0.231:0.231) (0.147:0.147:0.147))
    (IOPATH B1 Y (0.231:0.231:0.231) (0.115:0.115:0.115))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U965)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.200:0.200:0.200) (0.124:0.124:0.124))
    (IOPATH A1 Y (0.211:0.211:0.211) (0.096:0.096:0.096))
    (IOPATH B0 Y (0.224:0.224:0.224) (0.143:0.143:0.143))
    (IOPATH B1 Y (0.227:0.227:0.227) (0.117:0.117:0.117))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U964)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.194:0.194:0.194) (0.121:0.121:0.121))
    (IOPATH A1 Y (0.194:0.194:0.194) (0.092:0.092:0.092))
    (IOPATH B0 Y (0.218:0.218:0.218) (0.140:0.140:0.140))
    (IOPATH B1 Y (0.236:0.236:0.236) (0.116:0.116:0.116))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U963)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.192:0.192:0.192) (0.120:0.120:0.120))
    (IOPATH A1 Y (0.209:0.209:0.209) (0.110:0.110:0.110))
    (IOPATH B0 Y (0.216:0.216:0.216) (0.139:0.139:0.139))
    (IOPATH B1 Y (0.216:0.216:0.216) (0.100:0.100:0.100))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U962)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.188:0.188:0.188) (0.099:0.099:0.099))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U961)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.220:0.220:0.220) (0.115:0.115:0.115))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.207:0.207:0.207) (0.110:0.110:0.110))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U960)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.176:0.176:0.176) (0.086:0.086:0.086))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.198:0.198:0.198) (0.099:0.099:0.099))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U959)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.113:0.113:0.113))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.200:0.200:0.200) (0.093:0.093:0.093))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U958)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.132:0.132:0.132))
    (IOPATH A1 Y (0.226:0.226:0.226) (0.117:0.117:0.117))
    (IOPATH B0 Y (0.239:0.239:0.239) (0.150:0.150:0.150))
    (IOPATH B1 Y (0.245:0.245:0.245) (0.129:0.129:0.129))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U957)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.211:0.211:0.211) (0.130:0.130:0.130))
    (IOPATH A1 Y (0.227:0.227:0.227) (0.122:0.122:0.122))
    (IOPATH B0 Y (0.235:0.235:0.235) (0.149:0.149:0.149))
    (IOPATH B1 Y (0.240:0.240:0.240) (0.113:0.113:0.113))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U956)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.205:0.205:0.205) (0.127:0.127:0.127))
    (IOPATH A1 Y (0.225:0.225:0.225) (0.103:0.103:0.103))
    (IOPATH B0 Y (0.229:0.229:0.229) (0.146:0.146:0.146))
    (IOPATH B1 Y (0.223:0.223:0.223) (0.103:0.103:0.103))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U955)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.132:0.132:0.132))
    (IOPATH A1 Y (0.228:0.228:0.228) (0.118:0.118:0.118))
    (IOPATH B0 Y (0.239:0.239:0.239) (0.150:0.150:0.150))
    (IOPATH B1 Y (0.241:0.241:0.241) (0.123:0.123:0.123))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U954)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.211:0.211:0.211) (0.130:0.130:0.130))
    (IOPATH A1 Y (0.242:0.242:0.242) (0.131:0.131:0.131))
    (IOPATH B0 Y (0.235:0.235:0.235) (0.149:0.149:0.149))
    (IOPATH B1 Y (0.241:0.241:0.241) (0.126:0.126:0.126))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U953)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.207:0.207:0.207) (0.128:0.128:0.128))
    (IOPATH A1 Y (0.209:0.209:0.209) (0.103:0.103:0.103))
    (IOPATH B0 Y (0.231:0.231:0.231) (0.147:0.147:0.147))
    (IOPATH B1 Y (0.232:0.232:0.232) (0.117:0.117:0.117))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U952)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.205:0.205:0.205) (0.127:0.127:0.127))
    (IOPATH A1 Y (0.225:0.225:0.225) (0.103:0.103:0.103))
    (IOPATH B0 Y (0.229:0.229:0.229) (0.146:0.146:0.146))
    (IOPATH B1 Y (0.225:0.225:0.225) (0.112:0.112:0.112))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U951)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.171:0.171:0.171) (0.109:0.109:0.109))
    (IOPATH A1 Y (0.184:0.184:0.184) (0.097:0.097:0.097))
    (IOPATH B0 Y (0.195:0.195:0.195) (0.129:0.129:0.129))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.109:0.109:0.109))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U950)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.188:0.188:0.188) (0.099:0.099:0.099))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U949)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.183:0.183:0.183) (0.083:0.083:0.083))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.219:0.219:0.219) (0.108:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U948)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.193:0.193:0.193) (0.102:0.102:0.102))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.197:0.197:0.197) (0.091:0.091:0.091))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U947)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.133:0.142:0.142) (0.132:0.135:0.135))
    (IOPATH B Y (0.143:0.153:0.153) (0.134:0.136:0.136))
    (IOPATH C Y (0.173:0.177:0.177) (0.147:0.149:0.149))
    (IOPATH D Y (0.166:0.173:0.173) (0.131:0.132:0.132))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U946)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.188:0.188:0.188) (0.099:0.099:0.099))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U945)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.176:0.176:0.176) (0.085:0.085:0.085))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.200:0.200:0.200) (0.101:0.101:0.101))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U944)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.197:0.197:0.197) (0.090:0.090:0.090))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.196:0.196:0.196) (0.099:0.099:0.099))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U943)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.197:0.197:0.197) (0.090:0.090:0.090))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.237:0.237:0.237) (0.143:0.143:0.143))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U942)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.198:0.198:0.198) (0.106:0.106:0.106))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.200:0.200:0.200) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U941)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.201:0.201:0.201) (0.108:0.108:0.108))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.226:0.226:0.226) (0.132:0.132:0.132))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U940)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.176:0.176:0.176) (0.085:0.085:0.085))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.200:0.200:0.200) (0.101:0.101:0.101))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U939)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.197:0.197:0.197) (0.090:0.090:0.090))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.218:0.218:0.218) (0.125:0.125:0.125))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U938)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.288:0.294:0.294) (0.266:0.269:0.269))
    (IOPATH B Y (0.295:0.306:0.306) (0.268:0.271:0.271))
    (IOPATH C Y (0.325:0.329:0.329) (0.291:0.294:0.294))
    (IOPATH D Y (0.315:0.326:0.326) (0.265:0.266:0.266))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U937)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.185:0.185:0.185) (0.084:0.084:0.084))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.205:0.205:0.205) (0.111:0.111:0.111))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U936)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.183:0.183:0.183) (0.083:0.083:0.083))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.219:0.219:0.219) (0.108:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U935)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.193:0.193:0.193) (0.102:0.102:0.102))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.193:0.193:0.193) (0.093:0.093:0.093))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U934)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.186:0.186:0.186) (0.097:0.097:0.097))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.205:0.205:0.205) (0.111:0.111:0.111))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U933)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.177:0.177:0.177) (0.090:0.090:0.090))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.206:0.206:0.206) (0.109:0.109:0.109))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U932)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.176:0.176:0.176) (0.084:0.084:0.084))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.103:0.103:0.103))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U931)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.188:0.188:0.188) (0.099:0.099:0.099))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U930)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.176:0.176:0.176) (0.085:0.085:0.085))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.219:0.219:0.219) (0.108:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U929)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.197:0.197:0.197) (0.090:0.090:0.090))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.220:0.220:0.220) (0.127:0.127:0.127))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U928)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.188:0.188:0.188) (0.099:0.099:0.099))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U927)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.176:0.176:0.176) (0.085:0.085:0.085))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.195:0.195:0.195) (0.095:0.095:0.095))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U926)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.197:0.197:0.197) (0.090:0.090:0.090))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.218:0.218:0.218) (0.125:0.125:0.125))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U925)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.188:0.188:0.188) (0.099:0.099:0.099))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.200:0.200:0.200) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U924)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.197:0.197:0.197) (0.090:0.090:0.090))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.195:0.195:0.195) (0.090:0.090:0.090))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U923)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.200:0.200:0.200) (0.124:0.124:0.124))
    (IOPATH A1 Y (0.213:0.213:0.213) (0.111:0.111:0.111))
    (IOPATH B0 Y (0.224:0.224:0.224) (0.143:0.143:0.143))
    (IOPATH B1 Y (0.227:0.227:0.227) (0.117:0.117:0.117))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U922)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.196:0.196:0.196) (0.122:0.122:0.122))
    (IOPATH A1 Y (0.240:0.240:0.240) (0.128:0.128:0.128))
    (IOPATH B0 Y (0.220:0.220:0.220) (0.141:0.141:0.141))
    (IOPATH B1 Y (0.226:0.226:0.226) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U921)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.194:0.194:0.194) (0.121:0.121:0.121))
    (IOPATH A1 Y (0.194:0.194:0.194) (0.093:0.093:0.093))
    (IOPATH B0 Y (0.218:0.218:0.218) (0.140:0.140:0.140))
    (IOPATH B1 Y (0.216:0.216:0.216) (0.107:0.107:0.107))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U920)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.192:0.192:0.192) (0.120:0.120:0.120))
    (IOPATH A1 Y (0.209:0.209:0.209) (0.110:0.110:0.110))
    (IOPATH B0 Y (0.216:0.216:0.216) (0.139:0.139:0.139))
    (IOPATH B1 Y (0.236:0.236:0.236) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U919)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.198:0.198:0.198) (0.106:0.106:0.106))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.105:0.105:0.105))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U918)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.176:0.176:0.176) (0.085:0.085:0.085))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.198:0.198:0.198) (0.099:0.099:0.099))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U917)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.113:0.113:0.113))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.200:0.200:0.200) (0.093:0.093:0.093))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U916)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.186:0.186:0.186) (0.097:0.097:0.097))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.205:0.205:0.205) (0.111:0.111:0.111))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U915)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.176:0.176:0.176) (0.086:0.086:0.086))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.219:0.219:0.219) (0.108:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U914)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.193:0.193:0.193) (0.102:0.102:0.102))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.196:0.196:0.196) (0.099:0.099:0.099))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U913)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.185:0.185:0.185) (0.084:0.084:0.084))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.205:0.205:0.205) (0.111:0.111:0.111))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U912)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.183:0.183:0.183) (0.094:0.094:0.094))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.213:0.213:0.213) (0.119:0.119:0.119))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U911)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.197:0.197:0.197) (0.090:0.090:0.090))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.218:0.218:0.218) (0.125:0.125:0.125))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U910)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.198:0.198:0.198) (0.106:0.106:0.106))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U909)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.220:0.220:0.220) (0.115:0.115:0.115))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.226:0.226:0.226) (0.132:0.132:0.132))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U908)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.183:0.183:0.183) (0.094:0.094:0.094))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.200:0.200:0.200) (0.101:0.101:0.101))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U907)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.197:0.197:0.197) (0.090:0.090:0.090))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.237:0.237:0.237) (0.143:0.143:0.143))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U906)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.176:0.176:0.176) (0.085:0.085:0.085))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.198:0.198:0.198) (0.099:0.099:0.099))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U905)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.197:0.197:0.197) (0.090:0.090:0.090))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.237:0.237:0.237) (0.143:0.143:0.143))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U904)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.186:0.186:0.186) (0.097:0.097:0.097))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U903)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.193:0.193:0.193) (0.102:0.102:0.102))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.223:0.223:0.223) (0.128:0.128:0.128))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U902)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.304:0.311:0.311) (0.280:0.283:0.283))
    (IOPATH B Y (0.311:0.321:0.321) (0.282:0.285:0.285))
    (IOPATH C Y (0.330:0.335:0.335) (0.281:0.283:0.283))
    (IOPATH D Y (0.336:0.342:0.342) (0.279:0.280:0.280))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U901)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.198:0.198:0.198) (0.106:0.106:0.106))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U900)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.113:0.113:0.113))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.226:0.226:0.226) (0.132:0.132:0.132))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U899)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.176:0.176:0.176) (0.085:0.085:0.085))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.103:0.103:0.103))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U898)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.113:0.113:0.113))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.196:0.196:0.196) (0.099:0.099:0.099))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U897)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.198:0.198:0.198) (0.106:0.106:0.106))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.205:0.205:0.205) (0.111:0.111:0.111))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U896)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.208:0.208:0.208) (0.111:0.111:0.111))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.207:0.207:0.207) (0.098:0.098:0.098))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U895)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.183:0.183:0.183) (0.094:0.094:0.094))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.198:0.198:0.198) (0.099:0.099:0.099))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U894)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.197:0.197:0.197) (0.090:0.090:0.090))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.218:0.218:0.218) (0.125:0.125:0.125))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U893)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.229:0.229:0.229) (0.140:0.140:0.140))
    (IOPATH A1 Y (0.239:0.239:0.239) (0.108:0.108:0.108))
    (IOPATH B0 Y (0.253:0.253:0.253) (0.157:0.157:0.157))
    (IOPATH B1 Y (0.255:0.255:0.255) (0.130:0.130:0.130))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U892)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.225:0.225:0.225) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.225:0.225:0.225) (0.106:0.106:0.106))
    (IOPATH B0 Y (0.249:0.249:0.249) (0.155:0.155:0.155))
    (IOPATH B1 Y (0.250:0.250:0.250) (0.125:0.125:0.125))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U891)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.186:0.186:0.186) (0.097:0.097:0.097))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U890)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.192:0.192:0.192) (0.104:0.104:0.104))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.207:0.207:0.207) (0.110:0.110:0.110))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U889)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.176:0.176:0.176) (0.085:0.085:0.085))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.198:0.198:0.198) (0.099:0.099:0.099))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U888)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.193:0.193:0.193) (0.102:0.102:0.102))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.237:0.237:0.237) (0.143:0.143:0.143))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U887)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.185:0.185:0.185) (0.084:0.084:0.084))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.205:0.205:0.205) (0.111:0.111:0.111))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U886)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.204:0.204:0.204) (0.109:0.109:0.109))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.206:0.206:0.206) (0.097:0.097:0.097))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U885)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.176:0.176:0.176) (0.085:0.085:0.085))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.219:0.219:0.219) (0.108:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U884)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.193:0.193:0.193) (0.102:0.102:0.102))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.237:0.237:0.237) (0.143:0.143:0.143))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U883)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.198:0.198:0.198) (0.106:0.106:0.106))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.105:0.105:0.105))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U882)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.113:0.113:0.113))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.197:0.197:0.197) (0.091:0.091:0.091))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U881)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.186:0.186:0.186) (0.097:0.097:0.097))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.200:0.200:0.200) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U880)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.176:0.176:0.176) (0.084:0.084:0.084))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.103:0.103:0.103))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U879)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.198:0.198:0.198) (0.106:0.106:0.106))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.200:0.200:0.200) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U878)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.113:0.113:0.113))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.207:0.207:0.207) (0.113:0.113:0.113))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U877)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.188:0.188:0.188) (0.099:0.099:0.099))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U876)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.177:0.177:0.177) (0.090:0.090:0.090))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.226:0.226:0.226) (0.132:0.132:0.132))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U875)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.187:0.187:0.187) (0.097:0.097:0.097))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.200:0.200:0.200) (0.093:0.093:0.093))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U874)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.198:0.198:0.198) (0.106:0.106:0.106))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U873)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.210:0.210:0.210) (0.111:0.111:0.111))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.206:0.206:0.206) (0.109:0.109:0.109))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U872)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.113:0.113:0.113))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.217:0.217:0.217) (0.125:0.125:0.125))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U871)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.185:0.185:0.185) (0.084:0.084:0.084))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.205:0.205:0.205) (0.111:0.111:0.111))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U870)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.113:0.113:0.113))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.207:0.207:0.207) (0.113:0.113:0.113))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U869)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.288:0.294:0.294) (0.266:0.269:0.269))
    (IOPATH B Y (0.309:0.317:0.317) (0.300:0.304:0.304))
    (IOPATH C Y (0.314:0.318:0.318) (0.267:0.269:0.269))
    (IOPATH D Y (0.320:0.326:0.326) (0.265:0.266:0.266))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U868)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.198:0.198:0.198) (0.106:0.106:0.106))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.200:0.200:0.200) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U867)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.113:0.113:0.113))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.226:0.226:0.226) (0.132:0.132:0.132))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U866)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.193:0.193:0.193) (0.102:0.102:0.102))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.200:0.200:0.200) (0.093:0.093:0.093))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U865)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.188:0.188:0.188) (0.099:0.099:0.099))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.105:0.105:0.105))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U864)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.204:0.204:0.204) (0.109:0.109:0.109))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.206:0.206:0.206) (0.109:0.109:0.109))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U863)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.176:0.176:0.176) (0.085:0.085:0.085))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.198:0.198:0.198) (0.099:0.099:0.099))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U862)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.197:0.197:0.197) (0.090:0.090:0.090))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.200:0.200:0.200) (0.093:0.093:0.093))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U861)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.185:0.185:0.185) (0.084:0.084:0.084))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.205:0.205:0.205) (0.111:0.111:0.111))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U860)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.176:0.176:0.176) (0.085:0.085:0.085))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.219:0.219:0.219) (0.108:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U859)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.197:0.197:0.197) (0.090:0.090:0.090))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.200:0.200:0.200) (0.093:0.093:0.093))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U858)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.292:0.295:0.295) (0.266:0.269:0.269))
    (IOPATH B Y (0.295:0.305:0.305) (0.268:0.271:0.271))
    (IOPATH C Y (0.325:0.328:0.328) (0.291:0.293:0.293))
    (IOPATH D Y (0.319:0.326:0.326) (0.265:0.266:0.266))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U857)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.186:0.186:0.186) (0.097:0.097:0.097))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U856)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.176:0.176:0.176) (0.085:0.085:0.085))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.200:0.200:0.200) (0.101:0.101:0.101))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U855)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.113:0.113:0.113))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.223:0.223:0.223) (0.128:0.128:0.128))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U854)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.186:0.186:0.186) (0.097:0.097:0.097))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.105:0.105:0.105))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U853)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.183:0.183:0.183) (0.083:0.083:0.083))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.213:0.213:0.213) (0.119:0.119:0.119))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U852)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.193:0.193:0.193) (0.102:0.102:0.102))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.237:0.237:0.237) (0.143:0.143:0.143))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U851)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.132:0.132:0.132))
    (IOPATH A1 Y (0.225:0.225:0.225) (0.102:0.102:0.102))
    (IOPATH B0 Y (0.239:0.239:0.239) (0.150:0.150:0.150))
    (IOPATH B1 Y (0.241:0.241:0.241) (0.123:0.123:0.123))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U850)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.207:0.207:0.207) (0.128:0.128:0.128))
    (IOPATH A1 Y (0.207:0.207:0.207) (0.099:0.099:0.099))
    (IOPATH B0 Y (0.231:0.231:0.231) (0.147:0.147:0.147))
    (IOPATH B1 Y (0.232:0.232:0.232) (0.117:0.117:0.117))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U849)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.200:0.200:0.200) (0.124:0.124:0.124))
    (IOPATH A1 Y (0.213:0.213:0.213) (0.111:0.111:0.111))
    (IOPATH B0 Y (0.224:0.224:0.224) (0.143:0.143:0.143))
    (IOPATH B1 Y (0.226:0.226:0.226) (0.117:0.117:0.117))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U848)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.196:0.196:0.196) (0.122:0.122:0.122))
    (IOPATH A1 Y (0.224:0.224:0.224) (0.121:0.121:0.121))
    (IOPATH B0 Y (0.220:0.220:0.220) (0.141:0.141:0.141))
    (IOPATH B1 Y (0.227:0.227:0.227) (0.119:0.119:0.119))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U847)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.194:0.194:0.194) (0.121:0.121:0.121))
    (IOPATH A1 Y (0.196:0.196:0.196) (0.097:0.097:0.097))
    (IOPATH B0 Y (0.218:0.218:0.218) (0.140:0.140:0.140))
    (IOPATH B1 Y (0.216:0.216:0.216) (0.107:0.107:0.107))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U846)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.200:0.200:0.200) (0.124:0.124:0.124))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.110:0.110:0.110))
    (IOPATH B0 Y (0.224:0.224:0.224) (0.143:0.143:0.143))
    (IOPATH B1 Y (0.227:0.227:0.227) (0.117:0.117:0.117))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U845)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.194:0.194:0.194) (0.121:0.121:0.121))
    (IOPATH A1 Y (0.193:0.193:0.193) (0.093:0.093:0.093))
    (IOPATH B0 Y (0.218:0.218:0.218) (0.140:0.140:0.140))
    (IOPATH B1 Y (0.217:0.217:0.217) (0.109:0.109:0.109))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U844)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.233:0.233:0.233) (0.154:0.154:0.154))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U843)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.333:0.333:0.333) (0.158:0.158:0.158))
    (IOPATH A1 Y (0.332:0.332:0.332) (0.128:0.128:0.128))
    (IOPATH B0 Y (0.364:0.364:0.364) (0.175:0.175:0.175))
    (IOPATH B1 Y (0.369:0.369:0.369) (0.153:0.153:0.153))
    )
  )
)
(CELL
  (CELLTYPE "NAND4BX2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U842)
  (DELAY
    (ABSOLUTE
    (IOPATH AN Y (0.160:0.161:0.161) (0.178:0.179:0.179))
    (IOPATH B Y (0.142:0.151:0.151) (0.148:0.150:0.150))
    (IOPATH C Y (0.157:0.161:0.161) (0.147:0.149:0.149))
    (IOPATH D Y (0.179:0.187:0.187) (0.155:0.155:0.155))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U841)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.140:0.142:0.142) (0.086:0.091:0.091))
    (IOPATH B Y (0.205:0.205:0.205) (0.130:0.130:0.130))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U840)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.185:0.203:0.203) (0.145:0.153:0.153))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U839)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.140:0.142:0.142) (0.086:0.091:0.091))
    (IOPATH B Y (0.205:0.205:0.205) (0.130:0.130:0.130))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U838)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.185:0.203:0.203) (0.145:0.153:0.153))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U837)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.153:0.155:0.155) (0.089:0.093:0.093))
    (IOPATH B Y (0.205:0.205:0.205) (0.130:0.130:0.130))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U836)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.185:0.203:0.203) (0.146:0.153:0.153))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U835)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.153:0.155:0.155) (0.089:0.093:0.093))
    (IOPATH B Y (0.208:0.208:0.208) (0.130:0.130:0.130))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U834)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.185:0.204:0.204) (0.146:0.153:0.153))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U833)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.064:0.069:0.069) (0.065:0.072:0.072))
    (IOPATH B Y (0.073:0.080:0.080) (0.071:0.077:0.077))
    (IOPATH C Y (0.083:0.088:0.088) (0.076:0.080:0.080))
    (IOPATH D Y (0.092:0.096:0.096) (0.079:0.082:0.082))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U832)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.250:0.250:0.250) (0.150:0.150:0.150))
    (IOPATH A1 Y (0.244:0.244:0.244) (0.112:0.112:0.112))
    (IOPATH B0 Y (0.274:0.274:0.274) (0.167:0.167:0.167))
    (IOPATH B1 Y (0.276:0.276:0.276) (0.139:0.139:0.139))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U831)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.281:0.281:0.281) (0.237:0.237:0.237))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U830)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.281:0.281:0.281) (0.237:0.237:0.237))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U829)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.280:0.280:0.280) (0.236:0.236:0.236))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U828)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.281:0.281:0.281) (0.237:0.237:0.237))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U827)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.280:0.280:0.280) (0.236:0.236:0.236))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U826)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.280:0.280:0.280) (0.236:0.236:0.236))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U825)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.281:0.281:0.281) (0.238:0.238:0.238))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U824)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.281:0.281:0.281) (0.238:0.238:0.238))
    (IOPATH B Y (0.320:0.320:0.320) (0.333:0.333:0.333))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U823)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.281:0.281:0.281) (0.237:0.237:0.237))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U822)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.281:0.281:0.281) (0.237:0.237:0.237))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U821)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.281:0.281:0.281) (0.237:0.237:0.237))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U820)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.281:0.281:0.281) (0.237:0.237:0.237))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U819)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.281:0.281:0.281) (0.237:0.237:0.237))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U818)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.281:0.281:0.281) (0.237:0.237:0.237))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U817)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.281:0.281:0.281) (0.237:0.237:0.237))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U816)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.148:0.149:0.149) (0.096:0.099:0.099))
    (IOPATH B Y (0.205:0.205:0.205) (0.130:0.130:0.130))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U815)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.186:0.203:0.203) (0.146:0.153:0.153))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U814)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.153:0.155:0.155) (0.088:0.093:0.093))
    (IOPATH B Y (0.208:0.208:0.208) (0.130:0.130:0.130))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U813)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.185:0.204:0.204) (0.146:0.153:0.153))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U812)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.153:0.155:0.155) (0.089:0.093:0.093))
    (IOPATH B Y (0.208:0.208:0.208) (0.130:0.130:0.130))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U811)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.185:0.204:0.204) (0.146:0.153:0.153))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U810)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.153:0.155:0.155) (0.089:0.093:0.093))
    (IOPATH B Y (0.208:0.208:0.208) (0.130:0.130:0.130))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U809)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.185:0.204:0.204) (0.146:0.153:0.153))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U808)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.153:0.155:0.155) (0.089:0.093:0.093))
    (IOPATH B Y (0.205:0.205:0.205) (0.130:0.130:0.130))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U807)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.185:0.203:0.203) (0.146:0.153:0.153))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U806)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.153:0.155:0.155) (0.089:0.093:0.093))
    (IOPATH B Y (0.205:0.205:0.205) (0.130:0.130:0.130))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U805)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.185:0.203:0.203) (0.146:0.153:0.153))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U804)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.153:0.155:0.155) (0.089:0.093:0.093))
    (IOPATH B Y (0.205:0.205:0.205) (0.130:0.130:0.130))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U803)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.185:0.203:0.203) (0.146:0.153:0.153))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U802)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.220:0.229:0.229) (0.210:0.213:0.213))
    (IOPATH B Y (0.230:0.241:0.241) (0.212:0.215:0.215))
    (IOPATH C Y (0.249:0.254:0.254) (0.211:0.213:0.213))
    (IOPATH D Y (0.255:0.261:0.261) (0.208:0.210:0.210))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U801)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.188:0.194:0.194) (0.179:0.183:0.183))
    (IOPATH B Y (0.195:0.206:0.206) (0.181:0.184:0.184))
    (IOPATH C Y (0.225:0.232:0.232) (0.199:0.201:0.201))
    (IOPATH D Y (0.219:0.225:0.225) (0.178:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U800)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.185:0.194:0.194) (0.179:0.183:0.183))
    (IOPATH B Y (0.198:0.206:0.206) (0.181:0.184:0.184))
    (IOPATH C Y (0.210:0.216:0.216) (0.180:0.182:0.182))
    (IOPATH D Y (0.221:0.225:0.225) (0.178:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U799)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.188:0.195:0.195) (0.179:0.183:0.183))
    (IOPATH B Y (0.210:0.217:0.217) (0.208:0.211:0.211))
    (IOPATH C Y (0.225:0.229:0.229) (0.199:0.201:0.201))
    (IOPATH D Y (0.220:0.225:0.225) (0.178:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U798)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.188:0.194:0.194) (0.179:0.183:0.183))
    (IOPATH B Y (0.195:0.206:0.206) (0.181:0.184:0.184))
    (IOPATH C Y (0.225:0.232:0.232) (0.199:0.201:0.201))
    (IOPATH D Y (0.219:0.225:0.225) (0.178:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U797)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.203:0.208:0.208) (0.213:0.216:0.216))
    (IOPATH B Y (0.195:0.206:0.206) (0.181:0.184:0.184))
    (IOPATH C Y (0.225:0.228:0.228) (0.199:0.201:0.201))
    (IOPATH D Y (0.219:0.225:0.225) (0.178:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U796)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.185:0.201:0.201) (0.179:0.183:0.183))
    (IOPATH B Y (0.209:0.217:0.217) (0.208:0.211:0.211))
    (IOPATH C Y (0.225:0.228:0.228) (0.199:0.201:0.201))
    (IOPATH D Y (0.232:0.237:0.237) (0.190:0.191:0.191))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U795)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.185:0.194:0.194) (0.179:0.183:0.183))
    (IOPATH B Y (0.195:0.206:0.206) (0.181:0.184:0.184))
    (IOPATH C Y (0.225:0.229:0.229) (0.199:0.201:0.201))
    (IOPATH D Y (0.219:0.225:0.225) (0.178:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U794)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.307:0.307:0.307) (0.119:0.119:0.119))
    (IOPATH B0 Y (0.314:0.314:0.314) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.312:0.312:0.312) (0.120:0.120:0.120))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U793)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.322:0.322:0.322) (0.144:0.144:0.144))
    (IOPATH B0 Y (0.314:0.314:0.314) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.323:0.323:0.323) (0.141:0.141:0.141))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U792)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.211:0.211:0.211) (0.130:0.130:0.130))
    (IOPATH A1 Y (0.246:0.246:0.246) (0.133:0.133:0.133))
    (IOPATH B0 Y (0.235:0.235:0.235) (0.149:0.149:0.149))
    (IOPATH B1 Y (0.240:0.240:0.240) (0.113:0.113:0.113))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U791)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.171:0.171:0.171) (0.109:0.109:0.109))
    (IOPATH A1 Y (0.166:0.166:0.166) (0.080:0.080:0.080))
    (IOPATH B0 Y (0.195:0.195:0.195) (0.129:0.129:0.129))
    (IOPATH B1 Y (0.221:0.221:0.221) (0.129:0.129:0.129))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U790)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.211:0.211:0.211) (0.130:0.130:0.130))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.106:0.106:0.106))
    (IOPATH B0 Y (0.235:0.235:0.235) (0.149:0.149:0.149))
    (IOPATH B1 Y (0.241:0.241:0.241) (0.126:0.126:0.126))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U789)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.226:0.226:0.226) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.242:0.242:0.242) (0.130:0.130:0.130))
    (IOPATH B0 Y (0.250:0.250:0.250) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.257:0.257:0.257) (0.133:0.133:0.133))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U788)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.189:0.195:0.195) (0.179:0.183:0.183))
    (IOPATH B Y (0.196:0.206:0.206) (0.181:0.184:0.184))
    (IOPATH C Y (0.210:0.216:0.216) (0.180:0.182:0.182))
    (IOPATH D Y (0.219:0.225:0.225) (0.178:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U787)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.188:0.194:0.194) (0.179:0.183:0.183))
    (IOPATH B Y (0.195:0.206:0.206) (0.181:0.184:0.184))
    (IOPATH C Y (0.225:0.228:0.228) (0.199:0.201:0.201))
    (IOPATH D Y (0.219:0.225:0.225) (0.178:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U786)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.185:0.194:0.194) (0.179:0.183:0.183))
    (IOPATH B Y (0.195:0.206:0.206) (0.181:0.184:0.184))
    (IOPATH C Y (0.225:0.228:0.228) (0.199:0.201:0.201))
    (IOPATH D Y (0.219:0.225:0.225) (0.178:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U785)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.185:0.194:0.194) (0.179:0.183:0.183))
    (IOPATH B Y (0.209:0.217:0.217) (0.208:0.211:0.211))
    (IOPATH C Y (0.210:0.216:0.216) (0.180:0.182:0.182))
    (IOPATH D Y (0.219:0.225:0.225) (0.178:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U784)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.188:0.195:0.195) (0.179:0.183:0.183))
    (IOPATH B Y (0.195:0.206:0.206) (0.181:0.184:0.184))
    (IOPATH C Y (0.220:0.228:0.228) (0.199:0.201:0.201))
    (IOPATH D Y (0.220:0.225:0.225) (0.178:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U783)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.185:0.194:0.194) (0.179:0.183:0.183))
    (IOPATH B Y (0.198:0.206:0.206) (0.181:0.184:0.184))
    (IOPATH C Y (0.225:0.228:0.228) (0.199:0.201:0.201))
    (IOPATH D Y (0.215:0.225:0.225) (0.178:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U782)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.185:0.201:0.201) (0.179:0.183:0.183))
    (IOPATH B Y (0.195:0.206:0.206) (0.181:0.184:0.184))
    (IOPATH C Y (0.225:0.231:0.231) (0.199:0.201:0.201))
    (IOPATH D Y (0.220:0.225:0.225) (0.178:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U781)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.189:0.195:0.195) (0.179:0.183:0.183))
    (IOPATH B Y (0.209:0.217:0.217) (0.208:0.211:0.211))
    (IOPATH C Y (0.225:0.232:0.232) (0.199:0.201:0.201))
    (IOPATH D Y (0.219:0.225:0.225) (0.178:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U780)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.190:0.195:0.195) (0.179:0.183:0.183))
    (IOPATH B Y (0.210:0.217:0.217) (0.208:0.211:0.211))
    (IOPATH C Y (0.225:0.232:0.232) (0.199:0.201:0.201))
    (IOPATH D Y (0.215:0.225:0.225) (0.178:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U779)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.185:0.194:0.194) (0.179:0.183:0.183))
    (IOPATH B Y (0.195:0.206:0.206) (0.181:0.184:0.184))
    (IOPATH C Y (0.220:0.228:0.228) (0.199:0.201:0.201))
    (IOPATH D Y (0.215:0.225:0.225) (0.178:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U778)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.146:0.162:0.162) (0.144:0.148:0.148))
    (IOPATH B Y (0.156:0.167:0.167) (0.146:0.149:0.149))
    (IOPATH C Y (0.186:0.189:0.189) (0.161:0.163:0.163))
    (IOPATH D Y (0.180:0.186:0.186) (0.143:0.144:0.144))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U777)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.185:0.201:0.201) (0.179:0.183:0.183))
    (IOPATH B Y (0.198:0.206:0.206) (0.181:0.184:0.184))
    (IOPATH C Y (0.214:0.219:0.219) (0.180:0.182:0.182))
    (IOPATH D Y (0.220:0.225:0.225) (0.178:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U776)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.189:0.201:0.201) (0.179:0.183:0.183))
    (IOPATH B Y (0.195:0.206:0.206) (0.181:0.184:0.184))
    (IOPATH C Y (0.212:0.216:0.216) (0.180:0.182:0.182))
    (IOPATH D Y (0.219:0.225:0.225) (0.178:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U775)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.164:0.164:0.164) (0.105:0.105:0.105))
    (IOPATH A1 Y (0.208:0.208:0.208) (0.108:0.108:0.108))
    (IOPATH B0 Y (0.188:0.188:0.188) (0.126:0.126:0.126))
    (IOPATH B1 Y (0.195:0.195:0.195) (0.093:0.093:0.093))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U774)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.170:0.170:0.170) (0.108:0.108:0.108))
    (IOPATH A1 Y (0.206:0.206:0.206) (0.109:0.109:0.109))
    (IOPATH B0 Y (0.194:0.194:0.194) (0.129:0.129:0.129))
    (IOPATH B1 Y (0.231:0.231:0.231) (0.139:0.139:0.139))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U773)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.171:0.171:0.171) (0.109:0.109:0.109))
    (IOPATH A1 Y (0.166:0.166:0.166) (0.080:0.080:0.080))
    (IOPATH B0 Y (0.195:0.195:0.195) (0.129:0.129:0.129))
    (IOPATH B1 Y (0.202:0.202:0.202) (0.096:0.096:0.096))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U772)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.226:0.226:0.226) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.246:0.246:0.246) (0.113:0.113:0.113))
    (IOPATH B0 Y (0.250:0.250:0.250) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.257:0.257:0.257) (0.137:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U771)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.171:0.171:0.171) (0.109:0.109:0.109))
    (IOPATH A1 Y (0.197:0.197:0.197) (0.105:0.105:0.105))
    (IOPATH B0 Y (0.195:0.195:0.195) (0.129:0.129:0.129))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.095:0.095:0.095))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U770)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.226:0.226:0.226) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.246:0.246:0.246) (0.113:0.113:0.113))
    (IOPATH B0 Y (0.250:0.250:0.250) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.250:0.250:0.250) (0.115:0.115:0.115))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U769)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.330:0.330:0.330) (0.288:0.288:0.288))
    (IOPATH A1 Y (0.324:0.324:0.324) (0.307:0.307:0.307))
    (IOPATH B0 Y (0.351:0.351:0.351) (0.321:0.321:0.321))
    (IOPATH B1 Y (0.337:0.337:0.337) (0.330:0.330:0.330))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U768)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.321:0.323:0.323) (0.249:0.249:0.249))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U767)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.326:0.328:0.328) (0.252:0.252:0.252))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U766)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.326:0.328:0.328) (0.252:0.252:0.252))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U765)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.121:0.128:0.128) (0.140:0.142:0.142))
    (IOPATH B Y (0.115:0.125:0.125) (0.119:0.120:0.120))
    (IOPATH C Y (0.146:0.151:0.151) (0.131:0.131:0.131))
    (IOPATH D Y (0.137:0.143:0.143) (0.115:0.116:0.116))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U764)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.304:0.304:0.304) (0.132:0.132:0.132))
    (IOPATH B0 Y (0.314:0.314:0.314) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.336:0.336:0.336) (0.154:0.154:0.154))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U763)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.322:0.322:0.322) (0.144:0.144:0.144))
    (IOPATH B0 Y (0.314:0.314:0.314) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.312:0.312:0.312) (0.120:0.120:0.120))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U762)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.131:0.137:0.137) (0.141:0.143:0.143))
    (IOPATH B Y (0.137:0.147:0.147) (0.142:0.144:0.144))
    (IOPATH C Y (0.153:0.157:0.157) (0.141:0.142:0.142))
    (IOPATH D Y (0.156:0.166:0.166) (0.139:0.139:0.139))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U761)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.314:0.314:0.314) (0.151:0.151:0.151))
    (IOPATH A1 Y (0.339:0.339:0.339) (0.131:0.131:0.131))
    (IOPATH B0 Y (0.346:0.346:0.346) (0.168:0.168:0.168))
    (IOPATH B1 Y (0.386:0.386:0.386) (0.184:0.184:0.184))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U760)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.304:0.304:0.304) (0.132:0.132:0.132))
    (IOPATH B0 Y (0.314:0.314:0.314) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.312:0.312:0.312) (0.120:0.120:0.120))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U759)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.322:0.322:0.322) (0.144:0.144:0.144))
    (IOPATH B0 Y (0.314:0.314:0.314) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.308:0.308:0.308) (0.122:0.122:0.122))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U758)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.304:0.304:0.304) (0.132:0.132:0.132))
    (IOPATH B0 Y (0.314:0.314:0.314) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.310:0.310:0.310) (0.119:0.119:0.119))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U757)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.140:0.143:0.143) (0.147:0.150:0.150))
    (IOPATH B Y (0.132:0.146:0.146) (0.133:0.136:0.136))
    (IOPATH C Y (0.145:0.156:0.156) (0.136:0.138:0.138))
    (IOPATH D Y (0.162:0.172:0.172) (0.145:0.146:0.146))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U756)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U755)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U754)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U753)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.333:0.333:0.333))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U752)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U751)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.333:0.333:0.333))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U750)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U749)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U748)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U747)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U746)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U745)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U744)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U743)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U742)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U741)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.333:0.333:0.333))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U740)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U739)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U738)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U737)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.333:0.333:0.333))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U736)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.324:0.346:0.346) (0.267:0.267:0.267))
    )
  )
)
(CELL
  (CELLTYPE "NOR4BX4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U735)
  (DELAY
    (ABSOLUTE
    (IOPATH AN Y (0.241:0.242:0.242) (0.146:0.154:0.154))
    (IOPATH B Y (0.224:0.224:0.224) (0.115:0.115:0.115))
    (IOPATH C Y (0.245:0.245:0.245) (0.122:0.123:0.123))
    (IOPATH D Y (0.262:0.262:0.262) (0.158:0.158:0.158))
    )
  )
)
(CELL
  (CELLTYPE "XOR2X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U734)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.081:0.084:0.084) (0.049:0.056:0.056)))
    (COND B == 1'b0 (IOPATH A Y (0.083:0.092:0.092) (0.093:0.097:0.097)))
    (IOPATH (posedge A) Y (0.084:0.093:0.093) (0.092:0.103:0.103))
    (IOPATH (negedge A) Y (0.085:0.088:0.088) (0.093:0.097:0.097))
    (COND A == 1'b1 (IOPATH B Y (0.096:0.096:0.096) (0.059:0.059:0.059)))
    (COND A == 1'b0 (IOPATH B Y (0.097:0.097:0.097) (0.099:0.099:0.099)))
    (IOPATH B Y (0.097:0.097:0.097) (0.099:0.099:0.099))
    )
  )
)
(CELL
  (CELLTYPE "XNOR2X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U733)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.074:0.075:0.075) (0.085:0.085:0.085)))
    (COND B == 1'b0 (IOPATH A Y (0.075:0.075:0.075) (0.044:0.045:0.045)))
    (IOPATH (posedge A) Y (0.075:0.076:0.076) (0.081:0.082:0.082))
    (IOPATH (negedge A) Y (0.078:0.078:0.078) (0.085:0.085:0.085))
    (COND A == 1'b1 (IOPATH B Y (0.108:0.108:0.108) (0.102:0.102:0.102)))
    (COND A == 1'b0 (IOPATH B Y (0.096:0.096:0.096) (0.070:0.070:0.070)))
    (IOPATH B Y (0.108:0.108:0.108) (0.102:0.102:0.102))
    )
  )
)
(CELL
  (CELLTYPE "XNOR2X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U732)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.104:0.112:0.112) (0.115:0.123:0.123)))
    (COND B == 1'b0 (IOPATH A Y (0.102:0.110:0.110) (0.065:0.069:0.069)))
    (IOPATH (posedge A) Y (0.105:0.113:0.113) (0.116:0.126:0.126))
    (IOPATH (negedge A) Y (0.104:0.111:0.111) (0.115:0.123:0.123))
    (COND A == 1'b1 (IOPATH B Y (0.108:0.108:0.108) (0.102:0.102:0.102)))
    (COND A == 1'b0 (IOPATH B Y (0.096:0.096:0.096) (0.070:0.070:0.070)))
    (IOPATH B Y (0.108:0.108:0.108) (0.102:0.102:0.102))
    )
  )
)
(CELL
  (CELLTYPE "XNOR2X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U731)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.082:0.083:0.083) (0.092:0.092:0.092)))
    (COND B == 1'b0 (IOPATH A Y (0.081:0.082:0.082) (0.051:0.052:0.052)))
    (IOPATH (posedge A) Y (0.083:0.084:0.084) (0.090:0.091:0.091))
    (IOPATH (negedge A) Y (0.085:0.085:0.085) (0.092:0.092:0.092))
    (COND A == 1'b1 (IOPATH B Y (0.109:0.109:0.109) (0.102:0.102:0.102)))
    (COND A == 1'b0 (IOPATH B Y (0.097:0.097:0.097) (0.070:0.070:0.070)))
    (IOPATH B Y (0.109:0.109:0.109) (0.102:0.102:0.102))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U730)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.102:0.107:0.107) (0.109:0.110:0.110))
    (IOPATH B Y (0.108:0.118:0.118) (0.110:0.111:0.111))
    (IOPATH C Y (0.122:0.128:0.128) (0.109:0.110:0.110))
    (IOPATH D Y (0.130:0.136:0.136) (0.108:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U729)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.292:0.296:0.296) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U728)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.188:0.188:0.188) (0.229:0.229:0.229))
    (IOPATH A1 Y (0.186:0.186:0.186) (0.268:0.268:0.268))
    (IOPATH B0 Y (0.207:0.207:0.207) (0.261:0.261:0.261))
    (IOPATH B1 Y (0.194:0.194:0.194) (0.274:0.274:0.274))
    )
  )
)
(CELL
  (CELLTYPE "XNOR2X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U727)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.098:0.107:0.107) (0.104:0.108:0.108)))
    (COND B == 1'b0 (IOPATH A Y (0.101:0.104:0.104) (0.064:0.071:0.071)))
    (IOPATH (posedge A) Y (0.101:0.110:0.110) (0.103:0.114:0.114))
    (IOPATH (negedge A) Y (0.102:0.105:0.105) (0.104:0.108:0.108))
    (COND A == 1'b1 (IOPATH B Y (0.121:0.121:0.121) (0.110:0.110:0.110)))
    (COND A == 1'b0 (IOPATH B Y (0.112:0.112:0.112) (0.079:0.079:0.079)))
    (IOPATH B Y (0.121:0.121:0.121) (0.110:0.110:0.110))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U726)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.093:0.098:0.098) (0.097:0.098:0.098))
    (IOPATH B Y (0.099:0.108:0.108) (0.098:0.099:0.099))
    (IOPATH C Y (0.112:0.120:0.120) (0.098:0.099:0.099))
    (IOPATH D Y (0.120:0.126:0.126) (0.097:0.097:0.097))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U725)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.136:0.143:0.143) (0.147:0.150:0.150))
    (IOPATH B Y (0.145:0.153:0.153) (0.148:0.150:0.150))
    (IOPATH C Y (0.159:0.163:0.163) (0.147:0.148:0.148))
    (IOPATH D Y (0.144:0.148:0.148) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U724)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.104:0.104:0.104) (0.070:0.070:0.070))
    (IOPATH B Y (0.105:0.105:0.105) (0.059:0.060:0.060))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U723)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.254:0.254:0.254) (0.151:0.151:0.151))
    (IOPATH A1 Y (0.265:0.265:0.265) (0.119:0.119:0.119))
    (IOPATH B0 Y (0.279:0.279:0.279) (0.169:0.169:0.169))
    (IOPATH B1 Y (0.281:0.281:0.281) (0.141:0.141:0.141))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U722)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.260:0.262:0.262) (0.173:0.173:0.173))
    )
  )
)
(CELL
  (CELLTYPE "AND4X8")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U721)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.157:0.158:0.158) (0.143:0.158:0.158))
    (IOPATH B Y (0.159:0.160:0.160) (0.155:0.163:0.163))
    (IOPATH C Y (0.159:0.160:0.160) (0.172:0.176:0.176))
    (IOPATH D Y (0.157:0.157:0.157) (0.184:0.187:0.187))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U720)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.260:0.262:0.262) (0.173:0.173:0.173))
    )
  )
)
(CELL
  (CELLTYPE "AND4X8")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U719)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.157:0.158:0.158) (0.146:0.152:0.152))
    (IOPATH B Y (0.159:0.160:0.160) (0.157:0.163:0.163))
    (IOPATH C Y (0.159:0.160:0.160) (0.172:0.177:0.177))
    (IOPATH D Y (0.157:0.157:0.157) (0.179:0.187:0.187))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U718)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.260:0.262:0.262) (0.173:0.173:0.173))
    )
  )
)
(CELL
  (CELLTYPE "AND4X8")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U717)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.157:0.158:0.158) (0.144:0.151:0.151))
    (IOPATH B Y (0.159:0.160:0.160) (0.155:0.163:0.163))
    (IOPATH C Y (0.159:0.160:0.160) (0.168:0.176:0.176))
    (IOPATH D Y (0.157:0.157:0.157) (0.182:0.187:0.187))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U716)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.160:0.161:0.161) (0.198:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U715)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.149:0.151:0.151) (0.179:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "AND4X8")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U714)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.172:0.174:0.174) (0.154:0.161:0.161))
    (IOPATH B Y (0.175:0.176:0.176) (0.166:0.175:0.175))
    (IOPATH C Y (0.175:0.176:0.176) (0.184:0.188:0.188))
    (IOPATH D Y (0.173:0.173:0.173) (0.191:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U713)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.153:0.154:0.154) (0.185:0.186:0.186))
    )
  )
)
(CELL
  (CELLTYPE "AND4X6")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U712)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.209:0.210:0.210) (0.174:0.180:0.180))
    (IOPATH B Y (0.192:0.193:0.193) (0.169:0.178:0.178))
    (IOPATH C Y (0.192:0.193:0.193) (0.182:0.190:0.190))
    (IOPATH D Y (0.191:0.192:0.192) (0.193:0.202:0.202))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U711)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.149:0.151:0.151) (0.179:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "AND4X8")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U710)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.172:0.174:0.174) (0.157:0.162:0.162))
    (IOPATH B Y (0.175:0.176:0.176) (0.166:0.175:0.175))
    (IOPATH C Y (0.175:0.176:0.176) (0.179:0.191:0.191))
    (IOPATH D Y (0.173:0.173:0.173) (0.194:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U709)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.260:0.262:0.262) (0.173:0.173:0.173))
    )
  )
)
(CELL
  (CELLTYPE "AND4X8")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U708)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.157:0.158:0.158) (0.146:0.150:0.150))
    (IOPATH B Y (0.159:0.160:0.160) (0.155:0.163:0.163))
    (IOPATH C Y (0.159:0.160:0.160) (0.173:0.178:0.178))
    (IOPATH D Y (0.157:0.157:0.157) (0.184:0.187:0.187))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U707)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.158:0.158:0.158) (0.103:0.103:0.103))
    (IOPATH A1 Y (0.177:0.177:0.177) (0.094:0.094:0.094))
    (IOPATH B0 Y (0.178:0.178:0.178) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.182:0.182:0.182) (0.100:0.100:0.100))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U706)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.261:0.262:0.262) (0.172:0.174:0.174))
    )
  )
)
(CELL
  (CELLTYPE "AND4X8")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U705)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.157:0.158:0.158) (0.147:0.152:0.152))
    (IOPATH B Y (0.159:0.160:0.160) (0.155:0.163:0.163))
    (IOPATH C Y (0.170:0.171:0.171) (0.192:0.200:0.200))
    (IOPATH D Y (0.151:0.152:0.152) (0.170:0.178:0.178))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U704)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.157:0.157:0.157) (0.102:0.102:0.102))
    (IOPATH A1 Y (0.184:0.184:0.184) (0.097:0.097:0.097))
    (IOPATH B0 Y (0.177:0.177:0.177) (0.124:0.124:0.124))
    (IOPATH B1 Y (0.180:0.180:0.180) (0.086:0.086:0.086))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U703)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.260:0.262:0.262) (0.172:0.174:0.174))
    )
  )
)
(CELL
  (CELLTYPE "AND4X8")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U702)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.157:0.158:0.158) (0.143:0.158:0.158))
    (IOPATH B Y (0.176:0.176:0.176) (0.177:0.183:0.183))
    (IOPATH C Y (0.149:0.151:0.151) (0.156:0.167:0.167))
    (IOPATH D Y (0.157:0.157:0.157) (0.184:0.187:0.187))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U701)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.260:0.262:0.262) (0.173:0.174:0.174))
    )
  )
)
(CELL
  (CELLTYPE "AND4X8")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U700)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.157:0.158:0.158) (0.146:0.150:0.150))
    (IOPATH B Y (0.159:0.160:0.160) (0.155:0.163:0.163))
    (IOPATH C Y (0.170:0.171:0.171) (0.192:0.199:0.199))
    (IOPATH D Y (0.157:0.157:0.157) (0.179:0.187:0.187))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U699)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.260:0.262:0.262) (0.173:0.174:0.174))
    )
  )
)
(CELL
  (CELLTYPE "AND4X8")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U698)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.157:0.158:0.158) (0.143:0.150:0.150))
    (IOPATH B Y (0.159:0.160:0.160) (0.155:0.163:0.163))
    (IOPATH C Y (0.170:0.171:0.171) (0.192:0.200:0.200))
    (IOPATH D Y (0.157:0.157:0.157) (0.179:0.187:0.187))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U697)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.260:0.262:0.262) (0.173:0.173:0.173))
    )
  )
)
(CELL
  (CELLTYPE "AND4X8")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U696)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.157:0.158:0.158) (0.143:0.150:0.150))
    (IOPATH B Y (0.159:0.160:0.160) (0.155:0.163:0.163))
    (IOPATH C Y (0.159:0.160:0.160) (0.173:0.179:0.179))
    (IOPATH D Y (0.157:0.157:0.157) (0.182:0.187:0.187))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U695)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.151:0.151:0.151) (0.098:0.098:0.098))
    (IOPATH A1 Y (0.159:0.159:0.159) (0.084:0.084:0.084))
    (IOPATH B0 Y (0.171:0.171:0.171) (0.121:0.121:0.121))
    (IOPATH B1 Y (0.171:0.171:0.171) (0.092:0.092:0.092))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U694)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.263:0.264:0.264) (0.177:0.178:0.178))
    )
  )
)
(CELL
  (CELLTYPE "AND4X6")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U693)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.190:0.191:0.191) (0.161:0.167:0.167))
    (IOPATH B Y (0.173:0.174:0.174) (0.158:0.165:0.165))
    (IOPATH C Y (0.173:0.174:0.174) (0.173:0.179:0.179))
    (IOPATH D Y (0.165:0.166:0.166) (0.171:0.180:0.180))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U692)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.262:0.264:0.264) (0.177:0.177:0.177))
    )
  )
)
(CELL
  (CELLTYPE "AND4X6")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U691)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.169:0.171:0.171) (0.147:0.152:0.152))
    (IOPATH B Y (0.173:0.174:0.174) (0.156:0.165:0.165))
    (IOPATH C Y (0.173:0.174:0.174) (0.173:0.177:0.177))
    (IOPATH D Y (0.172:0.172:0.172) (0.179:0.189:0.189))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U690)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.262:0.264:0.264) (0.177:0.177:0.177))
    )
  )
)
(CELL
  (CELLTYPE "AND4X6")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U689)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.169:0.170:0.170) (0.143:0.151:0.151))
    (IOPATH B Y (0.173:0.174:0.174) (0.156:0.165:0.165))
    (IOPATH C Y (0.173:0.174:0.174) (0.174:0.178:0.178))
    (IOPATH D Y (0.172:0.172:0.172) (0.183:0.189:0.189))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U688)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.260:0.262:0.262) (0.173:0.173:0.173))
    )
  )
)
(CELL
  (CELLTYPE "AND4X8")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U687)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.157:0.158:0.158) (0.147:0.158:0.158))
    (IOPATH B Y (0.159:0.160:0.160) (0.157:0.163:0.163))
    (IOPATH C Y (0.159:0.160:0.160) (0.172:0.176:0.176))
    (IOPATH D Y (0.157:0.157:0.157) (0.179:0.187:0.187))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U686)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.263:0.264:0.264) (0.177:0.178:0.178))
    )
  )
)
(CELL
  (CELLTYPE "AND4X6")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U685)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.190:0.191:0.191) (0.162:0.167:0.167))
    (IOPATH B Y (0.173:0.174:0.174) (0.156:0.165:0.165))
    (IOPATH C Y (0.187:0.187:0.187) (0.191:0.195:0.195))
    (IOPATH D Y (0.172:0.172:0.172) (0.182:0.189:0.189))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X8")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U684)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.108:0.108:0.108) (0.078:0.079:0.079))
    (IOPATH B Y (0.098:0.098:0.098) (0.067:0.067:0.067))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U683)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.262:0.270:0.270) (0.181:0.183:0.183))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U682)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.095:0.095:0.095) (0.062:0.062:0.062))
    (IOPATH B Y (0.100:0.101:0.101) (0.070:0.070:0.070))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U681)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.262:0.264:0.264) (0.177:0.178:0.178))
    )
  )
)
(CELL
  (CELLTYPE "AND4X6")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U680)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.169:0.170:0.170) (0.143:0.151:0.151))
    (IOPATH B Y (0.173:0.174:0.174) (0.156:0.165:0.165))
    (IOPATH C Y (0.187:0.187:0.187) (0.191:0.195:0.195))
    (IOPATH D Y (0.172:0.172:0.172) (0.183:0.189:0.189))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U679)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.262:0.264:0.264) (0.177:0.178:0.178))
    )
  )
)
(CELL
  (CELLTYPE "AND4X6")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U678)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.169:0.170:0.170) (0.143:0.151:0.151))
    (IOPATH B Y (0.191:0.192:0.192) (0.175:0.181:0.181))
    (IOPATH C Y (0.173:0.174:0.174) (0.173:0.177:0.177))
    (IOPATH D Y (0.172:0.172:0.172) (0.182:0.189:0.189))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U677)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.260:0.262:0.262) (0.173:0.174:0.174))
    )
  )
)
(CELL
  (CELLTYPE "AND4X8")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U676)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.157:0.158:0.158) (0.143:0.150:0.150))
    (IOPATH B Y (0.176:0.176:0.176) (0.178:0.183:0.183))
    (IOPATH C Y (0.170:0.171:0.171) (0.192:0.196:0.196))
    (IOPATH D Y (0.157:0.157:0.157) (0.182:0.187:0.187))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X8")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U675)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.108:0.108:0.108) (0.078:0.079:0.079))
    (IOPATH B Y (0.108:0.108:0.108) (0.089:0.089:0.089))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U674)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.270:0.270:0.270) (0.182:0.183:0.183))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X8")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U673)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.108:0.108:0.108) (0.079:0.079:0.079))
    (IOPATH B Y (0.108:0.108:0.108) (0.089:0.089:0.089))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U672)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.270:0.271:0.271) (0.183:0.183:0.183))
    )
  )
)
(CELL
  (CELLTYPE "INVX8")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U671)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.075:0.075:0.075) (0.050:0.050:0.050))
    )
  )
)
(CELL
  (CELLTYPE "INVX8")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U670)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.075:0.075:0.075) (0.050:0.050:0.050))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U669)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.058:0.058:0.058) (0.074:0.074:0.074))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U668)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.058:0.058:0.058) (0.074:0.074:0.074))
    )
  )
)
(CELL
  (CELLTYPE "OAI31X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U667)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.388:0.388:0.388) (0.209:0.209:0.209))
    (IOPATH A1 Y (0.318:0.318:0.318) (0.189:0.189:0.189))
    (IOPATH A2 Y (0.321:0.321:0.321) (0.192:0.192:0.192))
    (IOPATH B0 Y (0.265:0.265:0.265) (0.234:0.234:0.234))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U666)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.084:0.084:0.084) (0.105:0.105:0.105))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U665)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.084:0.084:0.084) (0.105:0.105:0.105))
    )
  )
)
(CELL
  (CELLTYPE "OAI31X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U664)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.218:0.218:0.218) (0.095:0.095:0.095))
    (IOPATH A1 Y (0.149:0.149:0.149) (0.070:0.070:0.070))
    (IOPATH A2 Y (0.156:0.156:0.156) (0.073:0.073:0.073))
    (IOPATH B0 Y (0.124:0.124:0.124) (0.117:0.117:0.117))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U663)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.058:0.058:0.058) (0.052:0.052:0.052))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U662)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.190:0.190:0.190) (0.126:0.126:0.126))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U661)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.076:0.076:0.076) (0.078:0.078:0.078))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U660)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.072:0.072:0.072) (0.075:0.075:0.075))
    )
  )
)
(CELL
  (CELLTYPE "OAI31X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U659)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.338:0.338:0.338) (0.175:0.175:0.175))
    (IOPATH A1 Y (0.263:0.263:0.263) (0.152:0.152:0.152))
    (IOPATH A2 Y (0.270:0.270:0.270) (0.156:0.156:0.156))
    (IOPATH B0 Y (0.216:0.216:0.216) (0.199:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U658)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.196:0.196:0.196) (0.122:0.122:0.122))
    (IOPATH A1 Y (0.222:0.222:0.222) (0.119:0.119:0.119))
    (IOPATH B0 Y (0.220:0.220:0.220) (0.141:0.141:0.141))
    (IOPATH B1 Y (0.227:0.227:0.227) (0.119:0.119:0.119))
    )
  )
)
(CELL
  (CELLTYPE "XNOR2X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U657)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.098:0.107:0.107) (0.102:0.107:0.107)))
    (COND B == 1'b0 (IOPATH A Y (0.098:0.103:0.103) (0.064:0.072:0.072)))
    (IOPATH (posedge A) Y (0.100:0.110:0.110) (0.103:0.114:0.114))
    (IOPATH (negedge A) Y (0.100:0.104:0.104) (0.102:0.107:0.107))
    (COND A == 1'b1 (IOPATH B Y (0.120:0.120:0.120) (0.110:0.110:0.110)))
    (COND A == 1'b0 (IOPATH B Y (0.111:0.111:0.111) (0.078:0.078:0.078)))
    (IOPATH B Y (0.120:0.120:0.120) (0.110:0.110:0.110))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U656)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.167:0.167:0.167) (0.108:0.108:0.108))
    (IOPATH A1 Y (0.155:0.155:0.155) (0.072:0.072:0.072))
    (IOPATH B0 Y (0.187:0.187:0.187) (0.129:0.129:0.129))
    (IOPATH B1 Y (0.177:0.177:0.177) (0.085:0.085:0.085))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U655)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.135:0.135:0.135) (0.151:0.151:0.151))
    (IOPATH A1 Y (0.135:0.135:0.135) (0.184:0.184:0.184))
    (IOPATH B0 Y (0.157:0.157:0.157) (0.171:0.171:0.171))
    (IOPATH B1 Y (0.132:0.132:0.132) (0.173:0.173:0.173))
    )
  )
)
(CELL
  (CELLTYPE "XNOR2X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U654)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.078:0.079:0.079) (0.089:0.089:0.089)))
    (COND B == 1'b0 (IOPATH A Y (0.076:0.076:0.076) (0.048:0.049:0.049)))
    (IOPATH (posedge A) Y (0.078:0.079:0.079) (0.087:0.088:0.088))
    (IOPATH (negedge A) Y (0.080:0.080:0.080) (0.089:0.089:0.089))
    (COND A == 1'b1 (IOPATH B Y (0.104:0.104:0.104) (0.099:0.099:0.099)))
    (COND A == 1'b0 (IOPATH B Y (0.092:0.092:0.092) (0.067:0.067:0.067)))
    (IOPATH B Y (0.104:0.104:0.104) (0.099:0.099:0.099))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U653)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.084:0.099:0.099) (0.091:0.094:0.094))
    (IOPATH B Y (0.095:0.109:0.109) (0.094:0.096:0.096))
    (IOPATH C Y (0.111:0.119:0.119) (0.096:0.097:0.097))
    (IOPATH D Y (0.104:0.125:0.125) (0.092:0.092:0.092))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U652)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.142:0.142:0.142) (0.091:0.091:0.091))
    (IOPATH A1 Y (0.166:0.166:0.166) (0.085:0.085:0.085))
    (IOPATH B0 Y (0.162:0.162:0.162) (0.115:0.115:0.115))
    (IOPATH B1 Y (0.165:0.165:0.165) (0.079:0.079:0.079))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U651)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.169:0.169:0.169) (0.109:0.109:0.109))
    (IOPATH A1 Y (0.192:0.192:0.192) (0.102:0.102:0.102))
    (IOPATH B0 Y (0.189:0.189:0.189) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.193:0.193:0.193) (0.092:0.092:0.092))
    )
  )
)
(CELL
  (CELLTYPE "NOR2BX4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U650)
  (DELAY
    (ABSOLUTE
    (IOPATH AN Y (0.165:0.165:0.165) (0.114:0.115:0.115))
    (IOPATH B Y (0.142:0.142:0.142) (0.070:0.070:0.070))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U649)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.269:0.269:0.269) (0.201:0.201:0.201))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U648)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.069:0.069:0.069) (0.072:0.072:0.072))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U647)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.135:0.135:0.135) (0.090:0.090:0.090))
    (IOPATH A1 Y (0.106:0.106:0.106) (0.050:0.050:0.050))
    (IOPATH B0 Y (0.148:0.148:0.148) (0.119:0.119:0.119))
    (IOPATH B1 Y (0.132:0.132:0.132) (0.066:0.066:0.066))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U646)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.322:0.322:0.322) (0.144:0.144:0.144))
    (IOPATH B0 Y (0.314:0.314:0.314) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.333:0.333:0.333) (0.152:0.152:0.152))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U645)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.270:0.270:0.270) (0.134:0.134:0.134))
    (IOPATH A1 Y (0.295:0.295:0.295) (0.115:0.115:0.115))
    (IOPATH B0 Y (0.301:0.301:0.301) (0.151:0.151:0.151))
    (IOPATH B1 Y (0.321:0.321:0.321) (0.147:0.147:0.147))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U644)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.322:0.322:0.322) (0.144:0.144:0.144))
    (IOPATH B0 Y (0.314:0.314:0.314) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.354:0.354:0.354) (0.171:0.171:0.171))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U643)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.298:0.298:0.298) (0.126:0.126:0.126))
    (IOPATH B0 Y (0.314:0.314:0.314) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.315:0.315:0.315) (0.122:0.122:0.122))
    )
  )
)
(CELL
  (CELLTYPE "INVX8")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U642)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.105:0.105:0.105) (0.077:0.077:0.077))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U641)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.192:0.192:0.192) (0.120:0.120:0.120))
    (IOPATH A1 Y (0.209:0.209:0.209) (0.110:0.110:0.110))
    (IOPATH B0 Y (0.216:0.216:0.216) (0.139:0.139:0.139))
    (IOPATH B1 Y (0.253:0.253:0.253) (0.152:0.152:0.152))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U640)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.192:0.192:0.192) (0.120:0.120:0.120))
    (IOPATH A1 Y (0.215:0.215:0.215) (0.115:0.115:0.115))
    (IOPATH B0 Y (0.216:0.216:0.216) (0.139:0.139:0.139))
    (IOPATH B1 Y (0.232:0.232:0.232) (0.128:0.128:0.128))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U639)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.136:0.136:0.136) (0.152:0.152:0.152))
    (IOPATH A1 Y (0.105:0.105:0.105) (0.143:0.143:0.143))
    (IOPATH B0 Y (0.158:0.158:0.158) (0.172:0.172:0.172))
    (IOPATH B1 Y (0.136:0.136:0.136) (0.177:0.177:0.177))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U638)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.279:0.279:0.279) (0.137:0.137:0.137))
    (IOPATH A1 Y (0.295:0.295:0.295) (0.126:0.126:0.126))
    (IOPATH B0 Y (0.310:0.310:0.310) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.314:0.314:0.314) (0.132:0.132:0.132))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U637)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.198:0.198:0.198) (0.106:0.106:0.106))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U636)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.279:0.279:0.279) (0.137:0.137:0.137))
    (IOPATH A1 Y (0.296:0.296:0.296) (0.128:0.128:0.128))
    (IOPATH B0 Y (0.310:0.310:0.310) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.315:0.315:0.315) (0.133:0.133:0.133))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U635)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.143:0.143:0.143) (0.142:0.142:0.142))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U634)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.167:0.167:0.167) (0.108:0.108:0.108))
    (IOPATH A1 Y (0.179:0.179:0.179) (0.094:0.094:0.094))
    (IOPATH B0 Y (0.187:0.187:0.187) (0.129:0.129:0.129))
    (IOPATH B1 Y (0.181:0.181:0.181) (0.084:0.084:0.084))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U633)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.167:0.167:0.167) (0.108:0.108:0.108))
    (IOPATH A1 Y (0.155:0.155:0.155) (0.072:0.072:0.072))
    (IOPATH B0 Y (0.187:0.187:0.187) (0.129:0.129:0.129))
    (IOPATH B1 Y (0.180:0.180:0.180) (0.092:0.092:0.092))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U632)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.084:0.099:0.099) (0.091:0.094:0.094))
    (IOPATH B Y (0.096:0.109:0.109) (0.095:0.096:0.096))
    (IOPATH C Y (0.115:0.119:0.119) (0.096:0.097:0.097))
    (IOPATH D Y (0.118:0.127:0.127) (0.096:0.097:0.097))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U631)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.194:0.194:0.194) (0.121:0.121:0.121))
    (IOPATH A1 Y (0.196:0.196:0.196) (0.097:0.097:0.097))
    (IOPATH B0 Y (0.218:0.218:0.218) (0.140:0.140:0.140))
    (IOPATH B1 Y (0.231:0.231:0.231) (0.127:0.127:0.127))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U630)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.116:0.116:0.116) (0.079:0.079:0.079))
    )
  )
)
(CELL
  (CELLTYPE "AND2X8")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U629)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.111:0.111:0.111))
    (IOPATH B Y (0.086:0.086:0.086) (0.099:0.099:0.099))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U628)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.167:0.167:0.167) (0.108:0.108:0.108))
    (IOPATH A1 Y (0.178:0.178:0.178) (0.096:0.096:0.096))
    (IOPATH B0 Y (0.187:0.187:0.187) (0.129:0.129:0.129))
    (IOPATH B1 Y (0.191:0.191:0.191) (0.103:0.103:0.103))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U627)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.150:0.150:0.150) (0.128:0.128:0.128))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U626)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.168:0.168:0.168) (0.108:0.108:0.108))
    (IOPATH A1 Y (0.170:0.170:0.170) (0.077:0.077:0.077))
    (IOPATH B0 Y (0.188:0.188:0.188) (0.130:0.130:0.130))
    (IOPATH B1 Y (0.186:0.186:0.186) (0.097:0.097:0.097))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U625)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.167:0.167:0.167) (0.108:0.108:0.108))
    (IOPATH A1 Y (0.162:0.162:0.162) (0.078:0.078:0.078))
    (IOPATH B0 Y (0.187:0.187:0.187) (0.130:0.130:0.130))
    (IOPATH B1 Y (0.183:0.183:0.183) (0.092:0.092:0.092))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U624)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.250:0.250:0.250) (0.150:0.150:0.150))
    (IOPATH A1 Y (0.245:0.245:0.245) (0.112:0.112:0.112))
    (IOPATH B0 Y (0.275:0.275:0.275) (0.167:0.167:0.167))
    (IOPATH B1 Y (0.276:0.276:0.276) (0.138:0.138:0.138))
    )
  )
)
(CELL
  (CELLTYPE "NAND4BX4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U623)
  (DELAY
    (ABSOLUTE
    (IOPATH AN Y (0.129:0.129:0.129) (0.132:0.133:0.133))
    (IOPATH B Y (0.111:0.119:0.119) (0.107:0.108:0.108))
    (IOPATH C Y (0.122:0.130:0.130) (0.105:0.106:0.106))
    (IOPATH D Y (0.135:0.142:0.142) (0.103:0.103:0.103))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U622)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.200:0.200:0.200) (0.124:0.124:0.124))
    (IOPATH A1 Y (0.211:0.211:0.211) (0.096:0.096:0.096))
    (IOPATH B0 Y (0.224:0.224:0.224) (0.143:0.143:0.143))
    (IOPATH B1 Y (0.227:0.227:0.227) (0.117:0.117:0.117))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U621)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.071:0.071:0.071) (0.055:0.055:0.055))
    (IOPATH B Y (0.081:0.082:0.082) (0.059:0.060:0.060))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U620)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.090:0.092:0.092) (0.093:0.093:0.093))
    )
  )
)
(CELL
  (CELLTYPE "AND2X8")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U619)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.094:0.100:0.100) (0.095:0.107:0.107))
    (IOPATH B Y (0.130:0.130:0.130) (0.158:0.158:0.158))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U618)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.168:0.168:0.168) (0.108:0.108:0.108))
    (IOPATH A1 Y (0.163:0.163:0.163) (0.079:0.079:0.079))
    (IOPATH B0 Y (0.188:0.188:0.188) (0.130:0.130:0.130))
    (IOPATH B1 Y (0.186:0.186:0.186) (0.096:0.096:0.096))
    )
  )
)
(CELL
  (CELLTYPE "AND2X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U617)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.180:0.180:0.180) (0.171:0.171:0.171))
    (IOPATH B Y (0.168:0.168:0.168) (0.186:0.186:0.186))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U616)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.171:0.171:0.171) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.166:0.166:0.166) (0.080:0.080:0.080))
    (IOPATH B0 Y (0.191:0.191:0.191) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.207:0.207:0.207) (0.103:0.103:0.103))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U615)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.087:0.095:0.095) (0.087:0.089:0.089))
    (IOPATH B Y (0.089:0.104:0.104) (0.082:0.083:0.083))
    (IOPATH C Y (0.100:0.115:0.115) (0.091:0.093:0.093))
    (IOPATH D Y (0.101:0.121:0.121) (0.088:0.089:0.089))
    )
  )
)
(CELL
  (CELLTYPE "XNOR2X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U614)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.098:0.106:0.106) (0.103:0.108:0.108)))
    (COND B == 1'b0 (IOPATH A Y (0.099:0.103:0.103) (0.064:0.071:0.071)))
    (IOPATH (posedge A) Y (0.101:0.110:0.110) (0.103:0.113:0.113))
    (IOPATH (negedge A) Y (0.100:0.104:0.104) (0.103:0.108:0.108))
    (COND A == 1'b1 (IOPATH B Y (0.121:0.121:0.121) (0.110:0.110:0.110)))
    (COND A == 1'b0 (IOPATH B Y (0.111:0.111:0.111) (0.078:0.078:0.078)))
    (IOPATH B Y (0.121:0.121:0.121) (0.110:0.110:0.110))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U613)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.120:0.120:0.120) (0.076:0.076:0.076))
    (IOPATH A1 Y (0.104:0.104:0.104) (0.056:0.056:0.056))
    (IOPATH B0 Y (0.133:0.133:0.133) (0.107:0.107:0.107))
    (IOPATH B1 Y (0.140:0.140:0.140) (0.076:0.076:0.076))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U612)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.167:0.167:0.167) (0.108:0.108:0.108))
    (IOPATH A1 Y (0.197:0.197:0.197) (0.104:0.104:0.104))
    (IOPATH B0 Y (0.187:0.187:0.187) (0.129:0.129:0.129))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.117:0.117:0.117))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U611)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.178:0.178:0.178) (0.093:0.093:0.093))
    (IOPATH B0 Y (0.192:0.192:0.192) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.192:0.192:0.192) (0.102:0.102:0.102))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U610)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.167:0.167:0.167) (0.108:0.108:0.108))
    (IOPATH A1 Y (0.187:0.187:0.187) (0.100:0.100:0.100))
    (IOPATH B0 Y (0.187:0.187:0.187) (0.129:0.129:0.129))
    (IOPATH B1 Y (0.191:0.191:0.191) (0.091:0.091:0.091))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U609)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.147:0.147:0.147) (0.072:0.072:0.072))
    (IOPATH B Y (0.155:0.155:0.155) (0.074:0.074:0.074))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U608)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.152:0.152:0.152) (0.130:0.130:0.130))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U607)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.134:0.134:0.134) (0.089:0.089:0.089))
    (IOPATH A1 Y (0.115:0.115:0.115) (0.060:0.060:0.060))
    (IOPATH B0 Y (0.146:0.146:0.146) (0.118:0.118:0.118))
    (IOPATH B1 Y (0.137:0.137:0.137) (0.079:0.079:0.079))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U606)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.168:0.168:0.168) (0.108:0.108:0.108))
    (IOPATH A1 Y (0.165:0.165:0.165) (0.083:0.083:0.083))
    (IOPATH B0 Y (0.188:0.188:0.188) (0.130:0.130:0.130))
    (IOPATH B1 Y (0.185:0.185:0.185) (0.095:0.095:0.095))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U605)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.169:0.169:0.169) (0.109:0.109:0.109))
    (IOPATH A1 Y (0.159:0.159:0.159) (0.077:0.077:0.077))
    (IOPATH B0 Y (0.189:0.189:0.189) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.192:0.192:0.192) (0.091:0.091:0.091))
    )
  )
)
(CELL
  (CELLTYPE "OR4X8")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U604)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.089:0.090:0.090) (0.145:0.145:0.145))
    (IOPATH B Y (0.100:0.100:0.100) (0.178:0.178:0.178))
    (IOPATH C Y (0.105:0.106:0.106) (0.198:0.198:0.198))
    (IOPATH D Y (0.109:0.110:0.110) (0.208:0.208:0.208))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U603)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.142:0.142:0.142) (0.091:0.091:0.091))
    (IOPATH A1 Y (0.130:0.130:0.130) (0.061:0.061:0.061))
    (IOPATH B0 Y (0.162:0.162:0.162) (0.115:0.115:0.115))
    (IOPATH B1 Y (0.159:0.159:0.159) (0.074:0.074:0.074))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U602)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.169:0.169:0.169) (0.109:0.109:0.109))
    (IOPATH A1 Y (0.157:0.157:0.157) (0.073:0.073:0.073))
    (IOPATH B0 Y (0.189:0.189:0.189) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.206:0.206:0.206) (0.120:0.120:0.120))
    )
  )
)
(CELL
  (CELLTYPE "NAND4BX4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U601)
  (DELAY
    (ABSOLUTE
    (IOPATH AN Y (0.108:0.109:0.109) (0.115:0.115:0.115))
    (IOPATH B Y (0.095:0.109:0.109) (0.095:0.097:0.097))
    (IOPATH C Y (0.104:0.119:0.119) (0.097:0.099:0.099))
    (IOPATH D Y (0.118:0.128:0.128) (0.099:0.100:0.100))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U600)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.196:0.196:0.196) (0.122:0.122:0.122))
    (IOPATH A1 Y (0.230:0.230:0.230) (0.123:0.123:0.123))
    (IOPATH B0 Y (0.220:0.220:0.220) (0.141:0.141:0.141))
    (IOPATH B1 Y (0.226:0.226:0.226) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U599)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.320:0.320:0.320) (0.142:0.142:0.142))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.322:0.322:0.322) (0.137:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U598)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.320:0.320:0.320) (0.142:0.142:0.142))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.342:0.342:0.342) (0.159:0.159:0.159))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U597)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.272:0.272:0.272) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.311:0.311:0.311) (0.138:0.138:0.138))
    (IOPATH B0 Y (0.303:0.303:0.303) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.332:0.332:0.332) (0.155:0.155:0.155))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U596)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.320:0.320:0.320) (0.142:0.142:0.142))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.322:0.322:0.322) (0.137:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U595)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.272:0.272:0.272) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.311:0.311:0.311) (0.138:0.138:0.138))
    (IOPATH B0 Y (0.303:0.303:0.303) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.312:0.312:0.312) (0.133:0.133:0.133))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U594)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.320:0.320:0.320) (0.142:0.142:0.142))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.322:0.322:0.322) (0.137:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U593)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.320:0.320:0.320) (0.142:0.142:0.142))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.322:0.322:0.322) (0.138:0.138:0.138))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U592)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.210:0.210:0.210) (0.111:0.111:0.111))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.207:0.207:0.207) (0.098:0.098:0.098))
    )
  )
)
(CELL
  (CELLTYPE "NAND3X8")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U591)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.052:0.056:0.056) (0.052:0.055:0.055))
    (IOPATH B Y (0.061:0.066:0.066) (0.055:0.057:0.057))
    (IOPATH C Y (0.069:0.074:0.074) (0.056:0.057:0.057))
    )
  )
)
(CELL
  (CELLTYPE "OR4X8")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U590)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.091:0.096:0.096) (0.151:0.154:0.154))
    (IOPATH B Y (0.115:0.127:0.127) (0.185:0.188:0.188))
    (IOPATH C Y (0.141:0.151:0.151) (0.209:0.213:0.213))
    (IOPATH D Y (0.126:0.139:0.139) (0.214:0.217:0.217))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U589)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.088:0.099:0.099) (0.091:0.093:0.093))
    (IOPATH B Y (0.106:0.109:0.109) (0.094:0.096:0.096))
    (IOPATH C Y (0.122:0.130:0.130) (0.104:0.105:0.105))
    (IOPATH D Y (0.114:0.127:0.127) (0.096:0.097:0.097))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U588)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.168:0.168:0.168) (0.108:0.108:0.108))
    (IOPATH A1 Y (0.163:0.163:0.163) (0.079:0.079:0.079))
    (IOPATH B0 Y (0.188:0.188:0.188) (0.130:0.130:0.130))
    (IOPATH B1 Y (0.184:0.184:0.184) (0.093:0.093:0.093))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U587)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.302:0.302:0.302) (0.134:0.134:0.134))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.322:0.322:0.322) (0.138:0.138:0.138))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U586)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.192:0.192:0.192) (0.104:0.104:0.104))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.207:0.207:0.207) (0.098:0.098:0.098))
    )
  )
)
(CELL
  (CELLTYPE "OR2X8")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U585)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.093:0.093:0.093) (0.115:0.115:0.115))
    (IOPATH B Y (0.104:0.104:0.104) (0.129:0.129:0.129))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X8")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U584)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.057:0.057:0.057) (0.036:0.036:0.036))
    (IOPATH B Y (0.065:0.065:0.065) (0.039:0.039:0.039))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX8")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U583)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.318:0.318:0.318) (0.364:0.364:0.364))
    )
  )
)
(CELL
  (CELLTYPE "AND2X8")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U582)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.117:0.117:0.117) (0.104:0.106:0.106))
    (IOPATH B Y (0.091:0.091:0.091) (0.100:0.100:0.100))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX8")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U581)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.300:0.300:0.300) (0.345:0.345:0.345))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U580)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.123:0.123:0.123) (0.111:0.111:0.111))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX12")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U579)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.202:0.202:0.202) (0.201:0.201:0.201))
    )
  )
)
(CELL
  (CELLTYPE "AO22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U578)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.148:0.148:0.148) (0.209:0.209:0.209))
    (IOPATH A1 Y (0.136:0.136:0.136) (0.222:0.222:0.222))
    (IOPATH B0 Y (0.165:0.165:0.165) (0.236:0.236:0.236))
    (IOPATH B1 Y (0.156:0.156:0.156) (0.255:0.255:0.255))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U577)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.171:0.171:0.171) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.165:0.165:0.165) (0.081:0.081:0.081))
    (IOPATH B0 Y (0.191:0.191:0.191) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.113:0.113:0.113))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U576)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.287:0.287:0.287) (0.114:0.114:0.114))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.328:0.328:0.328) (0.146:0.146:0.146))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U575)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.287:0.287:0.287) (0.114:0.114:0.114))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.328:0.328:0.328) (0.146:0.146:0.146))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U574)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.286:0.286:0.286) (0.114:0.114:0.114))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.328:0.328:0.328) (0.146:0.146:0.146))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U573)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.287:0.287:0.287) (0.114:0.114:0.114))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.328:0.328:0.328) (0.146:0.146:0.146))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U572)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.289:0.289:0.289) (0.118:0.118:0.118))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.328:0.328:0.328) (0.146:0.146:0.146))
    )
  )
)
(CELL
  (CELLTYPE "OR4X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U571)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.124:0.124:0.124) (0.175:0.176:0.176))
    (IOPATH B Y (0.137:0.137:0.137) (0.206:0.207:0.207))
    (IOPATH C Y (0.145:0.145:0.145) (0.227:0.228:0.228))
    (IOPATH D Y (0.128:0.128:0.128) (0.232:0.233:0.233))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U570)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.286:0.286:0.286) (0.115:0.115:0.115))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.328:0.328:0.328) (0.146:0.146:0.146))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U569)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.272:0.272:0.272) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.284:0.284:0.284) (0.109:0.109:0.109))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.319:0.319:0.319) (0.142:0.142:0.142))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U568)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.293:0.293:0.293) (0.123:0.123:0.123))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.328:0.328:0.328) (0.146:0.146:0.146))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U567)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.257:0.257:0.257) (0.129:0.129:0.129))
    (IOPATH A1 Y (0.268:0.268:0.268) (0.114:0.114:0.114))
    (IOPATH B0 Y (0.288:0.288:0.288) (0.146:0.146:0.146))
    (IOPATH B1 Y (0.303:0.303:0.303) (0.137:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U566)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.380:0.380:0.380) (0.176:0.176:0.176))
    (IOPATH A1 Y (0.384:0.384:0.384) (0.151:0.151:0.151))
    (IOPATH B0 Y (0.412:0.412:0.412) (0.192:0.192:0.192))
    (IOPATH B1 Y (0.427:0.427:0.427) (0.183:0.183:0.183))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U565)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.289:0.289:0.289) (0.118:0.118:0.118))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.328:0.328:0.328) (0.146:0.146:0.146))
    )
  )
)
(CELL
  (CELLTYPE "INVXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U564)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.139:0.139:0.139) (0.075:0.075:0.075))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U563)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.167:0.167:0.167) (0.108:0.108:0.108))
    (IOPATH A1 Y (0.179:0.179:0.179) (0.094:0.094:0.094))
    (IOPATH B0 Y (0.187:0.187:0.187) (0.129:0.129:0.129))
    (IOPATH B1 Y (0.172:0.172:0.172) (0.081:0.081:0.081))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U562)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.167:0.167:0.167) (0.108:0.108:0.108))
    (IOPATH A1 Y (0.179:0.179:0.179) (0.094:0.094:0.094))
    (IOPATH B0 Y (0.187:0.187:0.187) (0.129:0.129:0.129))
    (IOPATH B1 Y (0.184:0.184:0.184) (0.086:0.086:0.086))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U561)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.169:0.169:0.169) (0.109:0.109:0.109))
    (IOPATH A1 Y (0.157:0.157:0.157) (0.073:0.073:0.073))
    (IOPATH B0 Y (0.189:0.189:0.189) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.175:0.175:0.175) (0.082:0.082:0.082))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U560)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.142:0.142:0.142) (0.157:0.157:0.157))
    (IOPATH A1 Y (0.106:0.106:0.106) (0.150:0.150:0.150))
    (IOPATH B0 Y (0.164:0.164:0.164) (0.177:0.177:0.177))
    (IOPATH B1 Y (0.137:0.137:0.137) (0.178:0.178:0.178))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX6")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U559)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.049:0.049:0.049) (0.057:0.057:0.057))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U558)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.056:0.056:0.056) (0.040:0.040:0.040))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U557)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH A1 Y (0.218:0.218:0.218) (0.265:0.265:0.265))
    (IOPATH B0 Y (0.252:0.252:0.252) (0.291:0.291:0.291))
    (IOPATH B1 Y (0.238:0.238:0.238) (0.317:0.317:0.317))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U556)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.168:0.168:0.168) (0.108:0.108:0.108))
    (IOPATH A1 Y (0.162:0.162:0.162) (0.078:0.078:0.078))
    (IOPATH B0 Y (0.188:0.188:0.188) (0.130:0.130:0.130))
    (IOPATH B1 Y (0.204:0.204:0.204) (0.101:0.101:0.101))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U555)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.176:0.176:0.176) (0.084:0.084:0.084))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.219:0.219:0.219) (0.108:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "INVX6")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U554)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.351:0.351:0.351) (0.248:0.248:0.248))
    )
  )
)
(CELL
  (CELLTYPE "INVX6")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U553)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.360:0.360:0.360) (0.254:0.254:0.254))
    )
  )
)
(CELL
  (CELLTYPE "AND2X8")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U552)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.078:0.078:0.078) (0.077:0.078:0.078))
    (IOPATH B Y (0.077:0.077:0.077) (0.097:0.097:0.097))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U551)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.046:0.046:0.046) (0.039:0.039:0.039))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U550)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.169:0.169:0.169) (0.109:0.109:0.109))
    (IOPATH A1 Y (0.180:0.180:0.180) (0.097:0.097:0.097))
    (IOPATH B0 Y (0.189:0.189:0.189) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.212:0.212:0.212) (0.124:0.124:0.124))
    )
  )
)
(CELL
  (CELLTYPE "OR2X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U549)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.084:0.084:0.084) (0.109:0.109:0.109))
    (IOPATH B Y (0.093:0.093:0.093) (0.121:0.121:0.121))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U548)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.130:0.130:0.130) (0.090:0.090:0.090))
    (IOPATH B Y (0.134:0.134:0.134) (0.096:0.096:0.096))
    )
  )
)
(CELL
  (CELLTYPE "INVX6")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U547)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.078:0.078:0.078) (0.056:0.056:0.056))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U546)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.141:0.141:0.141) (0.090:0.090:0.090))
    (IOPATH A1 Y (0.135:0.135:0.135) (0.066:0.066:0.066))
    (IOPATH B0 Y (0.160:0.160:0.160) (0.114:0.114:0.114))
    (IOPATH B1 Y (0.154:0.154:0.154) (0.077:0.077:0.077))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U545)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.289:0.289:0.289) (0.118:0.118:0.118))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.316:0.316:0.316) (0.131:0.131:0.131))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U544)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.294:0.294:0.294) (0.112:0.112:0.112))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.316:0.316:0.316) (0.131:0.131:0.131))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U543)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.344:0.344:0.344) (0.162:0.162:0.162))
    (IOPATH A1 Y (0.351:0.351:0.351) (0.141:0.141:0.141))
    (IOPATH B0 Y (0.376:0.376:0.376) (0.179:0.179:0.179))
    (IOPATH B1 Y (0.378:0.378:0.378) (0.154:0.154:0.154))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U542)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.286:0.286:0.286) (0.114:0.114:0.114))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.316:0.316:0.316) (0.131:0.131:0.131))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U541)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.286:0.286:0.286) (0.114:0.114:0.114))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.316:0.316:0.316) (0.131:0.131:0.131))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U540)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.272:0.272:0.272) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.277:0.277:0.277) (0.111:0.111:0.111))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.307:0.307:0.307) (0.127:0.127:0.127))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U539)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.272:0.272:0.272) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.277:0.277:0.277) (0.111:0.111:0.111))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.307:0.307:0.307) (0.127:0.127:0.127))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U538)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.272:0.272:0.272) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.284:0.284:0.284) (0.120:0.120:0.120))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.307:0.307:0.307) (0.127:0.127:0.127))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U537)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.168:0.168:0.168) (0.108:0.108:0.108))
    (IOPATH A1 Y (0.162:0.162:0.162) (0.080:0.080:0.080))
    (IOPATH B0 Y (0.188:0.188:0.188) (0.130:0.130:0.130))
    (IOPATH B1 Y (0.181:0.181:0.181) (0.089:0.089:0.089))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U536)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.176:0.176:0.176) (0.084:0.084:0.084))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.103:0.103:0.103))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U535)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.176:0.176:0.176) (0.085:0.085:0.085))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.103:0.103:0.103))
    )
  )
)
(CELL
  (CELLTYPE "INVX8")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U534)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.039:0.039:0.039) (0.030:0.030:0.030))
    )
  )
)
(CELL
  (CELLTYPE "CLKAND2X12")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U533)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.093:0.093:0.093) (0.077:0.077:0.077))
    (IOPATH B Y (0.101:0.101:0.101) (0.092:0.092:0.092))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX8")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U532)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.318:0.318:0.318) (0.364:0.364:0.364))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX8")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U531)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.300:0.300:0.300) (0.345:0.345:0.345))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U530)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.169:0.169:0.169) (0.109:0.109:0.109))
    (IOPATH A1 Y (0.157:0.157:0.157) (0.073:0.073:0.073))
    (IOPATH B0 Y (0.189:0.189:0.189) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.193:0.193:0.193) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U529)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.133:0.133:0.133) (0.150:0.150:0.150))
    (IOPATH A1 Y (0.136:0.136:0.136) (0.191:0.191:0.191))
    (IOPATH B0 Y (0.156:0.156:0.156) (0.170:0.170:0.170))
    (IOPATH B1 Y (0.120:0.120:0.120) (0.175:0.175:0.175))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U528)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.314:0.314:0.314) (0.140:0.140:0.140))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.342:0.342:0.342) (0.159:0.159:0.159))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U527)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.321:0.321:0.321) (0.144:0.144:0.144))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.322:0.322:0.322) (0.126:0.126:0.126))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U526)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.314:0.314:0.314) (0.140:0.140:0.140))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.322:0.322:0.322) (0.126:0.126:0.126))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U525)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.314:0.314:0.314) (0.140:0.140:0.140))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.342:0.342:0.342) (0.159:0.159:0.159))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U524)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.317:0.317:0.317) (0.142:0.142:0.142))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.342:0.342:0.342) (0.159:0.159:0.159))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U523)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.352:0.352:0.352) (0.165:0.165:0.165))
    (IOPATH A1 Y (0.384:0.384:0.384) (0.169:0.169:0.169))
    (IOPATH B0 Y (0.383:0.383:0.383) (0.182:0.182:0.182))
    (IOPATH B1 Y (0.392:0.392:0.392) (0.164:0.164:0.164))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U522)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.352:0.352:0.352) (0.165:0.165:0.165))
    (IOPATH A1 Y (0.372:0.372:0.372) (0.162:0.162:0.162))
    (IOPATH B0 Y (0.383:0.383:0.383) (0.182:0.182:0.182))
    (IOPATH B1 Y (0.392:0.392:0.392) (0.152:0.152:0.152))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U521)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.321:0.321:0.321) (0.144:0.144:0.144))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.322:0.322:0.322) (0.138:0.138:0.138))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U520)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.314:0.314:0.314) (0.140:0.140:0.140))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.322:0.322:0.322) (0.126:0.126:0.126))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U519)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.258:0.258:0.258) (0.129:0.129:0.129))
    (IOPATH A1 Y (0.298:0.298:0.298) (0.134:0.134:0.134))
    (IOPATH B0 Y (0.289:0.289:0.289) (0.147:0.147:0.147))
    (IOPATH B1 Y (0.318:0.318:0.318) (0.150:0.150:0.150))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U518)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.317:0.317:0.317) (0.142:0.142:0.142))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.322:0.322:0.322) (0.126:0.126:0.126))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U517)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.382:0.382:0.382) (0.177:0.177:0.177))
    (IOPATH A1 Y (0.429:0.429:0.429) (0.192:0.192:0.192))
    (IOPATH B0 Y (0.414:0.414:0.414) (0.193:0.193:0.193))
    (IOPATH B1 Y (0.422:0.422:0.422) (0.175:0.175:0.175))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U516)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.382:0.382:0.382) (0.177:0.177:0.177))
    (IOPATH A1 Y (0.418:0.418:0.418) (0.185:0.185:0.185))
    (IOPATH B0 Y (0.414:0.414:0.414) (0.193:0.193:0.193))
    (IOPATH B1 Y (0.443:0.443:0.443) (0.200:0.200:0.200))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX6")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U515)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.300:0.300:0.300) (0.334:0.334:0.334))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U514)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.167:0.167:0.167) (0.108:0.108:0.108))
    (IOPATH A1 Y (0.185:0.185:0.185) (0.098:0.098:0.098))
    (IOPATH B0 Y (0.187:0.187:0.187) (0.129:0.129:0.129))
    (IOPATH B1 Y (0.186:0.186:0.186) (0.099:0.099:0.099))
    )
  )
)
(CELL
  (CELLTYPE "AND2X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U513)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.117:0.117:0.117) (0.116:0.116:0.116))
    (IOPATH B Y (0.094:0.094:0.094) (0.116:0.116:0.116))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U512)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.089:0.089:0.089) (0.042:0.043:0.043))
    (IOPATH B Y (0.101:0.101:0.101) (0.051:0.051:0.051))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U511)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.167:0.167:0.167) (0.108:0.108:0.108))
    (IOPATH A1 Y (0.156:0.156:0.156) (0.073:0.073:0.073))
    (IOPATH B0 Y (0.187:0.187:0.187) (0.129:0.129:0.129))
    (IOPATH B1 Y (0.186:0.186:0.186) (0.099:0.099:0.099))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U510)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.294:0.294:0.294) (0.112:0.112:0.112))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.311:0.311:0.311) (0.124:0.124:0.124))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U509)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.286:0.286:0.286) (0.114:0.114:0.114))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.310:0.310:0.310) (0.124:0.124:0.124))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U508)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.286:0.286:0.286) (0.114:0.114:0.114))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.310:0.310:0.310) (0.124:0.124:0.124))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U507)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.286:0.286:0.286) (0.114:0.114:0.114))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.311:0.311:0.311) (0.124:0.124:0.124))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U506)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.304:0.304:0.304) (0.147:0.147:0.147))
    (IOPATH A1 Y (0.311:0.311:0.311) (0.127:0.127:0.127))
    (IOPATH B0 Y (0.336:0.336:0.336) (0.164:0.164:0.164))
    (IOPATH B1 Y (0.333:0.333:0.333) (0.133:0.133:0.133))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U505)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.272:0.272:0.272) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.277:0.277:0.277) (0.110:0.110:0.110))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.300:0.300:0.300) (0.120:0.120:0.120))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U504)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.286:0.286:0.286) (0.114:0.114:0.114))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.310:0.310:0.310) (0.124:0.124:0.124))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U503)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.272:0.272:0.272) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.277:0.277:0.277) (0.111:0.111:0.111))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.301:0.301:0.301) (0.121:0.121:0.121))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U502)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.286:0.286:0.286) (0.115:0.115:0.115))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.311:0.311:0.311) (0.124:0.124:0.124))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U501)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.380:0.380:0.380) (0.176:0.176:0.176))
    (IOPATH A1 Y (0.391:0.391:0.391) (0.160:0.160:0.160))
    (IOPATH B0 Y (0.412:0.412:0.412) (0.192:0.192:0.192))
    (IOPATH B1 Y (0.408:0.408:0.408) (0.160:0.160:0.160))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U500)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.293:0.293:0.293) (0.123:0.123:0.123))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.310:0.310:0.310) (0.124:0.124:0.124))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U499)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.085:0.085) (0.094:0.094:0.094))
    )
  )
)
(CELL
  (CELLTYPE "XNOR2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U498)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.141:0.149:0.149) (0.146:0.151:0.151)))
    (COND B == 1'b0 (IOPATH A Y (0.154:0.159:0.159) (0.093:0.098:0.098)))
    (IOPATH (posedge A) Y (0.155:0.165:0.165) (0.147:0.157:0.157))
    (IOPATH (negedge A) Y (0.154:0.159:0.159) (0.146:0.151:0.151))
    (COND A == 1'b1 (IOPATH B Y (0.153:0.153:0.153) (0.126:0.126:0.126)))
    (COND A == 1'b0 (IOPATH B Y (0.146:0.146:0.146) (0.092:0.092:0.092)))
    (IOPATH B Y (0.153:0.153:0.153) (0.126:0.126:0.126))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U497)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.095:0.099:0.099) (0.091:0.094:0.094))
    (IOPATH B Y (0.089:0.108:0.108) (0.086:0.087:0.087))
    (IOPATH C Y (0.105:0.119:0.119) (0.096:0.097:0.097))
    (IOPATH D Y (0.113:0.127:0.127) (0.096:0.097:0.097))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U496)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.130:0.130:0.130) (0.090:0.090:0.090))
    (IOPATH B Y (0.134:0.134:0.134) (0.096:0.096:0.096))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U495)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.325:0.326:0.326) (0.229:0.229:0.229))
    )
  )
)
(CELL
  (CELLTYPE "OR2X6")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U494)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.096:0.096:0.096) (0.127:0.127:0.127))
    (IOPATH B Y (0.104:0.104:0.104) (0.139:0.139:0.139))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U493)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.294:0.294:0.294) (0.314:0.314:0.314))
    )
  )
)
(CELL
  (CELLTYPE "INVXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U492)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.161:0.161:0.161) (0.109:0.109:0.109))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U491)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.089:0.089:0.089) (0.067:0.067:0.067))
    (IOPATH B Y (0.107:0.107:0.107) (0.073:0.073:0.073))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U490)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.190:0.190:0.190) (0.223:0.224:0.224))
    (IOPATH B Y (0.200:0.200:0.200) (0.231:0.231:0.231))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U489)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.184:0.184:0.184) (0.215:0.216:0.216))
    (IOPATH B Y (0.191:0.192:0.192) (0.226:0.226:0.226))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U488)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.244:0.244:0.244) (0.254:0.254:0.254))
    (IOPATH B Y (0.246:0.246:0.246) (0.256:0.256:0.256))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U487)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.238:0.238:0.238) (0.246:0.246:0.246))
    (IOPATH B Y (0.246:0.246:0.246) (0.256:0.256:0.256))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U486)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.184:0.184:0.184) (0.215:0.216:0.216))
    (IOPATH B Y (0.192:0.192:0.192) (0.226:0.226:0.226))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U485)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.184:0.184:0.184) (0.215:0.216:0.216))
    (IOPATH B Y (0.192:0.192:0.192) (0.226:0.226:0.226))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U484)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.127:0.136:0.136) (0.129:0.132:0.132))
    (IOPATH B Y (0.129:0.146:0.146) (0.126:0.127:0.127))
    (IOPATH C Y (0.148:0.156:0.156) (0.136:0.138:0.138))
    (IOPATH D Y (0.142:0.144:0.144) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U483)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.184:0.184:0.184) (0.215:0.216:0.216))
    (IOPATH B Y (0.192:0.192:0.192) (0.226:0.226:0.226))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U482)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.238:0.238:0.238) (0.246:0.246:0.246))
    (IOPATH B Y (0.254:0.254:0.254) (0.261:0.262:0.262))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U481)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.184:0.184:0.184) (0.215:0.216:0.216))
    (IOPATH B Y (0.191:0.192:0.192) (0.226:0.226:0.226))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U480)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.159:0.159:0.159) (0.224:0.224:0.224))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.191:0.191:0.191) (0.283:0.283:0.283))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U479)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.164:0.164:0.164) (0.235:0.235:0.235))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.188:0.188:0.188) (0.276:0.276:0.276))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U478)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.155:0.155:0.155) (0.234:0.234:0.234))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.174:0.174:0.174) (0.258:0.258:0.258))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U477)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.168:0.168:0.168) (0.241:0.241:0.241))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.177:0.177:0.177) (0.262:0.262:0.262))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U476)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.165:0.165:0.165) (0.237:0.237:0.237))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.174:0.174:0.174) (0.258:0.258:0.258))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U475)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.154:0.154:0.154) (0.218:0.218:0.218))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.168:0.168:0.168) (0.262:0.262:0.262))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U474)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.165:0.165:0.165) (0.237:0.237:0.237))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.173:0.173:0.173) (0.257:0.257:0.257))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U473)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.155:0.155:0.155) (0.234:0.234:0.234))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.174:0.174:0.174) (0.258:0.258:0.258))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U472)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.165:0.165:0.165) (0.237:0.237:0.237))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.174:0.174:0.174) (0.258:0.258:0.258))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U471)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.164:0.164:0.164) (0.235:0.235:0.235))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.174:0.174:0.174) (0.258:0.258:0.258))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U470)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.129:0.134:0.134) (0.139:0.141:0.141))
    (IOPATH B Y (0.135:0.145:0.145) (0.140:0.142:0.142))
    (IOPATH C Y (0.150:0.157:0.157) (0.138:0.139:0.139))
    (IOPATH D Y (0.154:0.164:0.164) (0.136:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U469)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.177:0.177:0.177) (0.221:0.221:0.221))
    (IOPATH A1 Y (0.164:0.164:0.164) (0.248:0.248:0.248))
    (IOPATH B0 Y (0.195:0.195:0.195) (0.253:0.253:0.253))
    (IOPATH B1 Y (0.169:0.169:0.169) (0.258:0.258:0.258))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U468)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.155:0.155:0.155) (0.223:0.223:0.223))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.175:0.175:0.175) (0.275:0.275:0.275))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U467)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.177:0.177:0.177) (0.221:0.221:0.221))
    (IOPATH A1 Y (0.175:0.175:0.175) (0.264:0.264:0.264))
    (IOPATH B0 Y (0.195:0.195:0.195) (0.253:0.253:0.253))
    (IOPATH B1 Y (0.193:0.193:0.193) (0.280:0.280:0.280))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U466)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.194:0.194:0.194) (0.233:0.233:0.233))
    (IOPATH A1 Y (0.193:0.193:0.193) (0.276:0.276:0.276))
    (IOPATH B0 Y (0.212:0.212:0.212) (0.265:0.265:0.265))
    (IOPATH B1 Y (0.210:0.210:0.210) (0.292:0.292:0.292))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U465)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.121:0.121:0.121) (0.078:0.078:0.078))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U464)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.167:0.167:0.167) (0.241:0.241:0.241))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.188:0.188:0.188) (0.276:0.276:0.276))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U463)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.221:0.221:0.221))
    (IOPATH A1 Y (0.159:0.159:0.159) (0.226:0.226:0.226))
    (IOPATH B0 Y (0.194:0.194:0.194) (0.253:0.253:0.253))
    (IOPATH B1 Y (0.170:0.170:0.170) (0.253:0.253:0.253))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U462)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.155:0.155:0.155) (0.223:0.223:0.223))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.172:0.172:0.172) (0.256:0.256:0.256))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U461)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.154:0.154:0.154) (0.231:0.231:0.231))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.183:0.183:0.183) (0.269:0.269:0.269))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U460)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.158:0.158:0.158) (0.225:0.225:0.225))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.170:0.170:0.170) (0.255:0.255:0.255))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U459)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.351:0.351:0.351) (0.248:0.248:0.248))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U458)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U457)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.333:0.333:0.333))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U456)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U455)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.298:0.298) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U454)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.333:0.333:0.333))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U453)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U452)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.299:0.301:0.301) (0.268:0.270:0.270))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U451)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U450)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.333:0.333:0.333))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U449)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U448)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U447)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U446)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U445)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U444)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U443)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U442)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.333:0.333:0.333))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U441)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.298:0.298) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U440)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.333:0.333:0.333))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U439)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U438)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.333:0.333:0.333))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U437)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U436)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U435)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.333:0.333:0.333))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U434)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U433)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U432)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.317:0.319:0.319) (0.302:0.302:0.302))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U431)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U430)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U429)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U428)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U427)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.333:0.333:0.333))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U426)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.333:0.333:0.333))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U425)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U424)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U423)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.333:0.333:0.333))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U422)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.333:0.333:0.333))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U421)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U420)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.333:0.333:0.333))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U419)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U418)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U417)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.299:0.301:0.301) (0.268:0.270:0.270))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U416)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U415)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U414)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.333:0.333:0.333))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U413)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.298:0.298) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U412)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U411)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U410)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U409)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U408)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.292:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.333:0.333:0.333))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U407)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U406)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U405)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U404)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U403)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U402)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U401)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U400)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U399)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U398)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U397)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U396)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.333:0.333:0.333))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U395)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.333:0.333:0.333))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U394)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U393)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U392)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.333:0.333:0.333))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U391)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.333:0.333:0.333))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U390)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U389)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U388)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.299:0.301:0.301) (0.268:0.269:0.269))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U387)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.292:0.296:0.296) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.333:0.333:0.333))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U386)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.333:0.333:0.333))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U385)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U384)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U383)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U382)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.291:0.295:0.295) (0.261:0.262:0.262))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U381)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.333:0.333:0.333))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U380)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.292:0.295:0.295) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.333:0.333:0.333))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U379)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U378)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U377)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U376)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U375)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U374)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.333:0.333:0.333))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U373)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U372)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U371)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U370)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U369)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.298:0.298) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U368)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U367)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U366)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U365)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.333:0.333:0.333))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U364)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U363)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.292:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U362)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.292:0.297:0.297) (0.274:0.275:0.275))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U361)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.281:0.281:0.281) (0.237:0.237:0.237))
    (IOPATH B Y (0.320:0.320:0.320) (0.333:0.333:0.333))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U360)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.281:0.281:0.281) (0.237:0.237:0.237))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U359)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.280:0.280:0.280) (0.236:0.236:0.236))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U358)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.281:0.281:0.281) (0.237:0.237:0.237))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U354)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.280:0.280:0.280) (0.236:0.236:0.236))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U353)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.281:0.281:0.281) (0.237:0.237:0.237))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U352)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.271:0.271:0.271) (0.226:0.226:0.226))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U351)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.281:0.281:0.281) (0.238:0.238:0.238))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U350)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.281:0.281:0.281) (0.238:0.238:0.238))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U348)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.281:0.281:0.281) (0.237:0.237:0.237))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U345)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.281:0.281:0.281) (0.237:0.237:0.237))
    (IOPATH B Y (0.320:0.320:0.320) (0.331:0.331:0.331))
    )
  )
)
(CELL
  (CELLTYPE "INVX6")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U344)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.214:0.214:0.214) (0.165:0.165:0.165))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U343)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.209:0.209:0.209) (0.257:0.257:0.257))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.221:0.221:0.221) (0.270:0.270:0.270))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U341)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.209:0.209:0.209) (0.257:0.257:0.257))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.217:0.217:0.217) (0.265:0.265:0.265))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U340)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.170:0.170:0.170) (0.253:0.253:0.253))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.168:0.168:0.168) (0.262:0.262:0.262))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U339)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.165:0.165:0.165) (0.237:0.237:0.237))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.174:0.174:0.174) (0.258:0.258:0.258))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U338)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.221:0.221:0.221) (0.150:0.150:0.150))
    )
  )
)
(CELL
  (CELLTYPE "INVX6")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U337)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.209:0.209:0.209) (0.143:0.143:0.143))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U335)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.181:0.181:0.181) (0.214:0.215:0.215))
    (IOPATH B Y (0.189:0.189:0.189) (0.224:0.225:0.225))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U334)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.181:0.182:0.182) (0.214:0.215:0.215))
    (IOPATH B Y (0.189:0.190:0.190) (0.224:0.225:0.225))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U333)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.164:0.164:0.164) (0.235:0.235:0.235))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.178:0.178:0.178) (0.262:0.262:0.262))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U332)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.154:0.154:0.154) (0.218:0.218:0.218))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.169:0.169:0.169) (0.263:0.263:0.263))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U329)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.210:0.210:0.210) (0.259:0.259:0.259))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.221:0.221:0.221) (0.271:0.271:0.271))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U328)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.170:0.170:0.170) (0.257:0.257:0.257))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.169:0.169:0.169) (0.263:0.263:0.263))
    )
  )
)
(CELL
  (CELLTYPE "OR2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U327)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.121:0.122:0.122) (0.169:0.170:0.170))
    (IOPATH B Y (0.130:0.130:0.130) (0.179:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "BUFX6")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U326)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.084:0.084:0.084) (0.094:0.094:0.094))
    )
  )
)
(CELL
  (CELLTYPE "OR2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U325)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.121:0.122:0.122) (0.169:0.170:0.170))
    (IOPATH B Y (0.130:0.130:0.130) (0.179:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U324)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.181:0.182:0.182) (0.214:0.215:0.215))
    (IOPATH B Y (0.189:0.189:0.189) (0.224:0.225:0.225))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U323)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.232:0.232:0.232) (0.243:0.243:0.243))
    (IOPATH B Y (0.240:0.240:0.240) (0.253:0.253:0.253))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U322)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.232:0.232:0.232) (0.243:0.243:0.243))
    (IOPATH B Y (0.240:0.241:0.241) (0.253:0.253:0.253))
    )
  )
)
(CELL
  (CELLTYPE "OR2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U321)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.144:0.144:0.144) (0.187:0.188:0.188))
    (IOPATH B Y (0.152:0.152:0.152) (0.196:0.197:0.197))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U320)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.187:0.187:0.187) (0.222:0.223:0.223))
    (IOPATH B Y (0.189:0.190:0.190) (0.224:0.225:0.225))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U319)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.170:0.170:0.170) (0.253:0.253:0.253))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.177:0.177:0.177) (0.263:0.263:0.263))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U318)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.202:0.202:0.202) (0.234:0.234:0.234))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.216:0.216:0.216) (0.265:0.265:0.265))
    )
  )
)
(CELL
  (CELLTYPE "INVX8")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U317)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.072:0.072:0.072) (0.050:0.050:0.050))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U316)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.224:0.224:0.224) (0.176:0.176:0.176))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U315)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.167:0.167:0.167) (0.241:0.241:0.241))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.166:0.166:0.166) (0.248:0.248:0.248))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U314)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.221:0.221:0.221))
    (IOPATH A1 Y (0.163:0.163:0.163) (0.228:0.228:0.228))
    (IOPATH B0 Y (0.194:0.194:0.194) (0.253:0.253:0.253))
    (IOPATH B1 Y (0.173:0.173:0.173) (0.257:0.257:0.257))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U313)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.221:0.221:0.221))
    (IOPATH A1 Y (0.166:0.166:0.166) (0.233:0.233:0.233))
    (IOPATH B0 Y (0.194:0.194:0.194) (0.253:0.253:0.253))
    (IOPATH B1 Y (0.171:0.171:0.171) (0.254:0.254:0.254))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U312)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.161:0.161:0.161) (0.230:0.230:0.230))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.183:0.183:0.183) (0.269:0.269:0.269))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U311)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.193:0.193:0.193) (0.232:0.232:0.232))
    (IOPATH A1 Y (0.177:0.177:0.177) (0.237:0.237:0.237))
    (IOPATH B0 Y (0.211:0.211:0.211) (0.264:0.264:0.264))
    (IOPATH B1 Y (0.188:0.188:0.188) (0.266:0.266:0.266))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U310)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.177:0.177:0.177) (0.221:0.221:0.221))
    (IOPATH A1 Y (0.164:0.164:0.164) (0.248:0.248:0.248))
    (IOPATH B0 Y (0.195:0.195:0.195) (0.253:0.253:0.253))
    (IOPATH B1 Y (0.193:0.193:0.193) (0.280:0.280:0.280))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U309)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.160:0.160:0.160) (0.245:0.245:0.245))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.163:0.163:0.163) (0.250:0.250:0.250))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U308)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.160:0.160:0.160) (0.245:0.245:0.245))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.164:0.164:0.164) (0.252:0.252:0.252))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U307)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.171:0.171:0.171) (0.261:0.261:0.261))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.163:0.163:0.163) (0.250:0.250:0.250))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U306)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.128:0.128:0.128) (0.089:0.090:0.090))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U305)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.198:0.198:0.198) (0.154:0.154:0.154))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U304)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.170:0.170:0.170) (0.253:0.253:0.253))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.169:0.169:0.169) (0.263:0.263:0.263))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U303)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.235:0.235:0.235) (0.158:0.158:0.158))
    )
  )
)
(CELL
  (CELLTYPE "INVX6")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U302)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.198:0.198:0.198) (0.136:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U301)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.206:0.206:0.206) (0.141:0.141:0.141))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U300)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.063:0.063:0.063) (0.049:0.049:0.049))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U299)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.049:0.049:0.049) (0.039:0.039:0.039))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U298)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.062:0.062:0.062))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U297)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.085:0.085) (0.094:0.094:0.094))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U296)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.169:0.169:0.169) (0.109:0.109:0.109))
    (IOPATH A1 Y (0.199:0.199:0.199) (0.105:0.105:0.105))
    (IOPATH B0 Y (0.189:0.189:0.189) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.212:0.212:0.212) (0.124:0.124:0.124))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U295)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.096:0.096:0.096) (0.060:0.060:0.060))
    )
  )
)
(CELL
  (CELLTYPE "BUFX3")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U294)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.101:0.101:0.101) (0.100:0.100:0.100))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U293)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.130:0.135:0.135) (0.139:0.141:0.141))
    (IOPATH B Y (0.124:0.138:0.138) (0.125:0.127:0.127))
    (IOPATH C Y (0.132:0.148:0.148) (0.128:0.129:0.129))
    (IOPATH D Y (0.154:0.164:0.164) (0.136:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "INVX8")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U292)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.168:0.168:0.168) (0.115:0.115:0.115))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U291)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.171:0.171:0.171) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.177:0.177:0.177) (0.093:0.093:0.093))
    (IOPATH B0 Y (0.191:0.191:0.191) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.195:0.195:0.195) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "XNOR2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U290)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.142:0.150:0.150) (0.149:0.152:0.152)))
    (COND B == 1'b0 (IOPATH A Y (0.157:0.160:0.160) (0.093:0.099:0.099)))
    (IOPATH (posedge A) Y (0.156:0.166:0.166) (0.147:0.158:0.158))
    (IOPATH (negedge A) Y (0.157:0.160:0.160) (0.149:0.152:0.152))
    (COND A == 1'b1 (IOPATH B Y (0.154:0.154:0.154) (0.127:0.127:0.127)))
    (COND A == 1'b0 (IOPATH B Y (0.147:0.147:0.147) (0.093:0.093:0.093)))
    (IOPATH B Y (0.154:0.154:0.154) (0.127:0.127:0.127))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX6")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U289)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.079:0.079:0.079) (0.086:0.086:0.086))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U288)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.166:0.166:0.166) (0.114:0.114:0.114))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U287)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.173:0.173:0.173) (0.110:0.110:0.110))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U286)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.115:0.115:0.115) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U285)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.103:0.103) (0.084:0.084:0.084))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U284)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.118:0.118:0.118) (0.086:0.086:0.086))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX12")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U283)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.139:0.139:0.139) (0.169:0.169:0.169))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX12")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U282)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.035:0.035:0.035) (0.045:0.045:0.045))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX12")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U281)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.035:0.035:0.035) (0.045:0.045:0.045))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U280)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.100:0.100:0.100) (0.075:0.075:0.075))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U279)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.104:0.104:0.104) (0.078:0.078:0.078))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX12")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U278)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.129:0.129:0.129) (0.166:0.166:0.166))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U277)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.103:0.103) (0.072:0.072:0.072))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX12")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U276)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.117:0.117:0.117) (0.144:0.144:0.144))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX12")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U275)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.129:0.129:0.129) (0.166:0.166:0.166))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U274)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.241:0.241:0.241) (0.178:0.178:0.178))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U273)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.103:0.103) (0.084:0.084:0.084))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U272)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.126:0.126:0.126) (0.111:0.111:0.111))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U271)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.126:0.126:0.126) (0.111:0.111:0.111))
    )
  )
)
(CELL
  (CELLTYPE "AND4X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U270)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.248:0.250:0.250) (0.206:0.214:0.214))
    (IOPATH B Y (0.250:0.252:0.252) (0.220:0.228:0.228))
    (IOPATH C Y (0.247:0.248:0.248) (0.237:0.242:0.242))
    (IOPATH D Y (0.235:0.236:0.236) (0.234:0.242:0.242))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U269)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.335:0.337:0.337) (0.239:0.239:0.239))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U268)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.185:0.194:0.194) (0.179:0.183:0.183))
    (IOPATH B Y (0.209:0.217:0.217) (0.208:0.211:0.211))
    (IOPATH C Y (0.225:0.229:0.229) (0.199:0.201:0.201))
    (IOPATH D Y (0.219:0.225:0.225) (0.178:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U267)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.185:0.194:0.194) (0.179:0.183:0.183))
    (IOPATH B Y (0.196:0.206:0.206) (0.181:0.184:0.184))
    (IOPATH C Y (0.225:0.231:0.231) (0.199:0.201:0.201))
    (IOPATH D Y (0.220:0.225:0.225) (0.178:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U266)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.171:0.171:0.171) (0.109:0.109:0.109))
    (IOPATH A1 Y (0.184:0.184:0.184) (0.097:0.097:0.097))
    (IOPATH B0 Y (0.195:0.195:0.195) (0.129:0.129:0.129))
    (IOPATH B1 Y (0.198:0.198:0.198) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND4X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U265)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.231:0.234:0.234) (0.200:0.203:0.203))
    (IOPATH B Y (0.250:0.252:0.252) (0.222:0.228:0.228))
    (IOPATH C Y (0.236:0.237:0.237) (0.218:0.229:0.229))
    (IOPATH D Y (0.235:0.236:0.236) (0.235:0.242:0.242))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U264)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.335:0.337:0.337) (0.239:0.239:0.239))
    )
  )
)
(CELL
  (CELLTYPE "AND4X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U263)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.231:0.234:0.234) (0.195:0.203:0.203))
    (IOPATH B Y (0.250:0.252:0.252) (0.220:0.228:0.228))
    (IOPATH C Y (0.247:0.248:0.248) (0.237:0.245:0.245))
    (IOPATH D Y (0.235:0.236:0.236) (0.234:0.242:0.242))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U262)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.335:0.337:0.337) (0.239:0.239:0.239))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U261)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.188:0.195:0.195) (0.179:0.183:0.183))
    (IOPATH B Y (0.211:0.217:0.217) (0.208:0.211:0.211))
    (IOPATH C Y (0.225:0.229:0.229) (0.199:0.201:0.201))
    (IOPATH D Y (0.220:0.225:0.225) (0.178:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "AND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U260)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.367:0.370:0.370) (0.258:0.266:0.266))
    (IOPATH B Y (0.370:0.372:0.372) (0.271:0.280:0.280))
    (IOPATH C Y (0.371:0.372:0.372) (0.288:0.293:0.293))
    (IOPATH D Y (0.370:0.371:0.371) (0.295:0.306:0.306))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U259)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.361:0.362:0.362) (0.300:0.300:0.300))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U258)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.196:0.196:0.196) (0.122:0.122:0.122))
    (IOPATH A1 Y (0.207:0.207:0.207) (0.108:0.108:0.108))
    (IOPATH B0 Y (0.220:0.220:0.220) (0.141:0.141:0.141))
    (IOPATH B1 Y (0.222:0.222:0.222) (0.115:0.115:0.115))
    )
  )
)
(CELL
  (CELLTYPE "AND4X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U257)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.215:0.217:0.217) (0.174:0.180:0.180))
    (IOPATH B Y (0.218:0.220:0.220) (0.182:0.192:0.192))
    (IOPATH C Y (0.231:0.232:0.232) (0.215:0.223:0.223))
    (IOPATH D Y (0.218:0.219:0.219) (0.209:0.216:0.216))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U256)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.099:0.100:0.100) (0.109:0.109:0.109))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U255)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.130:0.130:0.130) (0.090:0.090:0.090))
    (IOPATH B Y (0.134:0.134:0.134) (0.083:0.083:0.083))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U254)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.322:0.325:0.325) (0.229:0.229:0.229))
    )
  )
)
(CELL
  (CELLTYPE "AND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U253)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.367:0.370:0.370) (0.258:0.266:0.266))
    (IOPATH B Y (0.370:0.372:0.372) (0.269:0.280:0.280))
    (IOPATH C Y (0.371:0.372:0.372) (0.288:0.294:0.294))
    (IOPATH D Y (0.370:0.371:0.371) (0.300:0.306:0.306))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U252)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.361:0.362:0.362) (0.299:0.300:0.300))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U251)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.185:0.195:0.195) (0.179:0.183:0.183))
    (IOPATH B Y (0.209:0.217:0.217) (0.208:0.211:0.211))
    (IOPATH C Y (0.212:0.219:0.219) (0.180:0.182:0.182))
    (IOPATH D Y (0.215:0.225:0.225) (0.178:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "AND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U250)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.367:0.370:0.370) (0.258:0.265:0.265))
    (IOPATH B Y (0.370:0.372:0.372) (0.269:0.280:0.280))
    (IOPATH C Y (0.371:0.372:0.372) (0.286:0.295:0.295))
    (IOPATH D Y (0.370:0.371:0.371) (0.300:0.306:0.306))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U249)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.361:0.362:0.362) (0.299:0.300:0.300))
    )
  )
)
(CELL
  (CELLTYPE "AND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U248)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.383:0.384:0.384) (0.271:0.277:0.277))
    (IOPATH B Y (0.370:0.372:0.372) (0.268:0.280:0.280))
    (IOPATH C Y (0.371:0.372:0.372) (0.284:0.293:0.293))
    (IOPATH D Y (0.370:0.371:0.371) (0.300:0.306:0.306))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U247)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.361:0.362:0.362) (0.300:0.300:0.300))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U246)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.188:0.195:0.195) (0.179:0.183:0.183))
    (IOPATH B Y (0.195:0.206:0.206) (0.181:0.184:0.184))
    (IOPATH C Y (0.225:0.229:0.229) (0.199:0.201:0.201))
    (IOPATH D Y (0.220:0.225:0.225) (0.178:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "AND4X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U245)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.200:0.200) (0.163:0.169:0.169))
    (IOPATH B Y (0.218:0.219:0.219) (0.188:0.195:0.195))
    (IOPATH C Y (0.214:0.216:0.216) (0.204:0.209:0.209))
    (IOPATH D Y (0.202:0.202:0.202) (0.198:0.205:0.205))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U244)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.187:0.188:0.188) (0.228:0.228:0.228))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U243)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.185:0.194:0.194) (0.179:0.183:0.183))
    (IOPATH B Y (0.195:0.206:0.206) (0.181:0.184:0.184))
    (IOPATH C Y (0.212:0.216:0.216) (0.180:0.182:0.182))
    (IOPATH D Y (0.220:0.225:0.225) (0.178:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U242)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.189:0.201:0.201) (0.179:0.183:0.183))
    (IOPATH B Y (0.209:0.217:0.217) (0.208:0.211:0.211))
    (IOPATH C Y (0.225:0.228:0.228) (0.199:0.201:0.201))
    (IOPATH D Y (0.215:0.225:0.225) (0.178:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U241)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.130:0.130:0.130) (0.090:0.090:0.090))
    (IOPATH B Y (0.126:0.126:0.126) (0.072:0.072:0.072))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U240)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.320:0.325:0.325) (0.228:0.229:0.229))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U239)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.150:0.162:0.162) (0.144:0.148:0.148))
    (IOPATH B Y (0.156:0.167:0.167) (0.146:0.149:0.149))
    (IOPATH C Y (0.186:0.193:0.193) (0.161:0.163:0.163))
    (IOPATH D Y (0.179:0.186:0.186) (0.143:0.144:0.144))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U238)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.198:0.215:0.215) (0.155:0.172:0.172))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U237)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.179:0.179:0.179) (0.125:0.125:0.125))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U236)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.127:0.128:0.128) (0.089:0.089:0.089))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U235)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.182:0.182:0.182) (0.127:0.127:0.127))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U234)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.169:0.169:0.169) (0.109:0.109:0.109))
    (IOPATH A1 Y (0.159:0.159:0.159) (0.077:0.077:0.077))
    (IOPATH B0 Y (0.189:0.189:0.189) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.192:0.192:0.192) (0.103:0.103:0.103))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U233)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.196:0.196:0.196) (0.122:0.122:0.122))
    (IOPATH A1 Y (0.228:0.228:0.228) (0.123:0.123:0.123))
    (IOPATH B0 Y (0.220:0.220:0.220) (0.141:0.141:0.141))
    (IOPATH B1 Y (0.227:0.227:0.227) (0.107:0.107:0.107))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U232)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.137:0.150:0.150) (0.147:0.150:0.150))
    (IOPATH B Y (0.143:0.153:0.153) (0.148:0.150:0.150))
    (IOPATH C Y (0.157:0.163:0.163) (0.147:0.148:0.148))
    (IOPATH D Y (0.166:0.172:0.172) (0.145:0.146:0.146))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U231)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.197:0.197:0.197) (0.123:0.123:0.123))
    (IOPATH A1 Y (0.228:0.228:0.228) (0.123:0.123:0.123))
    (IOPATH B0 Y (0.221:0.221:0.221) (0.142:0.142:0.142))
    (IOPATH B1 Y (0.227:0.227:0.227) (0.119:0.119:0.119))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U230)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.193:0.193:0.193) (0.233:0.233:0.233))
    (IOPATH A1 Y (0.168:0.168:0.168) (0.227:0.227:0.227))
    (IOPATH B0 Y (0.211:0.211:0.211) (0.264:0.264:0.264))
    (IOPATH B1 Y (0.191:0.191:0.191) (0.267:0.267:0.267))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U229)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.197:0.197:0.197) (0.235:0.235:0.235))
    (IOPATH A1 Y (0.194:0.194:0.194) (0.267:0.267:0.267))
    (IOPATH B0 Y (0.215:0.215:0.215) (0.267:0.267:0.267))
    (IOPATH B1 Y (0.193:0.193:0.193) (0.280:0.280:0.280))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U228)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.168:0.168:0.168) (0.108:0.108:0.108))
    (IOPATH A1 Y (0.163:0.163:0.163) (0.079:0.079:0.079))
    (IOPATH B0 Y (0.188:0.188:0.188) (0.130:0.130:0.130))
    (IOPATH B1 Y (0.181:0.181:0.181) (0.089:0.089:0.089))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U227)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.169:0.169:0.169) (0.109:0.109:0.109))
    (IOPATH A1 Y (0.192:0.192:0.192) (0.102:0.102:0.102))
    (IOPATH B0 Y (0.189:0.189:0.189) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.193:0.193:0.193) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U226)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.196:0.196:0.196) (0.122:0.122:0.122))
    (IOPATH A1 Y (0.222:0.222:0.222) (0.119:0.119:0.119))
    (IOPATH B0 Y (0.220:0.220:0.220) (0.141:0.141:0.141))
    (IOPATH B1 Y (0.227:0.227:0.227) (0.119:0.119:0.119))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U225)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.192:0.192:0.192) (0.120:0.120:0.120))
    (IOPATH A1 Y (0.203:0.203:0.203) (0.104:0.104:0.104))
    (IOPATH B0 Y (0.216:0.216:0.216) (0.139:0.139:0.139))
    (IOPATH B1 Y (0.234:0.234:0.234) (0.133:0.133:0.133))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U224)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.196:0.196:0.196) (0.122:0.122:0.122))
    (IOPATH A1 Y (0.240:0.240:0.240) (0.128:0.128:0.128))
    (IOPATH B0 Y (0.220:0.220:0.220) (0.141:0.141:0.141))
    (IOPATH B1 Y (0.227:0.227:0.227) (0.119:0.119:0.119))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U223)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.192:0.192:0.192) (0.120:0.120:0.120))
    (IOPATH A1 Y (0.209:0.209:0.209) (0.110:0.110:0.110))
    (IOPATH B0 Y (0.216:0.216:0.216) (0.139:0.139:0.139))
    (IOPATH B1 Y (0.234:0.234:0.234) (0.133:0.133:0.133))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U222)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.089:0.099:0.099) (0.091:0.094:0.094))
    (IOPATH B Y (0.088:0.107:0.107) (0.086:0.087:0.087))
    (IOPATH C Y (0.109:0.119:0.119) (0.096:0.097:0.097))
    (IOPATH D Y (0.114:0.127:0.127) (0.096:0.097:0.097))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U221)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.140:0.140:0.140) (0.089:0.089:0.089))
    (IOPATH A1 Y (0.159:0.159:0.159) (0.082:0.082:0.082))
    (IOPATH B0 Y (0.160:0.160:0.160) (0.114:0.114:0.114))
    (IOPATH B1 Y (0.160:0.160:0.160) (0.087:0.087:0.087))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U220)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.142:0.142:0.142) (0.091:0.091:0.091))
    (IOPATH A1 Y (0.154:0.154:0.154) (0.080:0.080:0.080))
    (IOPATH B0 Y (0.162:0.162:0.162) (0.115:0.115:0.115))
    (IOPATH B1 Y (0.176:0.176:0.176) (0.103:0.103:0.103))
    )
  )
)
(CELL
  (CELLTYPE "OR4X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U219)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.100:0.101:0.101) (0.160:0.161:0.161))
    (IOPATH B Y (0.109:0.110:0.110) (0.195:0.195:0.195))
    (IOPATH C Y (0.116:0.117:0.117) (0.216:0.216:0.216))
    (IOPATH D Y (0.119:0.120:0.120) (0.227:0.227:0.227))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U218)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.088:0.099:0.099) (0.091:0.093:0.093))
    (IOPATH B Y (0.096:0.109:0.109) (0.094:0.096:0.096))
    (IOPATH C Y (0.104:0.119:0.119) (0.095:0.097:0.097))
    (IOPATH D Y (0.131:0.139:0.139) (0.101:0.101:0.101))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U217)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.174:0.174:0.174) (0.143:0.143:0.143))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U216)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.188:0.188:0.188) (0.099:0.099:0.099))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.205:0.205:0.205) (0.111:0.111:0.111))
    )
  )
)
(CELL
  (CELLTYPE "XOR2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U215)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.120:0.125:0.125) (0.068:0.075:0.075)))
    (COND B == 1'b0 (IOPATH A Y (0.108:0.116:0.116) (0.117:0.122:0.122)))
    (IOPATH (posedge A) Y (0.120:0.129:0.129) (0.118:0.128:0.128))
    (IOPATH (negedge A) Y (0.120:0.125:0.125) (0.117:0.122:0.122))
    (COND A == 1'b1 (IOPATH B Y (0.129:0.129:0.129) (0.078:0.078:0.078)))
    (COND A == 1'b0 (IOPATH B Y (0.128:0.128:0.128) (0.118:0.118:0.118)))
    (IOPATH B Y (0.129:0.129:0.129) (0.118:0.118:0.118))
    )
  )
)
(CELL
  (CELLTYPE "XOR2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U214)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.122:0.125:0.125) (0.068:0.075:0.075)))
    (COND B == 1'b0 (IOPATH A Y (0.109:0.117:0.117) (0.119:0.123:0.123)))
    (IOPATH (posedge A) Y (0.121:0.130:0.130) (0.118:0.128:0.128))
    (IOPATH (negedge A) Y (0.122:0.125:0.125) (0.119:0.123:0.123))
    (COND A == 1'b1 (IOPATH B Y (0.129:0.129:0.129) (0.078:0.078:0.078)))
    (COND A == 1'b0 (IOPATH B Y (0.129:0.129:0.129) (0.118:0.118:0.118)))
    (IOPATH B Y (0.129:0.129:0.129) (0.118:0.118:0.118))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U213)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.120:0.120:0.120) (0.136:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "OR2X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U212)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.132:0.132:0.132) (0.143:0.143:0.143))
    (IOPATH B Y (0.156:0.158:0.158) (0.163:0.163:0.163))
    )
  )
)
(CELL
  (CELLTYPE "INVX6")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U211)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.055:0.055:0.055) (0.044:0.044:0.044))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U210)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.044:0.044:0.044) (0.032:0.032:0.032))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U209)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.190:0.195:0.195) (0.179:0.183:0.183))
    (IOPATH B Y (0.195:0.206:0.206) (0.181:0.184:0.184))
    (IOPATH C Y (0.212:0.216:0.216) (0.180:0.182:0.182))
    (IOPATH D Y (0.219:0.225:0.225) (0.178:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "AND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U208)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.367:0.370:0.370) (0.258:0.265:0.265))
    (IOPATH B Y (0.370:0.372:0.372) (0.269:0.280:0.280))
    (IOPATH C Y (0.371:0.372:0.372) (0.286:0.294:0.294))
    (IOPATH D Y (0.370:0.371:0.371) (0.300:0.306:0.306))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U207)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.361:0.362:0.362) (0.300:0.300:0.300))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U206)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.208:0.208) (0.213:0.216:0.216))
    (IOPATH B Y (0.195:0.206:0.206) (0.181:0.184:0.184))
    (IOPATH C Y (0.225:0.228:0.228) (0.199:0.201:0.201))
    (IOPATH D Y (0.219:0.225:0.225) (0.178:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U205)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.185:0.194:0.194) (0.179:0.183:0.183))
    (IOPATH B Y (0.195:0.206:0.206) (0.181:0.184:0.184))
    (IOPATH C Y (0.214:0.219:0.219) (0.180:0.182:0.182))
    (IOPATH D Y (0.215:0.225:0.225) (0.178:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U204)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.190:0.195:0.195) (0.179:0.183:0.183))
    (IOPATH B Y (0.209:0.217:0.217) (0.208:0.211:0.211))
    (IOPATH C Y (0.210:0.216:0.216) (0.180:0.182:0.182))
    (IOPATH D Y (0.215:0.225:0.225) (0.178:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U203)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.184:0.184:0.184) (0.215:0.216:0.216))
    (IOPATH B Y (0.192:0.192:0.192) (0.226:0.226:0.226))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U202)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.130:0.130:0.130) (0.090:0.090:0.090))
    (IOPATH B Y (0.134:0.134:0.134) (0.096:0.096:0.096))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U201)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.325:0.326:0.326) (0.229:0.229:0.229))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U200)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.259:0.259:0.259) (0.130:0.130:0.130))
    (IOPATH A1 Y (0.274:0.274:0.274) (0.106:0.106:0.106))
    (IOPATH B0 Y (0.290:0.290:0.290) (0.147:0.147:0.147))
    (IOPATH B1 Y (0.295:0.295:0.295) (0.125:0.125:0.125))
    )
  )
)
(CELL
  (CELLTYPE "AND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U199)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.367:0.370:0.370) (0.256:0.265:0.265))
    (IOPATH B Y (0.370:0.372:0.372) (0.271:0.280:0.280))
    (IOPATH C Y (0.371:0.372:0.372) (0.286:0.293:0.293))
    (IOPATH D Y (0.374:0.374:0.374) (0.308:0.316:0.316))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U198)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.361:0.362:0.362) (0.299:0.300:0.300))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U197)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.185:0.194:0.194) (0.179:0.183:0.183))
    (IOPATH B Y (0.195:0.206:0.206) (0.181:0.184:0.184))
    (IOPATH C Y (0.210:0.217:0.217) (0.180:0.182:0.182))
    (IOPATH D Y (0.215:0.225:0.225) (0.178:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U196)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.259:0.259:0.259) (0.130:0.130:0.130))
    (IOPATH A1 Y (0.276:0.276:0.276) (0.120:0.120:0.120))
    (IOPATH B0 Y (0.290:0.290:0.290) (0.147:0.147:0.147))
    (IOPATH B1 Y (0.294:0.294:0.294) (0.124:0.124:0.124))
    )
  )
)
(CELL
  (CELLTYPE "AND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U195)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.367:0.370:0.370) (0.258:0.265:0.265))
    (IOPATH B Y (0.383:0.385:0.385) (0.283:0.289:0.289))
    (IOPATH C Y (0.380:0.380:0.380) (0.300:0.308:0.308))
    (IOPATH D Y (0.374:0.374:0.374) (0.311:0.316:0.316))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U194)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.361:0.362:0.362) (0.300:0.300:0.300))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U193)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.259:0.259:0.259) (0.130:0.130:0.130))
    (IOPATH A1 Y (0.287:0.287:0.287) (0.128:0.128:0.128))
    (IOPATH B0 Y (0.290:0.290:0.290) (0.147:0.147:0.147))
    (IOPATH B1 Y (0.295:0.295:0.295) (0.125:0.125:0.125))
    )
  )
)
(CELL
  (CELLTYPE "AND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U192)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.367:0.370:0.370) (0.260:0.265:0.265))
    (IOPATH B Y (0.370:0.372:0.372) (0.269:0.280:0.280))
    (IOPATH C Y (0.380:0.380:0.380) (0.300:0.305:0.305))
    (IOPATH D Y (0.374:0.374:0.374) (0.313:0.316:0.316))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U191)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.361:0.363:0.363) (0.300:0.300:0.300))
    )
  )
)
(CELL
  (CELLTYPE "AND4X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U190)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.231:0.234:0.234) (0.200:0.209:0.209))
    (IOPATH B Y (0.235:0.237:0.237) (0.206:0.217:0.217))
    (IOPATH C Y (0.236:0.237:0.237) (0.218:0.232:0.232))
    (IOPATH D Y (0.235:0.236:0.236) (0.234:0.242:0.242))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U189)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.335:0.336:0.336) (0.239:0.239:0.239))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U188)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.325:0.326:0.326) (0.229:0.229:0.229))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U187)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.188:0.195:0.195) (0.179:0.183:0.183))
    (IOPATH B Y (0.195:0.206:0.206) (0.181:0.184:0.184))
    (IOPATH C Y (0.212:0.216:0.216) (0.180:0.182:0.182))
    (IOPATH D Y (0.219:0.225:0.225) (0.178:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U186)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.185:0.194:0.194) (0.179:0.183:0.183))
    (IOPATH B Y (0.195:0.206:0.206) (0.181:0.184:0.184))
    (IOPATH C Y (0.214:0.219:0.219) (0.180:0.182:0.182))
    (IOPATH D Y (0.215:0.225:0.225) (0.178:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "AND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U185)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.367:0.370:0.370) (0.260:0.265:0.265))
    (IOPATH B Y (0.370:0.372:0.372) (0.268:0.280:0.280))
    (IOPATH C Y (0.371:0.372:0.372) (0.288:0.293:0.293))
    (IOPATH D Y (0.370:0.371:0.371) (0.300:0.306:0.306))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U184)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.361:0.362:0.362) (0.300:0.300:0.300))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U183)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.203:0.215:0.215) (0.213:0.216:0.216))
    (IOPATH B Y (0.195:0.206:0.206) (0.181:0.184:0.184))
    (IOPATH C Y (0.225:0.229:0.229) (0.199:0.201:0.201))
    (IOPATH D Y (0.214:0.225:0.225) (0.178:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "AND4X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U182)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.231:0.234:0.234) (0.192:0.202:0.202))
    (IOPATH B Y (0.250:0.252:0.252) (0.220:0.228:0.228))
    (IOPATH C Y (0.247:0.248:0.248) (0.237:0.242:0.242))
    (IOPATH D Y (0.235:0.236:0.236) (0.230:0.242:0.242))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U181)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.335:0.336:0.336) (0.238:0.239:0.239))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U180)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.130:0.130:0.130) (0.090:0.090:0.090))
    (IOPATH B Y (0.126:0.126:0.126) (0.072:0.072:0.072))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U179)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.320:0.325:0.325) (0.228:0.229:0.229))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U178)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.130:0.130:0.130) (0.090:0.090:0.090))
    (IOPATH B Y (0.134:0.134:0.134) (0.096:0.096:0.096))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U177)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.326:0.327:0.327) (0.229:0.229:0.229))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U176)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.272:0.272:0.272) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.287:0.287:0.287) (0.110:0.110:0.110))
    (IOPATH B0 Y (0.303:0.303:0.303) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.312:0.312:0.312) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "AND4X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U175)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.231:0.234:0.234) (0.195:0.203:0.203))
    (IOPATH B Y (0.250:0.252:0.252) (0.220:0.228:0.228))
    (IOPATH C Y (0.236:0.237:0.237) (0.223:0.229:0.229))
    (IOPATH D Y (0.242:0.243:0.243) (0.244:0.253:0.253))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U174)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.335:0.336:0.336) (0.238:0.239:0.239))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U173)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.159:0.167:0.167) (0.172:0.175:0.175))
    (IOPATH B Y (0.157:0.167:0.167) (0.146:0.149:0.149))
    (IOPATH C Y (0.173:0.180:0.180) (0.145:0.147:0.147))
    (IOPATH D Y (0.182:0.186:0.186) (0.143:0.144:0.144))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U172)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.188:0.195:0.195) (0.179:0.183:0.183))
    (IOPATH B Y (0.195:0.206:0.206) (0.181:0.184:0.184))
    (IOPATH C Y (0.212:0.219:0.219) (0.180:0.182:0.182))
    (IOPATH D Y (0.219:0.225:0.225) (0.178:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "AND4X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U171)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.248:0.250:0.250) (0.206:0.213:0.213))
    (IOPATH B Y (0.250:0.252:0.252) (0.220:0.228:0.228))
    (IOPATH C Y (0.247:0.248:0.248) (0.237:0.245:0.245))
    (IOPATH D Y (0.235:0.236:0.236) (0.235:0.242:0.242))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U170)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.335:0.336:0.336) (0.238:0.239:0.239))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U169)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.150:0.162:0.162) (0.144:0.148:0.148))
    (IOPATH B Y (0.156:0.167:0.167) (0.146:0.149:0.149))
    (IOPATH C Y (0.171:0.177:0.177) (0.145:0.147:0.147))
    (IOPATH D Y (0.175:0.186:0.186) (0.143:0.144:0.144))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U168)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.151:0.156:0.156) (0.144:0.148:0.148))
    (IOPATH B Y (0.171:0.179:0.179) (0.169:0.171:0.171))
    (IOPATH C Y (0.186:0.193:0.193) (0.161:0.163:0.163))
    (IOPATH D Y (0.180:0.186:0.186) (0.143:0.144:0.144))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U167)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.111:0.111:0.111))
    (IOPATH A1 Y (0.183:0.183:0.183) (0.094:0.094:0.094))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.219:0.219:0.219) (0.108:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U166)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.146:0.155:0.155) (0.144:0.147:0.147))
    (IOPATH B Y (0.156:0.167:0.167) (0.146:0.149:0.149))
    (IOPATH C Y (0.172:0.177:0.177) (0.145:0.147:0.147))
    (IOPATH D Y (0.180:0.186:0.186) (0.143:0.144:0.144))
    )
  )
)
(CELL
  (CELLTYPE "INVX6")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U165)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.078:0.079:0.079) (0.058:0.058:0.058))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U164)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.133:0.133:0.133) (0.146:0.146:0.146))
    (IOPATH B Y (0.122:0.122:0.122) (0.147:0.147:0.147))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U162)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.194:0.194:0.194) (0.121:0.121:0.121))
    (IOPATH A1 Y (0.193:0.193:0.193) (0.092:0.092:0.092))
    (IOPATH B0 Y (0.218:0.218:0.218) (0.140:0.140:0.140))
    (IOPATH B1 Y (0.210:0.210:0.210) (0.097:0.097:0.097))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U161)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.168:0.168:0.168) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U160)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.074:0.074:0.074) (0.060:0.060:0.060))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U159)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.252:0.252:0.252) (0.172:0.172:0.172))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U158)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.221:0.221:0.221) (0.155:0.155:0.155))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U157)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.099:0.099:0.099) (0.097:0.097:0.097))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U156)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.102:0.102:0.102) (0.099:0.099:0.099))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U155)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.077:0.077:0.077) (0.061:0.061:0.061))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U154)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.171:0.171:0.171) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.177:0.177:0.177) (0.093:0.093:0.093))
    (IOPATH B0 Y (0.191:0.191:0.191) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.191:0.191:0.191) (0.101:0.101:0.101))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U153)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.084:0.099:0.099) (0.091:0.094:0.094))
    (IOPATH B Y (0.095:0.109:0.109) (0.095:0.096:0.096))
    (IOPATH C Y (0.123:0.130:0.130) (0.104:0.105:0.105))
    (IOPATH D Y (0.118:0.127:0.127) (0.096:0.097:0.097))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U152)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.171:0.171:0.171) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.177:0.177:0.177) (0.093:0.093:0.093))
    (IOPATH B0 Y (0.191:0.191:0.191) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.195:0.195:0.195) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U151)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.095:0.095) (0.087:0.089:0.089))
    (IOPATH B Y (0.092:0.105:0.105) (0.090:0.092:0.092))
    (IOPATH C Y (0.110:0.115:0.115) (0.091:0.093:0.093))
    (IOPATH D Y (0.113:0.123:0.123) (0.092:0.093:0.093))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U150)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.171:0.171:0.171) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.179:0.179:0.179) (0.094:0.094:0.094))
    (IOPATH B0 Y (0.191:0.191:0.191) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.190:0.190:0.190) (0.100:0.100:0.100))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U149)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.050:0.050:0.050) (0.044:0.044:0.044))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U148)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.116:0.116:0.116) (0.120:0.120:0.120))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U147)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.116:0.116:0.116) (0.120:0.120:0.120))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U146)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.060:0.060:0.060) (0.077:0.077:0.077))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U145)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.060:0.060:0.060) (0.077:0.077:0.077))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U144)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.056:0.056:0.056) (0.037:0.037:0.037))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U143)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.060:0.060:0.060) (0.077:0.077:0.077))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U142)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.059:0.059:0.059) (0.075:0.075:0.075))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U141)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.056:0.056:0.056) (0.037:0.037:0.037))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U140)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.134:0.134:0.134) (0.089:0.089:0.089))
    (IOPATH A1 Y (0.129:0.129:0.129) (0.071:0.071:0.071))
    (IOPATH B0 Y (0.146:0.146:0.146) (0.118:0.118:0.118))
    (IOPATH B1 Y (0.138:0.138:0.138) (0.082:0.082:0.082))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U139)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.171:0.171:0.171) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.160:0.160:0.160) (0.075:0.075:0.075))
    (IOPATH B0 Y (0.191:0.191:0.191) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.191:0.191:0.191) (0.101:0.101:0.101))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U138)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.118:0.118:0.118) (0.114:0.114:0.114))
    )
  )
)
(CELL
  (CELLTYPE "INVX8")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U137)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.062:0.062:0.062) (0.042:0.043:0.043))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U136)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.034:0.034:0.034) (0.028:0.028:0.028))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U135)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.195:0.195:0.195) (0.164:0.164:0.164))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U134)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.079:0.080:0.080) (0.072:0.072:0.072))
    (IOPATH B Y (0.098:0.103:0.103) (0.094:0.100:0.100))
    (IOPATH C Y (0.107:0.113:0.113) (0.098:0.102:0.102))
    (IOPATH D Y (0.113:0.120:0.120) (0.100:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X6")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U133)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.069:0.071:0.071) (0.063:0.063:0.063))
    (IOPATH B Y (0.099:0.105:0.105) (0.097:0.100:0.100))
    (IOPATH C Y (0.109:0.115:0.115) (0.098:0.100:0.100))
    (IOPATH D Y (0.117:0.122:0.122) (0.098:0.100:0.100))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U132)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.171:0.171:0.171) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.177:0.177:0.177) (0.080:0.080:0.080))
    (IOPATH B0 Y (0.191:0.191:0.191) (0.132:0.132:0.132))
    (IOPATH B1 Y (0.191:0.191:0.191) (0.101:0.101:0.101))
    )
  )
)
(CELL
  (CELLTYPE "AND4X8")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U131)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.111:0.119:0.119) (0.104:0.111:0.111))
    (IOPATH B Y (0.118:0.124:0.124) (0.120:0.125:0.125))
    (IOPATH C Y (0.124:0.128:0.128) (0.152:0.156:0.156))
    (IOPATH D Y (0.126:0.130:0.130) (0.141:0.146:0.146))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U130)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.050:0.050:0.050) (0.036:0.036:0.036))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U129)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.270:0.270:0.270) (0.169:0.169:0.169))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U128)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.257:0.257:0.257) (0.129:0.129:0.129))
    (IOPATH A1 Y (0.278:0.278:0.278) (0.122:0.122:0.122))
    (IOPATH B0 Y (0.288:0.288:0.288) (0.146:0.146:0.146))
    (IOPATH B1 Y (0.311:0.311:0.311) (0.144:0.144:0.144))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U127)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.276:0.276:0.276) (0.103:0.103:0.103))
    (IOPATH B0 Y (0.314:0.314:0.314) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.323:0.323:0.323) (0.141:0.141:0.141))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U126)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.270:0.270:0.270) (0.134:0.134:0.134))
    (IOPATH A1 Y (0.295:0.295:0.295) (0.115:0.115:0.115))
    (IOPATH B0 Y (0.301:0.301:0.301) (0.151:0.151:0.151))
    (IOPATH B1 Y (0.311:0.311:0.311) (0.136:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U125)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.314:0.314:0.314) (0.151:0.151:0.151))
    (IOPATH A1 Y (0.308:0.308:0.308) (0.115:0.115:0.115))
    (IOPATH B0 Y (0.346:0.346:0.346) (0.168:0.168:0.168))
    (IOPATH B1 Y (0.347:0.347:0.347) (0.134:0.134:0.134))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U124)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.307:0.307:0.307) (0.119:0.119:0.119))
    (IOPATH B0 Y (0.314:0.314:0.314) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.336:0.336:0.336) (0.154:0.154:0.154))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U123)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.340:0.340:0.340) (0.160:0.160:0.160))
    (IOPATH A1 Y (0.364:0.364:0.364) (0.141:0.141:0.141))
    (IOPATH B0 Y (0.371:0.371:0.371) (0.177:0.177:0.177))
    (IOPATH B1 Y (0.380:0.380:0.380) (0.163:0.163:0.163))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U122)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.340:0.340:0.340) (0.160:0.160:0.160))
    (IOPATH A1 Y (0.364:0.364:0.364) (0.141:0.141:0.141))
    (IOPATH B0 Y (0.371:0.371:0.371) (0.177:0.177:0.177))
    (IOPATH B1 Y (0.369:0.369:0.369) (0.149:0.149:0.149))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U121)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.340:0.340:0.340) (0.160:0.160:0.160))
    (IOPATH A1 Y (0.355:0.355:0.355) (0.148:0.148:0.148))
    (IOPATH B0 Y (0.371:0.371:0.371) (0.177:0.177:0.177))
    (IOPATH B1 Y (0.380:0.380:0.380) (0.162:0.162:0.162))
    )
  )
)
(CELL
  (CELLTYPE "OR2X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U120)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.166:0.166:0.166) (0.164:0.164:0.164))
    (IOPATH B Y (0.190:0.192:0.192) (0.184:0.184:0.184))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U119)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.240:0.240:0.240) (0.170:0.171:0.171))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U118)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.173:0.173:0.173) (0.139:0.139:0.139))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U117)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.095:0.095:0.095) (0.099:0.100:0.100))
    )
  )
)
(CELL
  (CELLTYPE "INVX8")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U116)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.150:0.150:0.150) (0.122:0.122:0.122))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U115)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.167:0.167:0.167) (0.108:0.108:0.108))
    (IOPATH A1 Y (0.179:0.179:0.179) (0.094:0.094:0.094))
    (IOPATH B0 Y (0.187:0.187:0.187) (0.129:0.129:0.129))
    (IOPATH B1 Y (0.172:0.172:0.172) (0.081:0.081:0.081))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX8")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U114)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.051:0.051:0.051) (0.065:0.065:0.065))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX12")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U113)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.050:0.050:0.050) (0.065:0.065:0.065))
    )
  )
)
(CELL
  (CELLTYPE "XNOR2X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U112)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.128:0.136:0.136) (0.129:0.133:0.133)))
    (COND B == 1'b0 (IOPATH A Y (0.141:0.144:0.144) (0.081:0.088:0.088)))
    (IOPATH (posedge A) Y (0.140:0.149:0.149) (0.128:0.139:0.139))
    (IOPATH (negedge A) Y (0.141:0.144:0.144) (0.129:0.133:0.133))
    (COND A == 1'b1 (IOPATH B Y (0.155:0.155:0.155) (0.127:0.127:0.127)))
    (COND A == 1'b0 (IOPATH B Y (0.148:0.148:0.148) (0.093:0.093:0.093)))
    (IOPATH B Y (0.155:0.155:0.155) (0.127:0.127:0.127))
    )
  )
)
(CELL
  (CELLTYPE "BUFX4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U111)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.094:0.094:0.094) (0.098:0.098:0.098))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U110)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.141:0.141:0.141) (0.157:0.157:0.157))
    (IOPATH A1 Y (0.131:0.131:0.131) (0.171:0.171:0.171))
    (IOPATH B0 Y (0.164:0.164:0.164) (0.177:0.177:0.177))
    (IOPATH B1 Y (0.143:0.143:0.143) (0.182:0.182:0.182))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U109)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.121:0.121:0.121) (0.110:0.110:0.110))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U108)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.141:0.141:0.141) (0.090:0.090:0.090))
    (IOPATH A1 Y (0.135:0.135:0.135) (0.067:0.067:0.067))
    (IOPATH B0 Y (0.160:0.160:0.160) (0.114:0.114:0.114))
    (IOPATH B1 Y (0.159:0.159:0.159) (0.084:0.084:0.084))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U107)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.060:0.060:0.060) (0.063:0.063:0.063))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U106)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.036:0.036:0.036) (0.044:0.044:0.044))
    )
  )
)
(CELL
  (CELLTYPE "INVX6")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U105)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.183:0.183:0.183) (0.116:0.116:0.116))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX12")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U104)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.161:0.161:0.161) (0.164:0.164:0.164))
    )
  )
)
(CELL
  (CELLTYPE "CLKAND2X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U103)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.203:0.203:0.203) (0.186:0.187:0.187))
    (IOPATH B Y (0.174:0.174:0.174) (0.189:0.189:0.189))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U102)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.097:0.097:0.097) (0.082:0.082:0.082))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U101)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.098:0.098:0.098) (0.083:0.083:0.083))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U100)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.096:0.096:0.096) (0.081:0.081:0.081))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U99)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.096:0.096:0.096) (0.081:0.081:0.081))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX12")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U98)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.087:0.087:0.087) (0.108:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U97)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.132:0.132:0.132) (0.105:0.105:0.105))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U96)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.111:0.111:0.111) (0.090:0.090:0.090))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U95)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.097:0.097:0.097) (0.081:0.081:0.081))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U94)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.141:0.141:0.141) (0.098:0.098:0.098))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U93)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.130:0.130:0.130) (0.090:0.090:0.090))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U92)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.090:0.090:0.090) (0.065:0.065:0.065))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U91)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.117:0.117:0.117) (0.109:0.109:0.109))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX8")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U90)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.097:0.097:0.097) (0.093:0.093:0.093))
    )
  )
)
(CELL
  (CELLTYPE "INVX8")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U89)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.127:0.127:0.127) (0.080:0.080:0.080))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U88)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.082:0.082:0.082) (0.057:0.057:0.057))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U87)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.062:0.062:0.062) (0.042:0.042:0.042))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U86)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.169:0.169:0.169) (0.109:0.109:0.109))
    (IOPATH A1 Y (0.192:0.192:0.192) (0.102:0.102:0.102))
    (IOPATH B0 Y (0.189:0.189:0.189) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.212:0.212:0.212) (0.124:0.124:0.124))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U85)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.314:0.314:0.314) (0.140:0.140:0.140))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.322:0.322:0.322) (0.137:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U84)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.314:0.314:0.314) (0.140:0.140:0.140))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.321:0.321:0.321) (0.126:0.126:0.126))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U83)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.314:0.314:0.314) (0.140:0.140:0.140))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.322:0.322:0.322) (0.137:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U82)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.314:0.314:0.314) (0.140:0.140:0.140))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.342:0.342:0.342) (0.159:0.159:0.159))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U81)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.272:0.272:0.272) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.305:0.305:0.305) (0.136:0.136:0.136))
    (IOPATH B0 Y (0.303:0.303:0.303) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.332:0.332:0.332) (0.155:0.155:0.155))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U80)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.382:0.382:0.382) (0.177:0.177:0.177))
    (IOPATH A1 Y (0.414:0.414:0.414) (0.182:0.182:0.182))
    (IOPATH B0 Y (0.414:0.414:0.414) (0.193:0.193:0.193))
    (IOPATH B1 Y (0.422:0.422:0.422) (0.175:0.175:0.175))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U79)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.314:0.314:0.314) (0.140:0.140:0.140))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.322:0.322:0.322) (0.138:0.138:0.138))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U78)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.115:0.115:0.115) (0.121:0.121:0.121))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U77)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.169:0.169:0.169) (0.109:0.109:0.109))
    (IOPATH A1 Y (0.180:0.180:0.180) (0.097:0.097:0.097))
    (IOPATH B0 Y (0.189:0.189:0.189) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.192:0.192:0.192) (0.103:0.103:0.103))
    )
  )
)
(CELL
  (CELLTYPE "XOR2X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U76)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.080:0.085:0.085) (0.050:0.056:0.056)))
    (COND B == 1'b0 (IOPATH A Y (0.084:0.093:0.093) (0.092:0.097:0.097)))
    (IOPATH (posedge A) Y (0.084:0.093:0.093) (0.093:0.103:0.103))
    (IOPATH (negedge A) Y (0.084:0.088:0.088) (0.092:0.097:0.097))
    (COND A == 1'b1 (IOPATH B Y (0.096:0.096:0.096) (0.060:0.060:0.060)))
    (COND A == 1'b0 (IOPATH B Y (0.097:0.097:0.097) (0.099:0.099:0.099)))
    (IOPATH B Y (0.097:0.097:0.097) (0.099:0.099:0.099))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U75)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.089:0.099:0.099) (0.091:0.094:0.094))
    (IOPATH B Y (0.097:0.109:0.109) (0.095:0.096:0.096))
    (IOPATH C Y (0.117:0.119:0.119) (0.096:0.097:0.097))
    (IOPATH D Y (0.131:0.140:0.140) (0.101:0.101:0.101))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U74)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.103:0.103) (0.101:0.101:0.101))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U73)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.135:0.135:0.135) (0.090:0.090:0.090))
    (IOPATH A1 Y (0.124:0.124:0.124) (0.059:0.059:0.059))
    (IOPATH B0 Y (0.148:0.148:0.148) (0.119:0.119:0.119))
    (IOPATH B1 Y (0.155:0.155:0.155) (0.084:0.084:0.084))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X6")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U72)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.152:0.152:0.152) (0.075:0.076:0.076))
    (IOPATH B Y (0.161:0.161:0.161) (0.076:0.076:0.076))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U71)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.108:0.108:0.108) (0.076:0.076:0.076))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U70)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.113:0.113:0.113) (0.079:0.079:0.079))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U69)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.113:0.113:0.113) (0.079:0.079:0.079))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U68)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.131:0.131:0.131) (0.090:0.090:0.090))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U67)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.113:0.113:0.113) (0.079:0.079:0.079))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U66)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.111:0.111:0.111) (0.078:0.078:0.078))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U65)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.078:0.080:0.080) (0.083:0.083:0.083))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U64)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.076:0.077:0.077) (0.080:0.080:0.080))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U63)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.169:0.169:0.169) (0.109:0.109:0.109))
    (IOPATH A1 Y (0.189:0.189:0.189) (0.101:0.101:0.101))
    (IOPATH B0 Y (0.189:0.189:0.189) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.212:0.212:0.212) (0.124:0.124:0.124))
    )
  )
)
(CELL
  (CELLTYPE "INVX6")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U62)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.221:0.221:0.221) (0.150:0.150:0.150))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U61)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.091:0.091:0.091) (0.076:0.077:0.077))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U60)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.168:0.168:0.168) (0.172:0.172:0.172))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U59)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.107:0.107:0.107) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U58)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.049:0.049:0.049) (0.033:0.033:0.033))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX12")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U57)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.063:0.063:0.063) (0.083:0.083:0.083))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U56)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.134:0.134:0.134) (0.089:0.089:0.089))
    (IOPATH A1 Y (0.115:0.115:0.115) (0.060:0.060:0.060))
    (IOPATH B0 Y (0.146:0.146:0.146) (0.118:0.118:0.118))
    (IOPATH B1 Y (0.136:0.136:0.136) (0.078:0.078:0.078))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U55)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.196:0.196:0.196) (0.235:0.235:0.235))
    (IOPATH A1 Y (0.192:0.192:0.192) (0.265:0.265:0.265))
    (IOPATH B0 Y (0.214:0.214:0.214) (0.266:0.266:0.266))
    (IOPATH B1 Y (0.199:0.199:0.199) (0.275:0.275:0.275))
    )
  )
)
(CELL
  (CELLTYPE "OAI31X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U54)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.237:0.237:0.237) (0.140:0.140:0.140))
    (IOPATH A1 Y (0.261:0.261:0.261) (0.152:0.152:0.152))
    (IOPATH A2 Y (0.275:0.275:0.275) (0.157:0.157:0.157))
    (IOPATH B0 Y (0.213:0.213:0.213) (0.197:0.197:0.197))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U53)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.168:0.168:0.168) (0.108:0.108:0.108))
    (IOPATH A1 Y (0.194:0.194:0.194) (0.103:0.103:0.103))
    (IOPATH B0 Y (0.188:0.188:0.188) (0.130:0.130:0.130))
    (IOPATH B1 Y (0.211:0.211:0.211) (0.124:0.124:0.124))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U52)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.258:0.258:0.258) (0.129:0.129:0.129))
    (IOPATH A1 Y (0.294:0.294:0.294) (0.132:0.132:0.132))
    (IOPATH B0 Y (0.289:0.289:0.289) (0.147:0.147:0.147))
    (IOPATH B1 Y (0.298:0.298:0.298) (0.117:0.117:0.117))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U51)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.211:0.211:0.211) (0.266:0.266:0.266))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.213:0.213:0.213) (0.271:0.271:0.271))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U50)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.317:0.317:0.317) (0.142:0.142:0.142))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.322:0.322:0.322) (0.126:0.126:0.126))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U49)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.317:0.317:0.317) (0.142:0.142:0.142))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.342:0.342:0.342) (0.159:0.159:0.159))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U48)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.323:0.323:0.323) (0.154:0.154:0.154))
    (IOPATH A1 Y (0.358:0.358:0.358) (0.160:0.160:0.160))
    (IOPATH B0 Y (0.354:0.354:0.354) (0.171:0.171:0.171))
    (IOPATH B1 Y (0.362:0.362:0.362) (0.141:0.141:0.141))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U47)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.312:0.312:0.312) (0.150:0.150:0.150))
    (IOPATH A1 Y (0.348:0.348:0.348) (0.155:0.155:0.155))
    (IOPATH B0 Y (0.344:0.344:0.344) (0.167:0.167:0.167))
    (IOPATH B1 Y (0.352:0.352:0.352) (0.137:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U46)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.312:0.312:0.312) (0.150:0.150:0.150))
    (IOPATH A1 Y (0.348:0.348:0.348) (0.155:0.155:0.155))
    (IOPATH B0 Y (0.344:0.344:0.344) (0.167:0.167:0.167))
    (IOPATH B1 Y (0.373:0.373:0.373) (0.172:0.172:0.172))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U45)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.317:0.317:0.317) (0.142:0.142:0.142))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.322:0.322:0.322) (0.126:0.126:0.126))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U44)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.317:0.317:0.317) (0.142:0.142:0.142))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.342:0.342:0.342) (0.159:0.159:0.159))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U43)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.317:0.317:0.317) (0.142:0.142:0.142))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.321:0.321:0.321) (0.126:0.126:0.126))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U42)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.317:0.317:0.317) (0.142:0.142:0.142))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.321:0.321:0.321) (0.126:0.126:0.126))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U41)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.236:0.236:0.236) (0.261:0.261:0.261))
    (IOPATH A1 Y (0.234:0.234:0.234) (0.300:0.300:0.300))
    (IOPATH B0 Y (0.254:0.254:0.254) (0.292:0.292:0.292))
    (IOPATH B1 Y (0.232:0.232:0.232) (0.305:0.305:0.305))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U40)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.272:0.272:0.272) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.308:0.308:0.308) (0.138:0.138:0.138))
    (IOPATH B0 Y (0.303:0.303:0.303) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.312:0.312:0.312) (0.122:0.122:0.122))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U39)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.382:0.382:0.382) (0.177:0.177:0.177))
    (IOPATH A1 Y (0.418:0.418:0.418) (0.185:0.185:0.185))
    (IOPATH B0 Y (0.414:0.414:0.414) (0.193:0.193:0.193))
    (IOPATH B1 Y (0.443:0.443:0.443) (0.200:0.200:0.200))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U38)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.282:0.282:0.282) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.317:0.317:0.317) (0.142:0.142:0.142))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.156:0.156:0.156))
    (IOPATH B1 Y (0.342:0.342:0.342) (0.159:0.159:0.159))
    )
  )
)
(CELL
  (CELLTYPE "INVX2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U37)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.104:0.104:0.104) (0.068:0.068:0.068))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U36)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.105:0.105:0.105) (0.101:0.101:0.101))
    )
  )
)
(CELL
  (CELLTYPE "BUFX3")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U35)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.100:0.100:0.100) (0.105:0.105:0.105))
    )
  )
)
(CELL
  (CELLTYPE "BUFX6")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U34)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.098:0.098:0.098))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U33)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.124:0.124:0.124) (0.128:0.128:0.128))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX12")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U32)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.059:0.059:0.059) (0.060:0.060:0.060))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX12")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U31)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.055:0.055:0.055))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U30)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.107:0.107:0.107) (0.069:0.069:0.069))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX12")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U29)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.031:0.031:0.031) (0.036:0.036:0.036))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U28)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.080:0.080:0.080) (0.069:0.069:0.069))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U27)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.093:0.094:0.094) (0.071:0.071:0.071))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U26)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.300:0.300:0.300) (0.376:0.376:0.376))
    )
  )
)
(CELL
  (CELLTYPE "INVX6")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U25)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.159:0.159:0.159) (0.107:0.107:0.107))
    )
  )
)
(CELL
  (CELLTYPE "OAI31X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U24)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.296:0.296:0.296) (0.186:0.187:0.187))
    (IOPATH A1 Y (0.313:0.313:0.313) (0.185:0.185:0.185))
    (IOPATH A2 Y (0.372:0.372:0.372) (0.232:0.232:0.232))
    (IOPATH B0 Y (0.261:0.261:0.261) (0.231:0.231:0.231))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX8")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U23)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.040:0.040:0.040) (0.048:0.048:0.048))
    )
  )
)
(CELL
  (CELLTYPE "OAI31X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U22)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.265:0.265:0.265) (0.161:0.161:0.161))
    (IOPATH A1 Y (0.290:0.290:0.290) (0.173:0.173:0.173))
    (IOPATH A2 Y (0.298:0.298:0.298) (0.177:0.177:0.177))
    (IOPATH B0 Y (0.242:0.242:0.242) (0.219:0.219:0.219))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U21)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.054:0.054:0.054) (0.045:0.045:0.045))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX12")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U20)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.129:0.129:0.129) (0.156:0.156:0.156))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX12")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U19)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.131:0.131:0.131) (0.159:0.159:0.159))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX12")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U18)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.131:0.131:0.131) (0.159:0.159:0.159))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U17)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.262:0.262:0.262) (0.202:0.203:0.203))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U16)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.079:0.079:0.079) (0.054:0.054:0.054))
    )
  )
)
(CELL
  (CELLTYPE "BUFX6")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U15)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.085:0.085) (0.093:0.093:0.093))
    )
  )
)
(CELL
  (CELLTYPE "INVX2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U14)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.097:0.097:0.097) (0.067:0.068:0.068))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U13)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.135:0.150:0.150) (0.157:0.160:0.160))
    (IOPATH B Y (0.128:0.138:0.138) (0.132:0.134:0.134))
    (IOPATH C Y (0.143:0.147:0.147) (0.131:0.132:0.132))
    (IOPATH D Y (0.150:0.156:0.156) (0.129:0.129:0.129))
    )
  )
)
(CELL
  (CELLTYPE "BUFX4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U12)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.096:0.096:0.096) (0.099:0.099:0.099))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX6")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U11)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.311:0.311:0.311) (0.333:0.333:0.333))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX6")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U10)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.311:0.311:0.311) (0.333:0.333:0.333))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX6")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U9)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.321:0.321:0.321) (0.344:0.344:0.344))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U8)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.134:0.134:0.134) (0.119:0.119:0.119))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U7)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.134:0.134:0.134) (0.119:0.119:0.119))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U6)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.134:0.134:0.134) (0.119:0.119:0.119))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U5)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.134:0.134:0.134) (0.119:0.119:0.119))
    )
  )
)
(CELL
  (CELLTYPE "BUFX4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U4)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.108:0.113:0.113) (0.123:0.129:0.129))
    )
  )
)
(CELL
  (CELLTYPE "BUFX6")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U3)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.092:0.099:0.099) (0.094:0.110:0.110))
    )
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[143\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[134\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.388:0.388:0.388) (0.258:0.258:0.258))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[139\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[144\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[150\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.359:0.359:0.359) (0.242:0.242:0.242))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[134\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[86\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[134\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.353:0.353:0.353) (0.239:0.239:0.239))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[139\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[144\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[150\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.358:0.358:0.358) (0.241:0.241:0.241))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[143\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.196:0.196:0.196))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.119:-0.119:-0.119))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[134\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[2\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.196:0.196:0.196))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.119:-0.119:-0.119))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[16\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[42\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[76\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.120:0.120))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[117\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[129\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[131\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[132\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.435:0.435:0.435) (0.283:0.283:0.283))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[134\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.196:0.196:0.196))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.119:-0.119:-0.119))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[139\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.196:0.196:0.196))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.119:-0.119:-0.119))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[141\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.196:0.196:0.196))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.119:-0.119:-0.119))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[144\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[145\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[146\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[150\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.196:0.196:0.196))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.119:-0.119:-0.119))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[2\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[16\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[42\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[51\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[76\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.120:0.120))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[96\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[106\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[111\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[117\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[128\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[129\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[131\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[132\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[135\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[140\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[143\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[145\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[146\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[149\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[152\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[128\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[129\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[131\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[132\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[134\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.435:0.435:0.435) (0.283:0.283:0.283))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.171:0.171:0.171))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[139\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.435:0.435:0.435) (0.283:0.283:0.283))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.171:0.171:0.171))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[145\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.435:0.435:0.435) (0.283:0.283:0.283))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.171:0.171:0.171))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[146\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[128\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[129\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[131\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[132\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[139\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[141\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.261:0.261:0.261))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.162:-0.162:-0.162))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[143\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.275:0.275:0.275))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.171:-0.171:-0.171))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[146\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[2\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[16\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.187:0.187:0.187))
    (HOLD (posedge E) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge E) (posedge CK) (-0.113:-0.113:-0.113))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[42\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[76\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.120:0.120))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[117\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[129\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.187:0.187:0.187))
    (HOLD (posedge E) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge E) (posedge CK) (-0.113:-0.113:-0.113))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[131\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.187:0.187:0.187))
    (HOLD (posedge E) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge E) (posedge CK) (-0.113:-0.113:-0.113))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[132\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.428:0.428:0.428) (0.279:0.279:0.279))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[134\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[139\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[141\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[144\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.187:0.187:0.187))
    (HOLD (posedge E) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge E) (posedge CK) (-0.113:-0.113:-0.113))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[145\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[146\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.191:0.191:0.191))
    (HOLD (posedge E) (posedge CK) (-0.100:-0.100:-0.100))
    (HOLD (negedge E) (posedge CK) (-0.116:-0.116:-0.116))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[150\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[2\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[16\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[42\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[51\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[76\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.120:0.120))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[96\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[106\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[111\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[117\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[128\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[129\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[131\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[132\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[135\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[140\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[143\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[145\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[146\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[149\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[152\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[128\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[129\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[131\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[132\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[134\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.428:0.428:0.428) (0.279:0.279:0.279))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[139\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.428:0.428:0.428) (0.279:0.279:0.279))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[145\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.428:0.428:0.428) (0.279:0.279:0.279))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[146\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[128\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[129\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.250:0.250:0.250))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.155:-0.155:-0.155))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[131\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[132\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[139\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.246:0.246:0.246))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.152:-0.152:-0.152))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[141\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.334:0.334:0.334) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[143\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[145\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.428:0.428:0.428) (0.279:0.279:0.279))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.246:0.246:0.246))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.152:-0.152:-0.152))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[146\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[133\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.360:0.360:0.360) (0.242:0.242:0.242))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[130\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.359:0.359:0.359) (0.242:0.242:0.242))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[141\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[142\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[147\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[148\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[130\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.359:0.359:0.359) (0.242:0.242:0.242))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[133\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.359:0.359:0.359) (0.242:0.242:0.242))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[147\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.339:0.339:0.339) (0.231:0.231:0.231))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[130\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.359:0.359:0.359) (0.242:0.242:0.242))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.261:0.261:0.261))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.162:-0.162:-0.162))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[133\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.359:0.359:0.359) (0.242:0.242:0.242))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[130\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.358:0.358:0.358) (0.241:0.241:0.241))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[133\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.358:0.358:0.358) (0.241:0.241:0.241))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[141\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[142\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[147\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[148\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[130\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.358:0.358:0.358) (0.241:0.241:0.241))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[133\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.358:0.358:0.358) (0.241:0.241:0.241))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[147\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.338:0.338:0.338) (0.230:0.230:0.230))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[130\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.358:0.358:0.358) (0.241:0.241:0.241))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[133\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.358:0.358:0.358) (0.241:0.241:0.241))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[36\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[37\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[38\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[39\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[47\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[49\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[51\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.196:0.196:0.196))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.119:-0.119:-0.119))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[52\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[53\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[54\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[55\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[56\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.196:0.196:0.196))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.119:-0.119:-0.119))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[57\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[59\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[62\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[64\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[68\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[71\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[73\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.120:0.120))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[74\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[77\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.196:0.196:0.196))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.119:-0.119:-0.119))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[78\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[80\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[82\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.120:0.120))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[84\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.196:0.196:0.196))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.119:-0.119:-0.119))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[85\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[86\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[88\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.196:0.196:0.196))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.119:-0.119:-0.119))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[89\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[92\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[93\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[94\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[95\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[96\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.196:0.196:0.196))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.119:-0.119:-0.119))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[99\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[100\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[105\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[106\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[109\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[111\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[112\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[113\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[114\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[119\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[123\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.196:0.196:0.196))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.119:-0.119:-0.119))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[127\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[128\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[135\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[136\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[137\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[138\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.196:0.196:0.196))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.119:-0.119:-0.119))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[140\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[142\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[149\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[151\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.196:0.196:0.196))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.119:-0.119:-0.119))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[152\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[154\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.124:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[36\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[37\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[38\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[39\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[47\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[49\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[52\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[53\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[54\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[55\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[56\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[57\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[59\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[62\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[64\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[68\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[71\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[73\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.120:0.120))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[74\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[77\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[78\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[80\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[82\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.120:0.120))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[84\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[85\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[88\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[89\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[92\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[93\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[94\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[95\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[99\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[105\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[109\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[112\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[113\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[114\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[119\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[123\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[127\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[136\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[137\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[138\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[151\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[154\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.124:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[2\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[16\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.171:0.171:0.171))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[36\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[37\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[38\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.171:0.171:0.171))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[39\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[42\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[47\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[49\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[51\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[52\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.171:0.171:0.171))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[53\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[54\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[55\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.171:0.171:0.171))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[56\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.171:0.171:0.171))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[57\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[59\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[62\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[64\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[68\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[71\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[73\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.120:0.120))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[74\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[76\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.120:0.120))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.171:0.171:0.171))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[77\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[78\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.171:0.171:0.171))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[80\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[82\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.120:0.120))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[84\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[85\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[86\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[88\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.171:0.171:0.171))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[89\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[92\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.171:0.171:0.171))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[93\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[94\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.171:0.171:0.171))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[95\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[96\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[99\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[100\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.171:0.171:0.171))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[105\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.171:0.171:0.171))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[106\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[109\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[111\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.171:0.171:0.171))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[112\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[113\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[114\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[117\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[119\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[123\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[127\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[135\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[136\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[137\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.171:0.171:0.171))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[138\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[140\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[141\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[142\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.171:0.171:0.171))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[143\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[144\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[149\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[150\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[151\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[152\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.435:0.435:0.435) (0.283:0.283:0.283))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[154\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.124:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[2\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[16\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[36\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[37\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[38\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[39\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[42\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.261:0.261:0.261))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.162:-0.162:-0.162))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[47\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.275:0.275:0.275))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.171:-0.171:-0.171))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[49\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[51\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[52\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[53\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[54\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[55\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[56\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[57\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.261:0.261:0.261))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.162:-0.162:-0.162))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[59\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[62\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.261:0.261:0.261))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.162:-0.162:-0.162))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[64\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[68\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.275:0.275:0.275))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.171:-0.171:-0.171))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[71\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.261:0.261:0.261))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.162:-0.162:-0.162))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[73\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.120:0.120))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[74\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[76\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.120:0.120))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[77\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[78\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[80\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[82\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.120:0.120))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[84\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.261:0.261:0.261))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.162:-0.162:-0.162))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[85\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.275:0.275:0.275))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.171:-0.171:-0.171))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[86\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[88\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[89\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[92\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[93\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[94\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[95\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.275:0.275:0.275))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.171:-0.171:-0.171))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[96\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[99\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.275:0.275:0.275))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.171:-0.171:-0.171))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[100\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[105\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[106\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.261:0.261:0.261))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.162:-0.162:-0.162))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[109\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[111\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[112\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[113\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.261:0.261:0.261))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.162:-0.162:-0.162))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[114\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[117\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.261:0.261:0.261))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.162:-0.162:-0.162))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[119\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.275:0.275:0.275))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.171:-0.171:-0.171))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[127\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[135\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[136\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.261:0.261:0.261))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.162:-0.162:-0.162))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[137\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[138\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[140\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.275:0.275:0.275))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.171:-0.171:-0.171))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[142\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[144\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.261:0.261:0.261))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.162:-0.162:-0.162))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[149\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[150\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[151\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[152\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[154\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.124:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[36\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[37\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.187:0.187:0.187))
    (HOLD (posedge E) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge E) (posedge CK) (-0.113:-0.113:-0.113))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[38\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.191:0.191:0.191))
    (HOLD (posedge E) (posedge CK) (-0.100:-0.100:-0.100))
    (HOLD (negedge E) (posedge CK) (-0.116:-0.116:-0.116))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[39\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[47\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[49\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[51\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.187:0.187:0.187))
    (HOLD (posedge E) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge E) (posedge CK) (-0.113:-0.113:-0.113))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[52\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[53\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.187:0.187:0.187))
    (HOLD (posedge E) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge E) (posedge CK) (-0.113:-0.113:-0.113))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[54\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[55\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[56\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[57\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[59\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.191:0.191:0.191))
    (HOLD (posedge E) (posedge CK) (-0.100:-0.100:-0.100))
    (HOLD (negedge E) (posedge CK) (-0.116:-0.116:-0.116))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[62\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[64\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.191:0.191:0.191))
    (HOLD (posedge E) (posedge CK) (-0.100:-0.100:-0.100))
    (HOLD (negedge E) (posedge CK) (-0.116:-0.116:-0.116))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[68\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.191:0.191:0.191))
    (HOLD (posedge E) (posedge CK) (-0.100:-0.100:-0.100))
    (HOLD (negedge E) (posedge CK) (-0.116:-0.116:-0.116))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[71\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.191:0.191:0.191))
    (HOLD (posedge E) (posedge CK) (-0.100:-0.100:-0.100))
    (HOLD (negedge E) (posedge CK) (-0.116:-0.116:-0.116))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[73\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.120:0.120))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.191:0.191:0.191))
    (HOLD (posedge E) (posedge CK) (-0.100:-0.100:-0.100))
    (HOLD (negedge E) (posedge CK) (-0.116:-0.116:-0.116))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[74\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[77\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[78\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.187:0.187:0.187))
    (HOLD (posedge E) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge E) (posedge CK) (-0.113:-0.113:-0.113))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[80\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[82\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.120:0.120))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[84\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[85\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.187:0.187:0.187))
    (HOLD (posedge E) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge E) (posedge CK) (-0.113:-0.113:-0.113))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[86\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.187:0.187:0.187))
    (HOLD (posedge E) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge E) (posedge CK) (-0.113:-0.113:-0.113))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[88\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.191:0.191:0.191))
    (HOLD (posedge E) (posedge CK) (-0.100:-0.100:-0.100))
    (HOLD (negedge E) (posedge CK) (-0.116:-0.116:-0.116))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[89\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.191:0.191:0.191))
    (HOLD (posedge E) (posedge CK) (-0.100:-0.100:-0.100))
    (HOLD (negedge E) (posedge CK) (-0.116:-0.116:-0.116))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[92\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.187:0.187:0.187))
    (HOLD (posedge E) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge E) (posedge CK) (-0.113:-0.113:-0.113))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[93\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[94\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[95\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[96\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.187:0.187:0.187))
    (HOLD (posedge E) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge E) (posedge CK) (-0.113:-0.113:-0.113))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[99\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[100\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.191:0.191:0.191))
    (HOLD (posedge E) (posedge CK) (-0.100:-0.100:-0.100))
    (HOLD (negedge E) (posedge CK) (-0.116:-0.116:-0.116))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[105\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.187:0.187:0.187))
    (HOLD (posedge E) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge E) (posedge CK) (-0.113:-0.113:-0.113))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[106\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[109\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.187:0.187:0.187))
    (HOLD (posedge E) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge E) (posedge CK) (-0.113:-0.113:-0.113))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[111\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[112\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[113\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.187:0.187:0.187))
    (HOLD (posedge E) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge E) (posedge CK) (-0.113:-0.113:-0.113))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[114\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[119\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.187:0.187:0.187))
    (HOLD (posedge E) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge E) (posedge CK) (-0.113:-0.113:-0.113))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[123\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[127\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.187:0.187:0.187))
    (HOLD (posedge E) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge E) (posedge CK) (-0.113:-0.113:-0.113))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[128\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[135\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[136\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.187:0.187:0.187))
    (HOLD (posedge E) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge E) (posedge CK) (-0.113:-0.113:-0.113))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[137\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[138\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.187:0.187:0.187))
    (HOLD (posedge E) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge E) (posedge CK) (-0.113:-0.113:-0.113))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[140\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[142\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.191:0.191:0.191))
    (HOLD (posedge E) (posedge CK) (-0.100:-0.100:-0.100))
    (HOLD (negedge E) (posedge CK) (-0.116:-0.116:-0.116))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[149\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.187:0.187:0.187))
    (HOLD (posedge E) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge E) (posedge CK) (-0.113:-0.113:-0.113))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[151\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[152\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[154\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.124:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[36\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[37\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[38\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[39\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[47\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[49\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[52\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[53\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[54\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[55\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[56\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[57\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[59\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[62\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[64\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[68\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[71\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[73\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.120:0.120))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[74\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[77\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[78\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[80\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[82\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.120:0.120))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[84\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[85\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[88\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[89\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[92\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[93\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[94\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[95\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[99\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[105\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[109\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[112\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[113\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[114\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[119\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[123\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[127\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[136\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[137\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[138\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[151\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[154\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.124:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[2\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[16\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[36\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[37\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[38\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[39\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[42\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[47\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[49\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[51\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[52\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[53\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[54\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[55\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[56\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[57\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[59\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[62\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[64\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[68\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[71\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[73\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.120:0.120))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[74\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[76\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.120:0.120))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[77\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[78\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[80\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[82\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.120:0.120))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[84\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[85\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[86\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[88\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[89\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[92\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[93\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[94\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[95\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[96\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[99\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[100\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[105\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[106\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[109\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[111\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[112\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[113\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[114\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[117\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[119\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[123\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[127\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[135\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[136\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[137\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[138\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[140\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[141\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[142\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[143\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[144\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[149\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[150\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[151\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[152\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.428:0.428:0.428) (0.279:0.279:0.279))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[154\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.124:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[2\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[16\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.246:0.246:0.246))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.152:-0.152:-0.152))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[36\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[37\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[38\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[39\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[42\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[47\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[49\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[51\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.246:0.246:0.246))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.152:-0.152:-0.152))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[52\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.246:0.246:0.246))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.152:-0.152:-0.152))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[53\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[54\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.246:0.246:0.246))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.152:-0.152:-0.152))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[55\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.246:0.246:0.246))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.152:-0.152:-0.152))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[56\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[57\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.246:0.246:0.246))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.152:-0.152:-0.152))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[59\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.246:0.246:0.246))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.152:-0.152:-0.152))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[62\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[64\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[68\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.250:0.250:0.250))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.155:-0.155:-0.155))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[71\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[73\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.120:0.120))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.250:0.250:0.250))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.155:-0.155:-0.155))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[74\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[76\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.120:0.120))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.246:0.246:0.246))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.152:-0.152:-0.152))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[77\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.250:0.250:0.250))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.155:-0.155:-0.155))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[78\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[80\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[82\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.120:0.120))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[84\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.250:0.250:0.250))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.155:-0.155:-0.155))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[85\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[86\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[88\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.250:0.250:0.250))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.155:-0.155:-0.155))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[89\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.246:0.246:0.246))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.152:-0.152:-0.152))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[92\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[93\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[94\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[95\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[96\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[99\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[100\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[105\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.246:0.246:0.246))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.152:-0.152:-0.152))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[106\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[109\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[111\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[112\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[113\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[114\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[117\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[119\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.250:0.250:0.250))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.155:-0.155:-0.155))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[123\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.246:0.246:0.246))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.152:-0.152:-0.152))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[127\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.246:0.246:0.246))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.152:-0.152:-0.152))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[135\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[136\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[137\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[138\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[140\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.246:0.246:0.246))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.152:-0.152:-0.152))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[142\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.246:0.246:0.246))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.152:-0.152:-0.152))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[144\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.250:0.250:0.250))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.155:-0.155:-0.155))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[149\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[150\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[151\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.250:0.250:0.250))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.155:-0.155:-0.155))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[152\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.250:0.250:0.250))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.155:-0.155:-0.155))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[154\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.124:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.246:0.246:0.246))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.152:-0.152:-0.152))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[130\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.359:0.359:0.359) (0.242:0.242:0.242))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.196:0.196:0.196))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.119:-0.119:-0.119))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[133\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.359:0.359:0.359) (0.242:0.242:0.242))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[147\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[147\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.261:0.261:0.261))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.162:-0.162:-0.162))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[148\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.275:0.275:0.275))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.171:-0.171:-0.171))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[130\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.358:0.358:0.358) (0.241:0.241:0.241))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[133\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.358:0.358:0.358) (0.241:0.241:0.241))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[147\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[147\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.246:0.246:0.246))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.152:-0.152:-0.152))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[148\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[28\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[58\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[61\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[148\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[148\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[148\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.187:0.187:0.187))
    (HOLD (posedge E) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge E) (posedge CK) (-0.113:-0.113:-0.113))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[148\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[86\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[100\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[100\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[46\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[61\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[46\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.152:0.152:0.152))
    (HOLD (posedge E) (posedge CK) (-0.086:-0.086:-0.086))
    (HOLD (negedge E) (posedge CK) (-0.090:-0.090:-0.090))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[61\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[0\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[1\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[3\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.196:0.196:0.196))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.119:-0.119:-0.119))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[4\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.196:0.196:0.196))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.119:-0.119:-0.119))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[5\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[6\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.196:0.196:0.196))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.119:-0.119:-0.119))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[7\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.196:0.196:0.196))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.119:-0.119:-0.119))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[8\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.196:0.196:0.196))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.119:-0.119:-0.119))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[9\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.196:0.196:0.196))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.119:-0.119:-0.119))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[10\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[11\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[12\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[13\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[14\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.196:0.196:0.196))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.119:-0.119:-0.119))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[15\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[17\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.196:0.196:0.196))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.119:-0.119:-0.119))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[18\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[19\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[20\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[21\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[22\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[23\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[24\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[25\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.196:0.196:0.196))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.119:-0.119:-0.119))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[26\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[27\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[28\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[29\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.196:0.196:0.196))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.119:-0.119:-0.119))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[30\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[31\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[32\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[33\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.196:0.196:0.196))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.119:-0.119:-0.119))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[34\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[35\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[40\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[41\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[43\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.196:0.196:0.196))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.119:-0.119:-0.119))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[44\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[45\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.196:0.196:0.196))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.119:-0.119:-0.119))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[48\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[50\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.196:0.196:0.196))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.119:-0.119:-0.119))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[58\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[60\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[63\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[65\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[66\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.196:0.196:0.196))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.119:-0.119:-0.119))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[67\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[69\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[70\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[72\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[75\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[79\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.120:0.120))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[81\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[83\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[87\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[90\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[91\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.196:0.196:0.196))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.119:-0.119:-0.119))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[97\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[98\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[101\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[102\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.196:0.196:0.196))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.119:-0.119:-0.119))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[103\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[104\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.196:0.196:0.196))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.119:-0.119:-0.119))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[107\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[108\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.196:0.196:0.196))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.119:-0.119:-0.119))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[110\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[115\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[116\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.196:0.196:0.196))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.119:-0.119:-0.119))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[118\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[120\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[121\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.196:0.196:0.196))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.119:-0.119:-0.119))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[122\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[124\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[125\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[126\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[5\]\[153\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.196:0.196:0.196))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.119:-0.119:-0.119))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[0\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[1\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[3\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[4\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[6\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[7\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[9\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[10\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[11\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[12\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[13\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[14\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[15\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[17\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[18\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[21\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[23\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[25\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[27\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[30\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[31\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[32\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[33\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[34\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[35\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[40\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[43\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[44\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[46\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[48\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[58\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[60\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[61\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[65\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[67\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[70\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[72\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[75\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[79\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.120:0.120))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[83\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[87\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[90\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[91\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[97\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[98\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[101\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[104\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[107\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[108\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[110\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[115\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[118\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[120\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[121\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[125\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[126\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[153\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[0\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[1\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[3\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[4\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[5\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[6\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[7\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.171:0.171:0.171))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[8\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.171:0.171:0.171))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[9\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.171:0.171:0.171))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[10\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[11\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.171:0.171:0.171))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[12\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[13\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[14\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[15\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[17\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[18\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[19\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[20\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[21\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[22\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.171:0.171:0.171))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[23\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[24\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[25\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[26\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.171:0.171:0.171))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[27\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.171:0.171:0.171))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[28\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[29\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.171:0.171:0.171))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[30\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.171:0.171:0.171))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[31\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[32\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[33\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.171:0.171:0.171))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[34\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[35\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[40\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.171:0.171:0.171))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[41\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[43\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[44\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[45\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[46\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[48\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[50\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[60\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[63\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.171:0.171:0.171))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[65\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[66\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[67\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[69\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[70\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[72\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[75\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[79\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.120:0.120))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[81\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.171:0.171:0.171))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[83\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[87\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.171:0.171:0.171))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[90\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.171:0.171:0.171))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[91\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[97\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[98\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[101\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[102\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[103\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.171:0.171:0.171))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[104\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[107\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.171:0.171:0.171))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[108\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.171:0.171:0.171))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[110\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[115\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[116\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.171:0.171:0.171))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[118\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[120\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.171:0.171:0.171))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[121\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[122\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[124\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[125\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[126\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[153\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.273:0.273:0.273))
    (HOLD (posedge E) (posedge CK) (-0.103:-0.103:-0.103))
    (HOLD (negedge E) (posedge CK) (-0.170:-0.170:-0.170))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[0\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[1\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.275:0.275:0.275))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.171:-0.171:-0.171))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[3\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[4\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[5\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[6\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.261:0.261:0.261))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.162:-0.162:-0.162))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[7\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[8\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[9\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[10\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[11\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[12\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[13\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.261:0.261:0.261))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.162:-0.162:-0.162))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[14\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[15\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[17\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[18\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[19\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.275:0.275:0.275))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.171:-0.171:-0.171))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[21\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.261:0.261:0.261))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.162:-0.162:-0.162))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[22\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[23\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.275:0.275:0.275))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.171:-0.171:-0.171))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[24\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.261:0.261:0.261))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.162:-0.162:-0.162))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[25\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[26\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[27\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[28\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.261:0.261:0.261))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.162:-0.162:-0.162))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[29\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[30\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[31\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[32\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[33\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[34\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[35\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[40\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[41\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.275:0.275:0.275))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.171:-0.171:-0.171))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[44\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.261:0.261:0.261))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.162:-0.162:-0.162))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[45\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.275:0.275:0.275))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.171:-0.171:-0.171))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[46\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[48\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[50\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[58\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[60\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[61\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.275:0.275:0.275))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.171:-0.171:-0.171))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[63\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[65\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[66\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.261:0.261:0.261))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.162:-0.162:-0.162))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[67\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.261:0.261:0.261))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.162:-0.162:-0.162))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[69\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.261:0.261:0.261))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.162:-0.162:-0.162))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[70\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[72\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[75\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[79\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.120:0.120))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[81\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[83\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[87\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[90\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[91\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[97\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.275:0.275:0.275))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.171:-0.171:-0.171))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[98\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.275:0.275:0.275))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.171:-0.171:-0.171))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[101\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[102\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.261:0.261:0.261))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.162:-0.162:-0.162))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[103\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[104\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[107\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[108\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[110\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[115\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[116\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[118\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[122\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.261:0.261:0.261))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.162:-0.162:-0.162))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[123\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[124\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[125\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.261:0.261:0.261))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.162:-0.162:-0.162))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[153\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[0\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[1\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.187:0.187:0.187))
    (HOLD (posedge E) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge E) (posedge CK) (-0.113:-0.113:-0.113))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[3\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[4\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.187:0.187:0.187))
    (HOLD (posedge E) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge E) (posedge CK) (-0.113:-0.113:-0.113))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[5\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[6\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[7\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[8\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.187:0.187:0.187))
    (HOLD (posedge E) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge E) (posedge CK) (-0.113:-0.113:-0.113))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[9\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[10\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[11\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[12\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[13\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[14\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.187:0.187:0.187))
    (HOLD (posedge E) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge E) (posedge CK) (-0.113:-0.113:-0.113))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[15\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[17\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[18\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.191:0.191:0.191))
    (HOLD (posedge E) (posedge CK) (-0.100:-0.100:-0.100))
    (HOLD (negedge E) (posedge CK) (-0.116:-0.116:-0.116))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[19\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[20\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[21\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[22\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[23\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[24\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.187:0.187:0.187))
    (HOLD (posedge E) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge E) (posedge CK) (-0.113:-0.113:-0.113))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[25\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.187:0.187:0.187))
    (HOLD (posedge E) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge E) (posedge CK) (-0.113:-0.113:-0.113))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[26\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.191:0.191:0.191))
    (HOLD (posedge E) (posedge CK) (-0.100:-0.100:-0.100))
    (HOLD (negedge E) (posedge CK) (-0.116:-0.116:-0.116))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[27\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.187:0.187:0.187))
    (HOLD (posedge E) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge E) (posedge CK) (-0.113:-0.113:-0.113))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[28\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[29\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[30\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[31\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[32\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[33\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.187:0.187:0.187))
    (HOLD (posedge E) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge E) (posedge CK) (-0.113:-0.113:-0.113))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[34\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.152:0.152:0.152))
    (HOLD (posedge E) (posedge CK) (-0.086:-0.086:-0.086))
    (HOLD (negedge E) (posedge CK) (-0.090:-0.090:-0.090))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[35\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.191:0.191:0.191))
    (HOLD (posedge E) (posedge CK) (-0.100:-0.100:-0.100))
    (HOLD (negedge E) (posedge CK) (-0.116:-0.116:-0.116))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[40\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[41\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[43\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.187:0.187:0.187))
    (HOLD (posedge E) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge E) (posedge CK) (-0.113:-0.113:-0.113))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[44\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[45\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[48\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[50\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[58\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[60\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[63\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[65\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[66\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.187:0.187:0.187))
    (HOLD (posedge E) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge E) (posedge CK) (-0.113:-0.113:-0.113))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[67\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[69\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[70\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.187:0.187:0.187))
    (HOLD (posedge E) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge E) (posedge CK) (-0.113:-0.113:-0.113))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[72\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[75\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.187:0.187:0.187))
    (HOLD (posedge E) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge E) (posedge CK) (-0.113:-0.113:-0.113))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[79\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.120:0.120))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[81\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[83\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.191:0.191:0.191))
    (HOLD (posedge E) (posedge CK) (-0.100:-0.100:-0.100))
    (HOLD (negedge E) (posedge CK) (-0.116:-0.116:-0.116))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[87\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[90\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.191:0.191:0.191))
    (HOLD (posedge E) (posedge CK) (-0.100:-0.100:-0.100))
    (HOLD (negedge E) (posedge CK) (-0.116:-0.116:-0.116))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[91\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.191:0.191:0.191))
    (HOLD (posedge E) (posedge CK) (-0.100:-0.100:-0.100))
    (HOLD (negedge E) (posedge CK) (-0.116:-0.116:-0.116))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[97\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[98\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[101\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[102\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.187:0.187:0.187))
    (HOLD (posedge E) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge E) (posedge CK) (-0.113:-0.113:-0.113))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[103\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[104\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[107\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.187:0.187:0.187))
    (HOLD (posedge E) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge E) (posedge CK) (-0.113:-0.113:-0.113))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[108\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.187:0.187:0.187))
    (HOLD (posedge E) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge E) (posedge CK) (-0.113:-0.113:-0.113))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[110\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.187:0.187:0.187))
    (HOLD (posedge E) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge E) (posedge CK) (-0.113:-0.113:-0.113))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[115\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[116\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[118\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.187:0.187:0.187))
    (HOLD (posedge E) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge E) (posedge CK) (-0.113:-0.113:-0.113))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[120\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[121\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[122\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[124\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.187:0.187:0.187))
    (HOLD (posedge E) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge E) (posedge CK) (-0.113:-0.113:-0.113))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[125\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.187:0.187:0.187))
    (HOLD (posedge E) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge E) (posedge CK) (-0.113:-0.113:-0.113))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[126\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.187:0.187:0.187))
    (HOLD (posedge E) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge E) (posedge CK) (-0.113:-0.113:-0.113))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[7\]\[153\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.186:0.186:0.186))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.112:-0.112:-0.112))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[0\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[1\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[3\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[4\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[6\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[7\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[9\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[10\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[11\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[12\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[13\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[14\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[15\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[17\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[18\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[21\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[23\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[25\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[27\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[30\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[31\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[32\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[33\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[34\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[35\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[40\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[43\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[44\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[46\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[48\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[58\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[60\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[61\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[65\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[67\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[70\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[72\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[75\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[79\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.120:0.120))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[83\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[87\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[90\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[91\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[97\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[98\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[101\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[104\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[107\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[108\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[110\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[115\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[118\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[120\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[121\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[125\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[126\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[153\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[0\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[1\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[3\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[4\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[5\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[6\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[7\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[8\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[9\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[10\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[11\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[12\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[13\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[14\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[15\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[17\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[18\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[19\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[20\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[21\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[22\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[23\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[24\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[25\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[26\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[27\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[28\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[29\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[30\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[31\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[32\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[33\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[34\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[35\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[40\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[41\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[43\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[44\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[45\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[46\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[48\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[50\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[60\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[63\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[65\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[66\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[67\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[69\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[70\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[72\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[75\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[79\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.120:0.120))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[81\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[83\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[87\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[90\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[91\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[97\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[98\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[101\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[102\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[103\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[104\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[107\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[108\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[110\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[115\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[116\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[118\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[120\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[121\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[122\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[124\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[125\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[126\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[3\]\[153\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.218:0.218:0.218))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.133:-0.133:-0.133))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[0\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[1\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.250:0.250:0.250))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.155:-0.155:-0.155))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[3\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[4\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[5\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.250:0.250:0.250))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.155:-0.155:-0.155))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[6\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[7\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[8\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.246:0.246:0.246))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.152:-0.152:-0.152))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[9\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[10\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.246:0.246:0.246))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.152:-0.152:-0.152))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[11\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.246:0.246:0.246))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.152:-0.152:-0.152))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[12\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.246:0.246:0.246))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.152:-0.152:-0.152))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[13\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.250:0.250:0.250))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.155:-0.155:-0.155))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[14\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.246:0.246:0.246))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.152:-0.152:-0.152))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[15\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.246:0.246:0.246))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.152:-0.152:-0.152))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[17\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[18\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.250:0.250:0.250))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.155:-0.155:-0.155))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[19\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.246:0.246:0.246))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.152:-0.152:-0.152))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[21\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.250:0.250:0.250))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.155:-0.155:-0.155))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[22\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[23\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.246:0.246:0.246))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.152:-0.152:-0.152))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[24\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.250:0.250:0.250))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.155:-0.155:-0.155))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[25\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[26\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.250:0.250:0.250))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.155:-0.155:-0.155))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[27\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[28\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[29\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[30\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.246:0.246:0.246))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.152:-0.152:-0.152))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[31\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[32\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.246:0.246:0.246))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.152:-0.152:-0.152))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[33\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[34\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.246:0.246:0.246))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.152:-0.152:-0.152))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[35\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[40\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[41\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.246:0.246:0.246))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.152:-0.152:-0.152))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[44\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[45\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.246:0.246:0.246))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.152:-0.152:-0.152))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[46\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[48\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[50\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[58\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.246:0.246:0.246))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.152:-0.152:-0.152))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[60\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[61\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[63\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.246:0.246:0.246))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.152:-0.152:-0.152))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[65\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.246:0.246:0.246))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.152:-0.152:-0.152))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[66\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.246:0.246:0.246))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.152:-0.152:-0.152))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[67\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.246:0.246:0.246))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.152:-0.152:-0.152))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[69\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[70\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[72\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.250:0.250:0.250))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.155:-0.155:-0.155))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[75\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.246:0.246:0.246))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.152:-0.152:-0.152))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[79\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.120:0.120))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.250:0.250:0.250))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.155:-0.155:-0.155))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[81\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.246:0.246:0.246))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.152:-0.152:-0.152))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[83\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[87\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[90\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.246:0.246:0.246))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.152:-0.152:-0.152))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[91\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[97\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[98\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[101\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[102\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[103\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.246:0.246:0.246))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.152:-0.152:-0.152))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[104\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[107\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[108\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[110\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.250:0.250:0.250))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.155:-0.155:-0.155))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[115\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[116\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.246:0.246:0.246))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.152:-0.152:-0.152))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[118\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.250:0.250:0.250))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.155:-0.155:-0.155))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[122\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[124\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.246:0.246:0.246))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.152:-0.152:-0.152))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[153\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.246:0.246:0.246))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.152:-0.152:-0.152))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[5\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[8\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[19\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[20\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[22\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[24\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[26\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[29\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[41\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[45\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[50\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[63\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[66\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[69\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[81\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[102\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[103\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[116\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[122\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.254:0.254:0.254))
    (SETUP (negedge E) (posedge CK) (0.175:0.175:0.175))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.105:-0.105:-0.105))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[6\]\[124\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.199:0.199:0.199))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.121:-0.121:-0.121))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[20\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[43\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.246:0.246:0.246))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.152:-0.152:-0.152))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[120\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.250:0.250:0.250))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.155:-0.155:-0.155))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[121\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[126\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.173:0.173:0.173))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.103:-0.103:-0.103))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[5\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[8\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[19\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[20\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[22\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[24\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[26\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[28\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[29\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[41\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[45\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[50\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[63\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[66\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[69\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[81\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.128:-0.128))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[102\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[103\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[116\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[122\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.165:0.165:0.165))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.098:-0.098:-0.098))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[4\]\[124\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[58\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[1\]\[61\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[20\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.275:0.275:0.275))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.171:-0.171:-0.171))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[43\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.261:0.261:0.261))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.162:-0.162:-0.162))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[120\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[121\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.261:0.261:0.261))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.162:-0.162:-0.162))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[126\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.264:0.264:0.264))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.164:-0.164:-0.164))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[2\]\[125\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.250:0.250:0.250))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.155:-0.155:-0.155))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_dm_U/sram_reg\[0\]\[145\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.435:0.435:0.435) (0.283:0.283:0.283))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.163:0.163:0.163))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.097:-0.097:-0.097))
  )
)
(CELL
  (CELLTYPE "XNOR2X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U357)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.082:0.093:0.093) (0.092:0.103:0.103)))
    (COND B == 1'b0 (IOPATH A Y (0.077:0.088:0.088) (0.051:0.058:0.058)))
    (IOPATH (posedge A) Y (0.082:0.093:0.093) (0.093:0.105:0.105))
    (IOPATH (negedge A) Y (0.082:0.091:0.091) (0.092:0.103:0.103))
    (COND A == 1'b1 (IOPATH B Y (0.102:0.102:0.102) (0.098:0.098:0.098)))
    (COND A == 1'b0 (IOPATH B Y (0.090:0.090:0.090) (0.066:0.066:0.066)))
    (IOPATH B Y (0.102:0.102:0.102) (0.098:0.098:0.098))
    )
  )
)
(CELL
  (CELLTYPE "XNOR2X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U356)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.100:0.107:0.107) (0.112:0.117:0.117)))
    (COND B == 1'b0 (IOPATH A Y (0.096:0.100:0.100) (0.061:0.065:0.065)))
    (IOPATH (posedge A) Y (0.100:0.107:0.107) (0.114:0.123:0.123))
    (IOPATH (negedge A) Y (0.098:0.102:0.102) (0.112:0.117:0.117))
    (COND A == 1'b1 (IOPATH B Y (0.103:0.103:0.103) (0.098:0.098:0.098)))
    (COND A == 1'b0 (IOPATH B Y (0.090:0.090:0.090) (0.066:0.066:0.066)))
    (IOPATH B Y (0.103:0.103:0.103) (0.098:0.098:0.098))
    )
  )
)
(CELL
  (CELLTYPE "XNOR2X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U355)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.100:0.108:0.108) (0.113:0.117:0.117)))
    (COND B == 1'b0 (IOPATH A Y (0.097:0.101:0.101) (0.062:0.065:0.065)))
    (IOPATH (posedge A) Y (0.101:0.108:0.108) (0.114:0.124:0.124))
    (IOPATH (negedge A) Y (0.100:0.103:0.103) (0.113:0.117:0.117))
    (COND A == 1'b1 (IOPATH B Y (0.103:0.103:0.103) (0.099:0.099:0.099)))
    (COND A == 1'b0 (IOPATH B Y (0.091:0.091:0.091) (0.067:0.067:0.067)))
    (IOPATH B Y (0.103:0.103:0.103) (0.099:0.099:0.099))
    )
  )
)
(CELL
  (CELLTYPE "XNOR2X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U349)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.087:0.096:0.096) (0.098:0.101:0.101)))
    (COND B == 1'b0 (IOPATH A Y (0.086:0.089:0.089) (0.054:0.061:0.061)))
    (IOPATH (posedge A) Y (0.087:0.097:0.097) (0.096:0.107:0.107))
    (IOPATH (negedge A) Y (0.089:0.092:0.092) (0.098:0.101:0.101))
    (COND A == 1'b1 (IOPATH B Y (0.107:0.107:0.107) (0.101:0.101:0.101)))
    (COND A == 1'b0 (IOPATH B Y (0.096:0.096:0.096) (0.069:0.069:0.069)))
    (IOPATH B Y (0.107:0.107:0.107) (0.101:0.101:0.101))
    )
  )
)
(CELL
  (CELLTYPE "XNOR2X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U347)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.087:0.096:0.096) (0.097:0.101:0.101)))
    (COND B == 1'b0 (IOPATH A Y (0.086:0.089:0.089) (0.055:0.061:0.061)))
    (IOPATH (posedge A) Y (0.088:0.097:0.097) (0.096:0.106:0.106))
    (IOPATH (negedge A) Y (0.089:0.092:0.092) (0.097:0.101:0.101))
    (COND A == 1'b1 (IOPATH B Y (0.108:0.108:0.108) (0.102:0.102:0.102)))
    (COND A == 1'b0 (IOPATH B Y (0.097:0.097:0.097) (0.070:0.070:0.070)))
    (IOPATH B Y (0.108:0.108:0.108) (0.102:0.102:0.102))
    )
  )
)
(CELL
  (CELLTYPE "XNOR2X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U346)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.088:0.097:0.097) (0.098:0.105:0.105)))
    (COND B == 1'b0 (IOPATH A Y (0.087:0.093:0.093) (0.055:0.062:0.062)))
    (IOPATH (posedge A) Y (0.089:0.098:0.098) (0.096:0.107:0.107))
    (IOPATH (negedge A) Y (0.090:0.096:0.096) (0.098:0.105:0.105))
    (COND A == 1'b1 (IOPATH B Y (0.109:0.109:0.109) (0.102:0.102:0.102)))
    (COND A == 1'b0 (IOPATH B Y (0.097:0.097:0.097) (0.070:0.070:0.070)))
    (IOPATH B Y (0.109:0.109:0.109) (0.102:0.102:0.102))
    )
  )
)
(CELL
  (CELLTYPE "XOR2X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U342)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.082:0.088:0.088) (0.050:0.056:0.056)))
    (COND B == 1'b0 (IOPATH A Y (0.083:0.093:0.093) (0.093:0.101:0.101)))
    (IOPATH (posedge A) Y (0.084:0.093:0.093) (0.092:0.103:0.103))
    (IOPATH (negedge A) Y (0.085:0.091:0.091) (0.093:0.101:0.101))
    (COND A == 1'b1 (IOPATH B Y (0.096:0.096:0.096) (0.060:0.060:0.060)))
    (COND A == 1'b0 (IOPATH B Y (0.097:0.097:0.097) (0.099:0.099:0.099)))
    (IOPATH B Y (0.097:0.097:0.097) (0.099:0.099:0.099))
    )
  )
)
(CELL
  (CELLTYPE "XOR2X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U336)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.082:0.086:0.086) (0.050:0.056:0.056)))
    (COND B == 1'b0 (IOPATH A Y (0.084:0.093:0.093) (0.094:0.098:0.098)))
    (IOPATH (posedge A) Y (0.084:0.094:0.094) (0.092:0.104:0.104))
    (IOPATH (negedge A) Y (0.086:0.089:0.089) (0.094:0.098:0.098))
    (COND A == 1'b1 (IOPATH B Y (0.096:0.096:0.096) (0.060:0.060:0.060)))
    (COND A == 1'b0 (IOPATH B Y (0.097:0.097:0.097) (0.099:0.099:0.099)))
    (IOPATH B Y (0.097:0.097:0.097) (0.099:0.099:0.099))
    )
  )
)
(CELL
  (CELLTYPE "XNOR2X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U331)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.101:0.108:0.108) (0.113:0.114:0.114)))
    (COND B == 1'b0 (IOPATH A Y (0.097:0.098:0.098) (0.062:0.066:0.066)))
    (IOPATH (posedge A) Y (0.101:0.109:0.109) (0.114:0.124:0.124))
    (IOPATH (negedge A) Y (0.100:0.101:0.101) (0.113:0.114:0.114))
    (COND A == 1'b1 (IOPATH B Y (0.104:0.104:0.104) (0.099:0.099:0.099)))
    (COND A == 1'b0 (IOPATH B Y (0.092:0.092:0.092) (0.067:0.067:0.067)))
    (IOPATH B Y (0.104:0.104:0.104) (0.099:0.099:0.099))
    )
  )
)
(CELL
  (CELLTYPE "XNOR2X4")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U330)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.084:0.093:0.093) (0.093:0.099:0.099)))
    (COND B == 1'b0 (IOPATH A Y (0.080:0.085:0.085) (0.052:0.058:0.058)))
    (IOPATH (posedge A) Y (0.084:0.093:0.093) (0.094:0.104:0.104))
    (IOPATH (negedge A) Y (0.084:0.088:0.088) (0.093:0.099:0.099))
    (COND A == 1'b1 (IOPATH B Y (0.104:0.104:0.104) (0.099:0.099:0.099)))
    (COND A == 1'b0 (IOPATH B Y (0.092:0.092:0.092) (0.067:0.067:0.067)))
    (IOPATH B Y (0.104:0.104:0.104) (0.099:0.099:0.099))
    )
  )
)
(CELL
  (CELLTYPE "OAI31X2")
  (INSTANCE cache_controller_U/cache_sram_dm_U/U163)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.141:0.142:0.142) (0.076:0.077:0.077))
    (IOPATH A1 Y (0.150:0.150:0.150) (0.069:0.069:0.069))
    (IOPATH A2 Y (0.210:0.210:0.210) (0.123:0.123:0.123))
    (IOPATH B0 Y (0.127:0.127:0.127) (0.119:0.119:0.119))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/U188)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.161:0.161:0.161) (0.197:0.197:0.197))
    (IOPATH A1 Y (0.153:0.153:0.153) (0.289:0.289:0.289))
    (IOPATH B0 Y (0.184:0.184:0.184) (0.219:0.219:0.219))
    (IOPATH B1 Y (0.177:0.177:0.177) (0.218:0.218:0.218))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/U152)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.153:0.153:0.153) (0.192:0.192:0.192))
    (IOPATH A1 Y (0.145:0.145:0.145) (0.283:0.283:0.283))
    (IOPATH B0 Y (0.178:0.178:0.178) (0.213:0.213:0.213))
    (IOPATH B1 Y (0.170:0.170:0.170) (0.212:0.212:0.212))
    )
  )
)
)
