// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
module wire_assign_rev( input out, output in );
// assign in to out
module wire_assign_rev_rev( output out, input in );

// Design a module that assigns the output to the input
module wire_assign_same( input in, output out );
// assign out to in
module wire_assign_same_rev( output out, input in );
// assign in to out
module wire_assign_same_rev_rev( input out, input in );

// Design a module that assigns the output to the input
module wire_assign_const( input in, output out );
// assign out to in
module wire_assign_const_rev( output out, input in );
// assign in to out
module wire_assign_const_rev_rev( input out, input in );

// Design a module that assigns the output toendmodule
