<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Resource Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release v11.7 SP2 (Version 11.7.2.2)</text>
<text>Date: Thu Nov 17 15:28:12 2016
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>M2S090TS</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>484 FBGA</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>-1</cell>
</row>
<row>
 <cell>Temp</cell>
 <cell>0:25:85</cell>
</row>
<row>
 <cell>Voltage</cell>
 <cell>1.26:1.20:1.14</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.2V</cell>
</row>
<row>
 <cell>Ramp Rate</cell>
 <cell>100ms Minimum</cell>
</row>
<row>
 <cell>System Controller Suspend Mode</cell>
 <cell>No</cell>
</row>
<row>
 <cell>PLL Supply Voltage</cell>
 <cell>3.3V</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 2.5V</cell>
</row>
<row>
 <cell>Restrict Probe Pins</cell>
 <cell>Yes</cell>
</row>
<row>
 <cell>Restrict SPI Pins</cell>
 <cell>No</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>CoreTSE_Webserver</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>EDIF</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>D:\CASES\coretse\CoreTSE_Webserver\synthesis\CoreTSE_Webserver.edn</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Enable Single Event Transient mitigation</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Enable Design Separation Methodology</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>10352</cell>
 <cell>86184</cell>
 <cell>12.01</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>5676</cell>
 <cell>86184</cell>
 <cell>6.59</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>801</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>24</cell>
 <cell>267</cell>
 <cell>8.99</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>22</cell>
 <cell>267</cell>
 <cell>8.24</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>1</cell>
 <cell>133</cell>
 <cell>0.75</cell>
</row>
<row>
 <cell>RAM64x18</cell>
 <cell>0</cell>
 <cell>112</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RAM1K18</cell>
 <cell>14</cell>
 <cell>109</cell>
 <cell>12.84</cell>
</row>
<row>
 <cell>MACC</cell>
 <cell>0</cell>
 <cell>84</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Chip Globals</cell>
 <cell>16</cell>
 <cell>16</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>CCC</cell>
 <cell>4</cell>
 <cell>6</cell>
 <cell>66.67</cell>
</row>
<row>
 <cell>RCOSC_25_50MHZ</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>RCOSC_1MHZ</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>XTLOSC</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>SERDESIF Blocks</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>-- SERDESIF Lanes</cell>
 <cell>1</cell>
 <cell>4</cell>
 <cell>25.00</cell>
</row>
<row>
 <cell>MSS</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>9848</cell>
 <cell>5172</cell>
</row>
<row>
 <cell>RAM64x18 Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>RAM1K18 Interface Logic</cell>
 <cell>504</cell>
 <cell>504</cell>
</row>
<row>
 <cell>MACC Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>10352</cell>
 <cell>5676</cell>
</row>
</table>
<section><name>MSS Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Cortex-M3*</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>eNVM (512KB)*</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>eSRAM*</cell>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>TIMER*</cell>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>CAN</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SPI</cell>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>I2C</cell>
 <cell>0</cell>
 <cell>2</cell>
</row>
<row>
 <cell>UART</cell>
 <cell>1</cell>
 <cell>2</cell>
</row>
<row>
 <cell>USB</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAC</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MDDR</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HPDMA</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PDMA</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
</table>
<text>* These resources are always marked as used when you are using the MSS</text>
<text></text>
<section><name>SERDESIF Lanes Usage</name></section>
<table>
<header>
 <cell>SERDESIF</cell>
 <cell>Lane0</cell>
 <cell>Lane1</cell>
 <cell>Lane2</cell>
 <cell>Lane3</cell>
</header>
<row>
 <cell>SERDESIF_0</cell>
 <cell>----</cell>
 <cell>----</cell>
 <cell>----</cell>
 <cell>EPCS</cell>
</row>
</table>
<section><name>Detailed Carry Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>6</cell>
 <cell>1</cell>
</row>
<row>
 <cell>7</cell>
 <cell>4</cell>
</row>
<row>
 <cell>8</cell>
 <cell>3</cell>
</row>
<row>
 <cell>9</cell>
 <cell>10</cell>
</row>
<row>
 <cell>10</cell>
 <cell>2</cell>
</row>
<row>
 <cell>11</cell>
 <cell>2</cell>
</row>
<row>
 <cell>12</cell>
 <cell>7</cell>
</row>
<row>
 <cell>13</cell>
 <cell>33</cell>
</row>
<row>
 <cell>14</cell>
 <cell>5</cell>
</row>
<row>
 <cell>15</cell>
 <cell>4</cell>
</row>
<row>
 <cell>16</cell>
 <cell>10</cell>
</row>
<row>
 <cell>17</cell>
 <cell>4</cell>
</row>
<row>
 <cell>19</cell>
 <cell>13</cell>
</row>
<row>
 <cell>21</cell>
 <cell>1</cell>
</row>
<row>
 <cell>22</cell>
 <cell>1</cell>
</row>
<row>
 <cell>25</cell>
 <cell>2</cell>
</row>
<row>
 <cell>30</cell>
 <cell>2</cell>
</row>
<row>
 <cell>31</cell>
 <cell>2</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>106</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>4</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>13</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>5</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>1</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>I/O Technology</name></section>
<table>
<header>
 <cell>I/O Standard</cell>
 <cell>Vddi</cell>
 <cell>Vref</cell>
 <cell>Input</cell>
 <cell>Output</cell>
 <cell>Bidirectional</cell>
</header>
<row>
 <cell>LVCMOS25</cell>
 <cell> 2.50v</cell>
 <cell> N/A</cell>
 <cell> 4</cell>
 <cell> 13</cell>
 <cell> 5</cell>
</row>
<row>
 <cell>LVDS</cell>
 <cell> 2.50v</cell>
 <cell> N/A</cell>
 <cell> 2</cell>
 <cell> 0</cell>
 <cell> 0</cell>
</row>
</table>
<section><name>I/O Placement</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Count</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>Locked</cell>
 <cell> 12</cell>
 <cell>50.00%</cell>
</row>
<row>
 <cell>Placed</cell>
 <cell> 0</cell>
 <cell>0.00%</cell>
</row>
<row>
 <cell>UnPlaced</cell>
 <cell> 12</cell>
 <cell>50.00%</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>2805</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FCCC_0_GL0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FCCC_0/GL0_INST/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>2328</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreResetP_0_MSS_HPMS_READY</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CoreResetP_0/MSS_HPMS_READY_int_RNI13UF/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>1397</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FCCC_3_GL1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FCCC_3/GL1_INST/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>408</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FCCC_1_GL0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FCCC_1/GL0_INST/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>406</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBi010_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoOlII_RNIPHQF/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>333</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FCCC_2_GL0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FCCC_2/GL0_INST/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>330</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIio1_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBlOIo/CORETSE_AHBOilo_RNINHQ8/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>296</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI1O1_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoO0o_RNIQ2P4/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>279</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBlio1_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBlOIo/CORETSE_AHBiilo_RNIH0B5/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>238</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBI0II_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBOoII/un1_CORETSE_AHBI0II_RNI5BQ8/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>198</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBO0II_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBOoII/un1_CORETSE_AHBO0II_RNIBTCF/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>124</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PHY_MDC_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>93</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreConfigP_0_APB_S_PCLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>30</cell>
 <cell>INT_NET</cell>
 <cell>Net   : OSC_0_RCOSC_25_50MHZ_O2F</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>12</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FCCC_1_GL1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FCCC_1/GL1_INST/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>1</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FCCC_3/FCCC_3_GL0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FCCC_3/GL0_INST/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>177</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBOoII/un1_CORETSE_AHBilII</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBOoII/un1_CORETSE_AHBilII</cell>
</row>
<row>
 <cell>174</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBOoII/un1_CORETSE_AHBl0II</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBOoII/un1_CORETSE_AHBl0II</cell>
</row>
<row>
 <cell>130</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBI0i1[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBl1Oo/CORETSE_AHBIOlo/un4_m1_0_a2</cell>
</row>
<row>
 <cell>128</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBlOIo/CORETSE_AHBO00o</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBlOIo/CORETSE_AHBO00o</cell>
</row>
<row>
 <cell>126</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBo1i0/un1_CORETSE_AHBOI10</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBo1i0/un1_CORETSE_AHBOI10</cell>
</row>
<row>
 <cell>111</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreAHBLite_0.matrix4x16.slavestage_3.masterDataInProg[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CoreAHBLite_0/matrix4x16/slavestage_3/masterDataInProg[0]</cell>
</row>
<row>
 <cell>101</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBlOIo/CORETSE_AHBi00o</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBlOIo/CORETSE_AHBi00o</cell>
</row>
<row>
 <cell>95</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreTSE_Webserver_MSS_0/CONFIG_PRESET_N</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST</cell>
</row>
<row>
 <cell>90</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBOoII/un1_CORETSE_AHBo0II</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBOoII/un1_CORETSE_AHBo0II</cell>
</row>
<row>
 <cell>82</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreAHBLite_0_AHBmslave3_HWDATA[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CoreAHBLite_0/matrix4x16/slavestage_3/HWDATA[0]</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>177</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBOoII/un1_CORETSE_AHBilII</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBOoII/un1_CORETSE_AHBilII</cell>
</row>
<row>
 <cell>174</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBOoII/un1_CORETSE_AHBl0II</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBOoII/un1_CORETSE_AHBl0II</cell>
</row>
<row>
 <cell>130</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBI0i1[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBl1Oo/CORETSE_AHBIOlo/un4_m1_0_a2</cell>
</row>
<row>
 <cell>128</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBlOIo/CORETSE_AHBO00o</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBlOIo/CORETSE_AHBO00o</cell>
</row>
<row>
 <cell>126</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBo1i0/un1_CORETSE_AHBOI10</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBo1i0/un1_CORETSE_AHBOI10</cell>
</row>
<row>
 <cell>111</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreAHBLite_0.matrix4x16.slavestage_3.masterDataInProg[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CoreAHBLite_0/matrix4x16/slavestage_3/masterDataInProg[0]</cell>
</row>
<row>
 <cell>101</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBlOIo/CORETSE_AHBi00o</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBlOIo/CORETSE_AHBi00o</cell>
</row>
<row>
 <cell>95</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreTSE_Webserver_MSS_0/CONFIG_PRESET_N</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST</cell>
</row>
<row>
 <cell>90</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBOoII/un1_CORETSE_AHBo0II</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBOoII/un1_CORETSE_AHBo0II</cell>
</row>
<row>
 <cell>82</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreAHBLite_0_AHBmslave3_HWDATA[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CoreAHBLite_0/matrix4x16/slavestage_3/HWDATA[0]</cell>
</row>
</table>
</doc>
