"c:\Users\Gustas\Documents\KTU\Logika\L4\L4\a\src\TestBench\cnt8_TB.vhd" VHDL work 1 0 0 -02
. . 0 0 0