INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Coding/ProgettoRetiLogiche2023/ProgettoRetiLogiche2023.sim/sim_1/synth/func/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Coding/ProgettoRetiLogiche2023/ProgettoRetiLogiche2023.srcs/sim_1/imports/testbenches/tb_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Coding/ProgettoRetiLogiche2023/ProgettoRetiLogiche2023.srcs/sim_1/imports/testbenches/tb_6.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_tb
WARNING: [VRFC 10-1194] overwriting existing secondary unit projecttb [C:/Users/andre/Coding/ProgettoRetiLogiche2023/ProgettoRetiLogiche2023.srcs/sim_1/imports/testbenches/tb_6.vhd:12]
