	component slave_template is
		port (
			clk              : in  std_logic                     := 'X';             -- clk
			reset            : in  std_logic                     := 'X';             -- reset
			slave_address    : in  std_logic_vector(8 downto 0)  := (others => 'X'); -- address
			slave_read       : in  std_logic                     := 'X';             -- read
			slave_write      : in  std_logic                     := 'X';             -- write
			slave_readdata   : out std_logic_vector(31 downto 0);                    -- readdata
			slave_writedata  : in  std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
			slave_byteenable : in  std_logic_vector(3 downto 0)  := (others => 'X'); -- byteenable
			user_dataout_0   : out std_logic_vector(31 downto 0);                    -- dataout_0
			user_dataout_1   : out std_logic_vector(31 downto 0);                    -- dataout_1
			user_dataout_2   : out std_logic_vector(31 downto 0);                    -- dataout_2
			user_dataout_3   : out std_logic_vector(31 downto 0);                    -- dataout_3
			user_dataout_4   : out std_logic_vector(31 downto 0);                    -- dataout_4
			user_dataout_5   : out std_logic_vector(31 downto 0);                    -- dataout_5
			user_dataout_6   : out std_logic_vector(31 downto 0);                    -- dataout_6
			user_dataout_7   : out std_logic_vector(31 downto 0);                    -- dataout_7
			user_dataout_8   : out std_logic_vector(31 downto 0);                    -- dataout_8
			user_dataout_9   : out std_logic_vector(31 downto 0);                    -- dataout_9
			user_dataout_10  : out std_logic_vector(31 downto 0);                    -- dataout_10
			user_dataout_11  : out std_logic_vector(31 downto 0);                    -- dataout_11
			user_dataout_12  : out std_logic_vector(31 downto 0);                    -- dataout_12
			user_dataout_13  : out std_logic_vector(31 downto 0);                    -- dataout_13
			user_dataout_14  : out std_logic_vector(31 downto 0);                    -- dataout_14
			user_dataout_15  : out std_logic_vector(31 downto 0);                    -- dataout_15
			user_datain_0    : in  std_logic_vector(31 downto 0) := (others => 'X'); -- datain_0
			user_datain_1    : in  std_logic_vector(31 downto 0) := (others => 'X'); -- datain_1
			user_datain_2    : in  std_logic_vector(31 downto 0) := (others => 'X'); -- datain_2
			user_datain_3    : in  std_logic_vector(31 downto 0) := (others => 'X'); -- datain_3
			user_datain_4    : in  std_logic_vector(31 downto 0) := (others => 'X'); -- datain_4
			user_datain_5    : in  std_logic_vector(31 downto 0) := (others => 'X'); -- datain_5
			user_datain_6    : in  std_logic_vector(31 downto 0) := (others => 'X'); -- datain_6
			user_datain_7    : in  std_logic_vector(31 downto 0) := (others => 'X'); -- datain_7
			user_datain_8    : in  std_logic_vector(31 downto 0) := (others => 'X'); -- datain_8
			user_datain_9    : in  std_logic_vector(31 downto 0) := (others => 'X'); -- datain_9
			user_datain_10   : in  std_logic_vector(31 downto 0) := (others => 'X'); -- datain_10
			user_datain_11   : in  std_logic_vector(31 downto 0) := (others => 'X'); -- datain_11
			user_datain_12   : in  std_logic_vector(31 downto 0) := (others => 'X'); -- datain_12
			user_datain_13   : in  std_logic_vector(31 downto 0) := (others => 'X'); -- datain_13
			user_datain_14   : in  std_logic_vector(31 downto 0) := (others => 'X'); -- datain_14
			user_datain_15   : in  std_logic_vector(31 downto 0) := (others => 'X')  -- datain_15
		);
	end component slave_template;

