Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Generated Block Diagram.
Rasterizing system.jpg .....
SVG Rasterization successful
Assigned Driver gpio 3.00.a for instance xps_gpio_0
xps_gpio_0 has been added to the project
ERROR:EDK:4125 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.
Assigned Driver gpio 3.00.a for instance xps_gpio_1
xps_gpio_1 has been added to the project
ERROR:EDK:4125 - IPNAME: xps_gpio, INSTANCE: xps_gpio_1, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_gpio, INSTANCE: xps_gpio_1, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral running_leds is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_gpio (running_leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\FPGA\system.mhs line 116 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_gpio (running_leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\FPGA\system.mhs line 116 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) running_leds	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Addresses Successfully
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Overriding Xilinx file <TextEditor.cfg> with local file <D:/Xilinx/14.2/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Wed Nov 05 11:34:43 2014
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-4 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-4 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@delta.tecnico.ulisboa.pt'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your license support version '2014.12' for XPS expires
   in 25 days after which you will not qualify for Xilinx software updates or
   new releases.


Parse C:/FPGA/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_BASEADDR has 10-bit value. Mpd specifies 32-bit value - C:\FPGA\system.mhs
   line 126 
INFO:EDK:4186 - Please make sure that addresses specified in binary format have
   '0b' as prefix, and adresses specified in hexadecimal format have '0x' as
   prefix. An address value with no prefix is assumed to be a decimal number.
WARNING:EDK:4107 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - base address
   C_BASEADDR (0b1111111111) is greater than high address C_HIGHADDR
   (0b0000000000) - C:\FPGA\system.mhs line 126 
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_HIGHADDR has 10-bit value. Mpd specifies 32-bit value - C:\FPGA\system.mhs
   line 127 
INFO:EDK:4186 - Please make sure that addresses specified in binary format have
   '0b' as prefix, and adresses specified in hexadecimal format have '0x' as
   prefix. An address value with no prefix is assumed to be a decimal number.
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_BASEADDR has 10-bit value. Mpd specifies 32-bit value - C:\FPGA\system.mhs
   line 126 
INFO:EDK:4186 - Please make sure that addresses specified in binary format have
   '0b' as prefix, and adresses specified in hexadecimal format have '0x' as
   prefix. An address value with no prefix is assumed to be a decimal number.
WARNING:EDK:4107 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - base address
   C_BASEADDR (0b1111111111) is greater than high address C_HIGHADDR
   (0b0000000000) - C:\FPGA\system.mhs line 126 
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_HIGHADDR has 10-bit value. Mpd specifies 32-bit value - C:\FPGA\system.mhs
   line 127 
INFO:EDK:4186 - Please make sure that addresses specified in binary format have
   '0b' as prefix, and adresses specified in hexadecimal format have '0x' as
   prefix. An address value with no prefix is assumed to be a decimal number.

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) running_leds	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb


WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in
   the system. Check Bus Interface connections and address parameters. 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:running_leds - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\FPGA\system.mhs line 120 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x00400000 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x00400000 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\FPGA\system.mhs line 76 - elaborating
IP
IPNAME:clock_generator INSTANCE:clock_generator_0 - C:\FPGA\system.mhs line 83 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - C:\FPGA\system.mhs line 23 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mb_plb - C:\FPGA\system.mhs line 37 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb - C:\FPGA\system.mhs line 44 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb - C:\FPGA\system.mhs line 51 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb_cntlr - C:\FPGA\system.mhs line 58 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb_cntlr - C:\FPGA\system.mhs line 67 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lmb_bram - C:\FPGA\system.mhs line 76 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:clock_generator_0 - C:\FPGA\system.mhs line 83 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mdm_0 - C:\FPGA\system.mhs line 98 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:proc_sys_reset_0 - C:\FPGA\system.mhs line 110 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_gpio_0 - C:\FPGA\system.mhs line 123 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:running_leds - C:\FPGA\system.mhs line 130 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 - C:\FPGA\system.mhs
line 23 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc3s1000ft256-4 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"C:/FPGA/implementation/microblaze_0_wrapper/system_microblaze_0_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb - C:\FPGA\system.mhs line 44 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc3s1000ft256-4 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file "C:/FPGA/implementation/ilmb_wrapper/system_ilmb_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb - C:\FPGA\system.mhs line 51 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc3s1000ft256-4 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file "C:/FPGA/implementation/dlmb_wrapper/system_dlmb_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\FPGA\system.mhs line 83 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc3s1000ft256-4 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/FPGA/implementation/clock_generator_0_wrapper/system_clock_generator_0_wrapp
er.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 231.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-4 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-4 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
.... Copying flowfile D:/Xilinx/14.2/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory C:/FPGA/implementation 

Using Flow File: C:/FPGA/implementation/fpga.flw 
Using Option File(s): 
 C:/FPGA/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-4 -nt timestamp -bm system.bmm
"C:/FPGA/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-4 -nt timestamp -bm system.bmm C:/FPGA/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file "C:/FPGA/implementation/system.ngc" ...
Loading design module
"C:/FPGA/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module "C:/FPGA/implementation/system_mb_plb_wrapper.ngc"...
Loading design module "C:/FPGA/implementation/system_ilmb_wrapper.ngc"...
Loading design module "C:/FPGA/implementation/system_dlmb_wrapper.ngc"...
Loading design module "C:/FPGA/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module "C:/FPGA/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module "C:/FPGA/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"C:/FPGA/implementation/system_clock_generator_0_wrapper.ngc"...
Loading design module "C:/FPGA/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"C:/FPGA/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module "C:/FPGA/implementation/system_xps_gpio_0_wrapper.ngc"...
Loading design module
"C:/FPGA/implementation/system_running_leds_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  15 sec
Total CPU time to NGDBUILD completion:   13 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-4".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@delta.tecnico.ulisboa.pt'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your license support version '2014.12' for ISE expires in
25 days after which you will not qualify for Xilinx software updates or new
releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 4 secs 
Total CPU  time at the beginning of Placer: 3 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:6cece8) REAL time: 5 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:6cece8) REAL time: 5 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:f0c393a0) REAL time: 5 secs 

Phase 4.2  Initial Clock and IO Placement
................
Phase 4.2  Initial Clock and IO Placement (Checksum:79ff61cc) REAL time: 5 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:79ff61cc) REAL time: 5 secs 

Phase 6.3  Local Placement Optimization
...............
Phase 6.3  Local Placement Optimization (Checksum:fac00920) REAL time: 5 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:fac00920) REAL time: 5 secs 

Phase 8.4  Local Placement Optimization
...........................................................................
Phase 8.4  Local Placement Optimization (Checksum:fac00920) REAL time: 7 secs 

Phase 9.28  Local Placement Optimization
Phase 9.28  Local Placement Optimization (Checksum:fac00920) REAL time: 7 secs 

Phase 10.8  Global Placement
..................................................................................................................
.......
Phase 10.8  Global Placement (Checksum:d37a1cee) REAL time: 8 secs 

Phase 11.29  Local Placement Optimization
Phase 11.29  Local Placement Optimization (Checksum:d37a1cee) REAL time: 8 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:d37a1cee) REAL time: 8 secs 

Phase 13.18  Placement Optimization
Phase 13.18  Placement Optimization (Checksum:31137188) REAL time: 11 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:31137188) REAL time: 11 secs 

Total REAL time to Placer completion: 11 secs 
Total CPU  time to Placer completion: 10 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    2
Logic Utilization:
  Number of Slice Flip Flops:         1,020 out of  15,360    6
  Number of 4 input LUTs:             2,119 out of  15,360   13
Logic Distribution:
  Number of occupied Slices:          1,441 out of   7,680   18
    Number of Slices containing only related logic:   1,441 out of   1,441 100
    Number of Slices containing unrelated logic:          0 out of   1,441   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,174 out of  15,360   14
    Number used as logic:             1,744
    Number used as a route-thru:         55
    Number used for Dual Port RAMs:     256
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     119

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 10 out of     173    5
    IOB Flip Flops:                       8
  Number of RAMB16s:                     16 out of      24   66
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     2 out of       8   25
  Number of DCMs:                         1 out of       4   25
  Number of BSCANs:                       1 out of       1  100

Average Fanout of Non-Clock Nets:                3.78

Peak Memory Usage:  344 MB
Total REAL time to MAP completion:  12 secs 
Total CPU time to MAP completion:   11 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -4
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@delta.tecnico.ulisboa.pt'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your license support version '2014.12' for ISE expires in 25 days after which you will not qualify
for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.39 2012-07-09".



Device Utilization Summary:

   Number of BSCANs                          1 out of 1     100
   Number of BUFGMUXs                        2 out of 8      25
   Number of DCMs                            1 out of 4      25
   Number of External IOBs                  10 out of 173     5
      Number of LOCed IOBs                   0 out of 10      0

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        16 out of 24     66
   Number of Slices                       1441 out of 7680   18
      Number of SLICEMs                    199 out of 3840    5



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 11242 unrouted;      REAL time: 2 secs 

Phase  2  : 9993 unrouted;      REAL time: 3 secs 

Phase  3  : 3091 unrouted;      REAL time: 4 secs 

Phase  4  : 3091 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:179, Component Switching Limit:0)     REAL time: 6 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:179, Component Switching Limit:0)     REAL time: 7 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:179, Component Switching Limit:0)     REAL time: 7 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:179, Component Switching Limit:0)     REAL time: 7 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:179, Component Switching Limit:0)     REAL time: 7 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 7 secs 

Phase 11  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 8 secs 
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 8 secs 
Total CPU time to Router completion: 7 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz |      BUFGMUX3| No   |  829 |  0.451     |  1.153      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |      BUFGMUX4| No   |  165 |  0.319     |  1.032      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   39 |  1.252     |  4.292      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.685     |  3.864      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.844ns|    18.156ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.752ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    11.986ns|     8.014ns|       0|           0
  pin" 50 MHz HIGH 50| HOLD        |     1.102ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      8.014ns|     18.156ns|            0|            0|            3|       176247|
| TS_clock_generator_0_clock_gen|     20.000ns|     18.156ns|          N/A|            0|            0|       176247|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 9 secs 
Total CPU time to PAR completion: 8 secs 

Peak Memory Usage:  305 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 5
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -4
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s1000,-4 (PRODUCTION 1.39 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 176250 paths, 0 nets, and 9781 connections

Design statistics:
   Minimum period:  18.156ns (Maximum frequency:  55.078MHz)


Analysis completed Wed Nov 05 11:40:35 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 5
Total time: 2 secs 


xflow done!
touch __xps/system_routed
xilperl D:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -4
Opened constraints file system.pcf.

Wed Nov 05 11:40:38 2014

Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 2 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@delta.tecnico.ulisboa.pt'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your license support version '2014.12' for ISE expires in
25 days after which you will not qualify for Xilinx software updates or new
releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Nov 05 11:44:58 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.2 - psf2Edward EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_BASEADDR has 10-bit value. Mpd specifies 32-bit value - C:\FPGA\system.mhs
   line 126 
WARNING:EDK:4107 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - base address
   C_BASEADDR (0b1111111111) is greater than high address C_HIGHADDR
   (0b0000000000) - C:\FPGA\system.mhs line 126 
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_HIGHADDR has 10-bit value. Mpd specifies 32-bit value - C:\FPGA\system.mhs
   line 127 
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_BASEADDR has 10-bit value. Mpd specifies 32-bit value - C:\FPGA\system.mhs
   line 126 
WARNING:EDK:4107 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - base address
   C_BASEADDR (0b1111111111) is greater than high address C_HIGHADDR
   (0b0000000000) - C:\FPGA\system.mhs line 126 
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_HIGHADDR has 10-bit value. Mpd specifies 32-bit value - C:\FPGA\system.mhs
   line 127 

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in
   the system. Check Bus Interface connections and address parameters. 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\FPGA\system.mhs line 120 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.2 - xdsgen EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_BASEADDR has 10-bit value. Mpd specifies 32-bit value - C:\FPGA\system.mhs
   line 126 
INFO:EDK:4186 - Please make sure that addresses specified in binary format have
   '0b' as prefix, and adresses specified in hexadecimal format have '0x' as
   prefix. An address value with no prefix is assumed to be a decimal number.
WARNING:EDK:4107 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - base address
   C_BASEADDR (0b1111111111) is greater than high address C_HIGHADDR
   (0b0000000000) - C:\FPGA\system.mhs line 126 
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_HIGHADDR has 10-bit value. Mpd specifies 32-bit value - C:\FPGA\system.mhs
   line 127 
INFO:EDK:4186 - Please make sure that addresses specified in binary format have
   '0b' as prefix, and adresses specified in hexadecimal format have '0x' as
   prefix. An address value with no prefix is assumed to be a decimal number.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing xps_gpio_0.jpg.....
Rasterizing running_leds.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Wed Nov 05 11:45:09 2014
 xsdk.exe -hwspec C:\FPGA\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Wed Nov 05 12:19:07 2014
 make -f system.make exporttosdk started...
make: Nada a ser feito para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Wed Nov 05 12:19:07 2014
 xsdk.exe -hwspec C:\FPGA\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 

********************************************************************************
At Local date and time: Wed Nov 05 12:24:37 2014
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-4 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-4 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@delta.tecnico.ulisboa.pt'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your license support version '2014.12' for XPS expires
   in 25 days after which you will not qualify for Xilinx software updates or
   new releases.


Parse C:/FPGA/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_BASEADDR has 10-bit value. Mpd specifies 32-bit value - C:\FPGA\system.mhs
   line 126 
INFO:EDK:4186 - Please make sure that addresses specified in binary format have
   '0b' as prefix, and adresses specified in hexadecimal format have '0x' as
   prefix. An address value with no prefix is assumed to be a decimal number.
WARNING:EDK:4107 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - base address
   C_BASEADDR (0b1111111111) is greater than high address C_HIGHADDR
   (0b0000000000) - C:\FPGA\system.mhs line 126 
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_HIGHADDR has 10-bit value. Mpd specifies 32-bit value - C:\FPGA\system.mhs
   line 127 
INFO:EDK:4186 - Please make sure that addresses specified in binary format have
   '0b' as prefix, and adresses specified in hexadecimal format have '0x' as
   prefix. An address value with no prefix is assumed to be a decimal number.
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_BASEADDR has 10-bit value. Mpd specifies 32-bit value - C:\FPGA\system.mhs
   line 126 
INFO:EDK:4186 - Please make sure that addresses specified in binary format have
   '0b' as prefix, and adresses specified in hexadecimal format have '0x' as
   prefix. An address value with no prefix is assumed to be a decimal number.
WARNING:EDK:4107 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - base address
   C_BASEADDR (0b1111111111) is greater than high address C_HIGHADDR
   (0b0000000000) - C:\FPGA\system.mhs line 126 
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_HIGHADDR has 10-bit value. Mpd specifies 32-bit value - C:\FPGA\system.mhs
   line 127 
INFO:EDK:4186 - Please make sure that addresses specified in binary format have
   '0b' as prefix, and adresses specified in hexadecimal format have '0x' as
   prefix. An address value with no prefix is assumed to be a decimal number.

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) running_leds	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb


WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in
   the system. Check Bus Interface connections and address parameters. 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:running_leds - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\FPGA\system.mhs line 120 

Performing Clock DRCs...

Performing Reset DRCs...
ERROR:EDK:4067 - INSTANCE: clock_generator_0, PORT: RST - Parameter
   C_EXT_RESET_HIGH is set to 0 while input reset port is connected to an
   ACTIVE_HIGH reset - C:\FPGA\system.mhs line 94
ERROR:EDK:4067 - INSTANCE: proc_sys_reset_0, PORT: Ext_Reset_In - Parameter
   C_EXT_RESET_HIGH is set to 0 while input reset port is connected to an
   ACTIVE_HIGH reset - C:\FPGA\system.mhs line 115
ERROR:EDK:440 - platgen failed with errors!
make: ** [implementation/system.bmm] Erro 2
Done!

********************************************************************************
At Local date and time: Wed Nov 05 12:28:00 2014
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-4 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-4 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@delta.tecnico.ulisboa.pt'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your license support version '2014.12' for XPS expires
   in 25 days after which you will not qualify for Xilinx software updates or
   new releases.


Parse C:/FPGA/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_BASEADDR has 10-bit value. Mpd specifies 32-bit value - C:\FPGA\system.mhs
   line 126 
INFO:EDK:4186 - Please make sure that addresses specified in binary format have
   '0b' as prefix, and adresses specified in hexadecimal format have '0x' as
   prefix. An address value with no prefix is assumed to be a decimal number.
WARNING:EDK:4107 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - base address
   C_BASEADDR (0b1111111111) is greater than high address C_HIGHADDR
   (0b0000000000) - C:\FPGA\system.mhs line 126 
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_HIGHADDR has 10-bit value. Mpd specifies 32-bit value - C:\FPGA\system.mhs
   line 127 
INFO:EDK:4186 - Please make sure that addresses specified in binary format have
   '0b' as prefix, and adresses specified in hexadecimal format have '0x' as
   prefix. An address value with no prefix is assumed to be a decimal number.
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_BASEADDR has 10-bit value. Mpd specifies 32-bit value - C:\FPGA\system.mhs
   line 126 
INFO:EDK:4186 - Please make sure that addresses specified in binary format have
   '0b' as prefix, and adresses specified in hexadecimal format have '0x' as
   prefix. An address value with no prefix is assumed to be a decimal number.
WARNING:EDK:4107 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - base address
   C_BASEADDR (0b1111111111) is greater than high address C_HIGHADDR
   (0b0000000000) - C:\FPGA\system.mhs line 126 
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_HIGHADDR has 10-bit value. Mpd specifies 32-bit value - C:\FPGA\system.mhs
   line 127 
INFO:EDK:4186 - Please make sure that addresses specified in binary format have
   '0b' as prefix, and adresses specified in hexadecimal format have '0x' as
   prefix. An address value with no prefix is assumed to be a decimal number.

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) running_leds	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb


WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in
   the system. Check Bus Interface connections and address parameters. 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:running_leds - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\FPGA\system.mhs line 120 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x00400000 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x00400000 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - C:\FPGA\system.mhs line 23 - Copying
cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - C:\FPGA\system.mhs line 37 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\FPGA\system.mhs line 44 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\FPGA\system.mhs line 51 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - C:\FPGA\system.mhs line 58 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - C:\FPGA\system.mhs line 67 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\FPGA\system.mhs line 76 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - C:\FPGA\system.mhs line 98 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:xps_gpio_0 - C:\FPGA\system.mhs line 123 - Copying
cache implementation netlist
IPNAME:xps_gpio INSTANCE:running_leds - C:\FPGA\system.mhs line 130 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\FPGA\system.mhs line 76 - elaborating
IP
IPNAME:clock_generator INSTANCE:clock_generator_0 - C:\FPGA\system.mhs line 83 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - C:\FPGA\system.mhs line 83 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:proc_sys_reset_0 - C:\FPGA\system.mhs line 110 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\FPGA\system.mhs line 83 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc3s1000ft256-4 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/FPGA/implementation/clock_generator_0_wrapper/system_clock_generator_0_wrapp
er.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 16.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-4 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-4 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/FPGA/implementation/fpga.flw 
Using Option File(s): 
 C:/FPGA/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-4 -nt timestamp -bm system.bmm
"C:/FPGA/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-4 -nt timestamp -bm system.bmm C:/FPGA/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file "C:/FPGA/implementation/system.ngc" ...
Loading design module
"C:/FPGA/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module "C:/FPGA/implementation/system_mb_plb_wrapper.ngc"...
Loading design module "C:/FPGA/implementation/system_ilmb_wrapper.ngc"...
Loading design module "C:/FPGA/implementation/system_dlmb_wrapper.ngc"...
Loading design module "C:/FPGA/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module "C:/FPGA/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module "C:/FPGA/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"C:/FPGA/implementation/system_clock_generator_0_wrapper.ngc"...
Loading design module "C:/FPGA/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"C:/FPGA/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module "C:/FPGA/implementation/system_xps_gpio_0_wrapper.ngc"...
Loading design module
"C:/FPGA/implementation/system_running_leds_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  14 sec
Total CPU time to NGDBUILD completion:   14 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-4".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@delta.tecnico.ulisboa.pt'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your license support version '2014.12' for ISE expires in
25 days after which you will not qualify for Xilinx software updates or new
releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 4 secs 
Total CPU  time at the beginning of Placer: 3 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:6cece8) REAL time: 5 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:6cece8) REAL time: 5 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:f0c393a0) REAL time: 5 secs 

Phase 4.2  Initial Clock and IO Placement
................
Phase 4.2  Initial Clock and IO Placement (Checksum:79ff61cc) REAL time: 5 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:79ff61cc) REAL time: 5 secs 

Phase 6.3  Local Placement Optimization
...............
Phase 6.3  Local Placement Optimization (Checksum:fac00920) REAL time: 5 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:fac00920) REAL time: 5 secs 

Phase 8.4  Local Placement Optimization
...........................................................................
Phase 8.4  Local Placement Optimization (Checksum:fac00920) REAL time: 7 secs 

Phase 9.28  Local Placement Optimization
Phase 9.28  Local Placement Optimization (Checksum:fac00920) REAL time: 7 secs 

Phase 10.8  Global Placement
..................................................................................................................
.......
Phase 10.8  Global Placement (Checksum:d37a1cee) REAL time: 8 secs 

Phase 11.29  Local Placement Optimization
Phase 11.29  Local Placement Optimization (Checksum:d37a1cee) REAL time: 8 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:d37a1cee) REAL time: 8 secs 

Phase 13.18  Placement Optimization
Phase 13.18  Placement Optimization (Checksum:31137188) REAL time: 12 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:31137188) REAL time: 12 secs 

Total REAL time to Placer completion: 13 secs 
Total CPU  time to Placer completion: 12 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    2
Logic Utilization:
  Number of Slice Flip Flops:         1,020 out of  15,360    6
  Number of 4 input LUTs:             2,119 out of  15,360   13
Logic Distribution:
  Number of occupied Slices:          1,441 out of   7,680   18
    Number of Slices containing only related logic:   1,441 out of   1,441 100
    Number of Slices containing unrelated logic:          0 out of   1,441   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,174 out of  15,360   14
    Number used as logic:             1,744
    Number used as a route-thru:         55
    Number used for Dual Port RAMs:     256
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     119

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 10 out of     173    5
    IOB Flip Flops:                       8
  Number of RAMB16s:                     16 out of      24   66
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     2 out of       8   25
  Number of DCMs:                         1 out of       4   25
  Number of BSCANs:                       1 out of       1  100

Average Fanout of Non-Clock Nets:                3.78

Peak Memory Usage:  343 MB
Total REAL time to MAP completion:  13 secs 
Total CPU time to MAP completion:   13 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -4
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@delta.tecnico.ulisboa.pt'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your license support version '2014.12' for ISE expires in 25 days after which you will not qualify
for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.39 2012-07-09".



Device Utilization Summary:

   Number of BSCANs                          1 out of 1     100
   Number of BUFGMUXs                        2 out of 8      25
   Number of DCMs                            1 out of 4      25
   Number of External IOBs                  10 out of 173     5
      Number of LOCed IOBs                   0 out of 10      0

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        16 out of 24     66
   Number of Slices                       1441 out of 7680   18
      Number of SLICEMs                    199 out of 3840    5



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 11242 unrouted;      REAL time: 2 secs 

Phase  2  : 9993 unrouted;      REAL time: 3 secs 
Trying to terminate Process...
Done!
Writing filter settings....
Done writing filter settings to:
	C:\FPGA\etc\system.filters
Done writing Tab View settings to:
	C:\FPGA\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 

********************************************************************************
At Local date and time: Wed Nov 12 11:16:49 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-4 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-4 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/teste/Desktop/FPGA/FPGA/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/teste/Desktop/FPGA/FPGA/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-4 -nt timestamp -bm system.bmm
"C:/Users/teste/Desktop/FPGA/FPGA/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: d:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-4 -nt timestamp -bm system.bmm
C:/Users/teste/Desktop/FPGA/FPGA/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/Users/teste/Desktop/FPGA/FPGA/implementation/system.ngc"
...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/implementation/system_microblaze_0_wrapper.ngc
"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/implementation/system_dlmb_cntlr_wrapper.ngc".
..
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/implementation/system_ilmb_cntlr_wrapper.ngc".
..
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/implementation/system_clock_generator_0_wrappe
r.ngc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/implementation/system_proc_sys_reset_0_wrapper
.ngc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/implementation/system_xps_gpio_0_wrapper.ngc".
..
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/implementation/system_running_leds_wrapper.ngc
"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  13 sec
Total CPU time to NGDBUILD completion:   13 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-4".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@delta.tecnico.ulisboa.pt'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your license support version '2014.12' for ISE expires in
18 days after which you will not qualify for Xilinx software updates or new
releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 3 secs 
Total CPU  time at the beginning of Placer: 3 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:67579fba) REAL time: 4 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:67579fba) REAL time: 4 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:57ae4672) REAL time: 4 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:4119edfe) REAL time: 5 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:4119edfe) REAL time: 5 secs 

Phase 6.4  Local Placement Optimization
.....................................
Phase 6.4  Local Placement Optimization (Checksum:4119edfe) REAL time: 6 secs 

Phase 7.28  Local Placement Optimization
Phase 7.28  Local Placement Optimization (Checksum:4119edfe) REAL time: 6 secs 

Phase 8.8  Global Placement
.........................................................
.........
Phase 8.8  Global Placement (Checksum:6eda4de5) REAL time: 7 secs 

Phase 9.29  Local Placement Optimization
Phase 9.29  Local Placement Optimization (Checksum:6eda4de5) REAL time: 7 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:6eda4de5) REAL time: 7 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:67e8c8f2) REAL time: 11 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:67e8c8f2) REAL time: 11 secs 

Total REAL time to Placer completion: 11 secs 
Total CPU  time to Placer completion: 10 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    2
Logic Utilization:
  Number of Slice Flip Flops:         1,020 out of  15,360    6
  Number of 4 input LUTs:             2,118 out of  15,360   13
Logic Distribution:
  Number of occupied Slices:          1,408 out of   7,680   18
    Number of Slices containing only related logic:   1,408 out of   1,408 100
    Number of Slices containing unrelated logic:          0 out of   1,408   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,173 out of  15,360   14
    Number used as logic:             1,743
    Number used as a route-thru:         55
    Number used for Dual Port RAMs:     256
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     119

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 10 out of     173    5
    IOB Flip Flops:                       8
  Number of RAMB16s:                     16 out of      24   66
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     2 out of       8   25
  Number of DCMs:                         1 out of       4   25
  Number of BSCANs:                       1 out of       1  100

Average Fanout of Non-Clock Nets:                3.78

Peak Memory Usage:  343 MB
Total REAL time to MAP completion:  12 secs 
Total CPU time to MAP completion:   11 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <d:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
d:\Xilinx\14.2\ISE_DS\ISE\;d:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -4
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@delta.tecnico.ulisboa.pt'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your license support version '2014.12' for ISE expires in 18 days after which you will not qualify
for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.39 2012-07-09".



Device Utilization Summary:

   Number of BSCANs                          1 out of 1     100
   Number of BUFGMUXs                        2 out of 8      25
   Number of DCMs                            1 out of 4      25
   Number of External IOBs                  10 out of 173     5
      Number of LOCed IOBs                  10 out of 10    100

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        16 out of 24     66
   Number of Slices                       1408 out of 7680   18
      Number of SLICEMs                    199 out of 3840    5



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 11198 unrouted;      REAL time: 3 secs 

Phase  2  : 9980 unrouted;      REAL time: 3 secs 

Phase  3  : 3107 unrouted;      REAL time: 4 secs 

Phase  4  : 3107 unrouted; (Setup:0, Hold:399, Component Switching Limit:0)     REAL time: 4 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:399, Component Switching Limit:0)     REAL time: 6 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:399, Component Switching Limit:0)     REAL time: 7 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:399, Component Switching Limit:0)     REAL time: 7 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:399, Component Switching Limit:0)     REAL time: 7 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:399, Component Switching Limit:0)     REAL time: 7 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 8 secs 

Phase 11  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 8 secs 
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 8 secs 
Total CPU time to Router completion: 8 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz |      BUFGMUX3| No   |  818 |  0.482     |  1.189      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |      BUFGMUX4| No   |  162 |  0.340     |  1.040      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   36 |  1.202     |  4.268      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  1.042     |  2.657      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.633ns|    19.367ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.737ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    15.684ns|     4.316ns|       0|           0
  pin" 50 MHz HIGH 50| HOLD        |     1.574ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     19.367ns|            0|            0|            3|       176247|
| TS_clock_generator_0_clock_gen|     20.000ns|     19.367ns|          N/A|            0|            0|       176247|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 9 secs 
Total CPU time to PAR completion: 8 secs 

Peak Memory Usage:  306 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 5
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
d:\Xilinx\14.2\ISE_DS\ISE\;d:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -4
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

d:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s1000,-4 (PRODUCTION 1.39 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 176250 paths, 0 nets, and 9747 connections

Design statistics:
   Minimum period:  19.367ns (Maximum frequency:  51.634MHz)


Analysis completed Wed Nov 12 11:17:33 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 5
Total time: 2 secs 


xflow done!
touch __xps/system_routed
xilperl d:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
d:\Xilinx\14.2\ISE_DS\ISE\;d:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -4
Opened constraints file system.pcf.

Wed Nov 12 11:17:35 2014

Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 2 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@delta.tecnico.ulisboa.pt'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your license support version '2014.12' for ISE expires in
18 days after which you will not qualify for Xilinx software updates or new
releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Nov 12 11:19:31 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.2 - psf2Edward EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_BASEADDR has 10-bit value. Mpd specifies 32-bit value -
   C:\Users\teste\Desktop\FPGA\FPGA\system.mhs line 126 
WARNING:EDK:4107 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - base address
   C_BASEADDR (0b1111111111) is greater than high address C_HIGHADDR
   (0b0000000000) - C:\Users\teste\Desktop\FPGA\FPGA\system.mhs line 126 
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_HIGHADDR has 10-bit value. Mpd specifies 32-bit value -
   C:\Users\teste\Desktop\FPGA\FPGA\system.mhs line 127 
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_BASEADDR has 10-bit value. Mpd specifies 32-bit value -
   C:\Users\teste\Desktop\FPGA\FPGA\system.mhs line 126 
WARNING:EDK:4107 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - base address
   C_BASEADDR (0b1111111111) is greater than high address C_HIGHADDR
   (0b0000000000) - C:\Users\teste\Desktop\FPGA\FPGA\system.mhs line 126 
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_HIGHADDR has 10-bit value. Mpd specifies 32-bit value -
   C:\Users\teste\Desktop\FPGA\FPGA\system.mhs line 127 

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in
   the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\Users\teste\Desktop\FPGA\FPGA\system.mhs line 120 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.2 - xdsgen EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_BASEADDR has 10-bit value. Mpd specifies 32-bit value -
   C:\Users\teste\Desktop\FPGA\FPGA\system.mhs line 126 
INFO:EDK:4186 - Please make sure that addresses specified in binary format have
   '0b' as prefix, and adresses specified in hexadecimal format have '0x' as
   prefix. An address value with no prefix is assumed to be a decimal number.
WARNING:EDK:4107 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - base address
   C_BASEADDR (0b1111111111) is greater than high address C_HIGHADDR
   (0b0000000000) - C:\Users\teste\Desktop\FPGA\FPGA\system.mhs line 126 
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_HIGHADDR has 10-bit value. Mpd specifies 32-bit value -
   C:\Users\teste\Desktop\FPGA\FPGA\system.mhs line 127 
INFO:EDK:4186 - Please make sure that addresses specified in binary format have
   '0b' as prefix, and adresses specified in hexadecimal format have '0x' as
   prefix. An address value with no prefix is assumed to be a decimal number.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing xps_gpio_0.jpg.....
Rasterizing running_leds.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Wed Nov 12 11:19:44 2014
 xsdk.exe -hwspec C:\Users\teste\Desktop\FPGA\FPGA\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Wed Nov 12 11:31:51 2014
 make -f system.make exporttosdk started...
make: Nada a ser feito para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Wed Nov 12 11:31:51 2014
 xsdk.exe -hwspec C:\Users\teste\Desktop\FPGA\FPGA\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Wed Nov 12 11:42:57 2014
 make -f system.make exporttosdk started...
make: Nada a ser feito para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Wed Nov 12 11:42:57 2014
 xsdk.exe -hwspec C:\Users\teste\Desktop\FPGA\FPGA\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\teste\Desktop\FPGA\FPGA\etc\system.filters
Done writing Tab View settings to:
	C:\Users\teste\Desktop\FPGA\FPGA\etc\system.gui
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
camera_interface_0 has been added to the project
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver generic 1.00.a for instance VGA_interface_0
VGA_interface_0 has been added to the project
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
mb2vga has been deleted from the project
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
camera2mb has been deleted from the project
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver generic 1.00.a for instance VGA_interface_0
VGA_interface_0 has been added to the project
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
camera_interface_0 has been added to the project
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 

********************************************************************************
At Local date and time: Wed Nov 12 11:54:10 2014
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-4 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-4 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@delta.tecnico.ulisboa.pt'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your license support version '2014.12' for XPS expires
   in 18 days after which you will not qualify for Xilinx software updates or
   new releases.


Parse C:/Users/teste/Desktop/FPGA/FPGA/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_BASEADDR has 10-bit value. Mpd specifies 32-bit value -
   C:\Users\teste\Desktop\FPGA\FPGA\system.mhs line 126 
INFO:EDK:4186 - Please make sure that addresses specified in binary format have
   '0b' as prefix, and adresses specified in hexadecimal format have '0x' as
   prefix. An address value with no prefix is assumed to be a decimal number.
WARNING:EDK:4107 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - base address
   C_BASEADDR (0b1111111111) is greater than high address C_HIGHADDR
   (0b0000000000) - C:\Users\teste\Desktop\FPGA\FPGA\system.mhs line 126 
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_HIGHADDR has 10-bit value. Mpd specifies 32-bit value -
   C:\Users\teste\Desktop\FPGA\FPGA\system.mhs line 127 
INFO:EDK:4186 - Please make sure that addresses specified in binary format have
   '0b' as prefix, and adresses specified in hexadecimal format have '0x' as
   prefix. An address value with no prefix is assumed to be a decimal number.
WARNING:EDK:2028 - Option "CORE_STATE" in
   C:\Users\teste\Desktop\FPGA\FPGA\pcores\VGA_interface_v1_00_a\data\VGA_interf
   ace_v2_1_0.mpd line 21  is deprecated. Please use Option ARCH_SUPPORT_MAP
   instead. 
WARNING:EDK:2028 - Option "CORE_STATE" in
   C:\Users\teste\Desktop\FPGA\FPGA\pcores\camera_interface_v1_00_a\data\camera_
   interface_v2_1_0.mpd line 21  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_BASEADDR has 10-bit value. Mpd specifies 32-bit value -
   C:\Users\teste\Desktop\FPGA\FPGA\system.mhs line 126 
INFO:EDK:4186 - Please make sure that addresses specified in binary format have
   '0b' as prefix, and adresses specified in hexadecimal format have '0x' as
   prefix. An address value with no prefix is assumed to be a decimal number.
WARNING:EDK:4107 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - base address
   C_BASEADDR (0b1111111111) is greater than high address C_HIGHADDR
   (0b0000000000) - C:\Users\teste\Desktop\FPGA\FPGA\system.mhs line 126 
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_HIGHADDR has 10-bit value. Mpd specifies 32-bit value -
   C:\Users\teste\Desktop\FPGA\FPGA\system.mhs line 127 
INFO:EDK:4186 - Please make sure that addresses specified in binary format have
   '0b' as prefix, and adresses specified in hexadecimal format have '0x' as
   prefix. An address value with no prefix is assumed to be a decimal number.

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) running_leds	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb


WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in
   the system. Check Bus Interface connections and address parameters. 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:running_leds - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\Users\teste\Desktop\FPGA\FPGA\system.mhs line 120 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x00400000 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x00400000 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\teste\Desktop\FPGA\FPGA\system.mhs line 23 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Users\teste\Desktop\FPGA\FPGA\system.mhs
line 37 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Users\teste\Desktop\FPGA\FPGA\system.mhs line
44 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Users\teste\Desktop\FPGA\FPGA\system.mhs line
51 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\Users\teste\Desktop\FPGA\FPGA\system.mhs line 58 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\Users\teste\Desktop\FPGA\FPGA\system.mhs line 67 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Users\teste\Desktop\FPGA\FPGA\system.mhs line 76 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - C:\Users\teste\Desktop\FPGA\FPGA\system.mhs line 98
- Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\teste\Desktop\FPGA\FPGA\system.mhs line 110 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:xps_gpio_0 -
C:\Users\teste\Desktop\FPGA\FPGA\system.mhs line 123 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:running_leds -
C:\Users\teste\Desktop\FPGA\FPGA\system.mhs line 130 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Users\teste\Desktop\FPGA\FPGA\system.mhs line 76 - elaborating IP
IPNAME:clock_generator INSTANCE:sclk -
C:\Users\teste\Desktop\FPGA\FPGA\system.mhs line 83 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:sclk - C:\Users\teste\Desktop\FPGA\FPGA\system.mhs line 83 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:vga_interface_0 - C:\Users\teste\Desktop\FPGA\FPGA\system.mhs line 140
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:camera_interface_0 - C:\Users\teste\Desktop\FPGA\FPGA\system.mhs line
145 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:system_sclk_wrapper INSTANCE:sclk -
C:\Users\teste\Desktop\FPGA\FPGA\system.mhs line 83 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: d:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc3s1000ft256-4 -intstyle silent -i -sd .. system_sclk_wrapper.ngc
../system_sclk_wrapper

Reading NGO file
"C:/Users/teste/Desktop/FPGA/FPGA/implementation/sclk_wrapper/system_sclk_wrappe
r.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_sclk_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_sclk_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 51.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
Trying to terminate Process...
Done!
fsl_v20_0 has been added to the project
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
fsl_v20_0 has been added to the project
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Save project successfully
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Save project successfully
Writing filter settings....
Done writing filter settings to:
	C:\Users\teste\Desktop\FPGA\FPGA\etc\system.filters
Done writing Tab View settings to:
	C:\Users\teste\Desktop\FPGA\FPGA\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Overriding Xilinx file <TextEditor.cfg> with local file <d:/Xilinx/14.2/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	C:\Users\teste\Desktop\FPGA\FPGA\etc\system.filters
Done writing Tab View settings to:
	C:\Users\teste\Desktop\FPGA\FPGA\etc\system.gui
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Save project successfully
Writing filter settings....
Done writing filter settings to:
	C:\Users\teste\Desktop\FPGA\FPGA\etc\system.filters
Done writing Tab View settings to:
	C:\Users\teste\Desktop\FPGA\FPGA\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Overriding Xilinx file <TextEditor.cfg> with local file <d:/Xilinx/14.2/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Wed Nov 19 11:30:07 2014
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-4 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-4 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@delta.tecnico.ulisboa.pt'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your license support version '2014.12' for XPS expires
   in 11 days after which you will not qualify for Xilinx software updates or
   new releases.


Parse C:/Users/teste/Desktop/FPGA/FPGA/FPGA/system.mhs ...

Read MPD definitions ...
WARNING:EDK:2028 - Option "CORE_STATE" in
   C:\Users\teste\Desktop\FPGA\FPGA\FPGA\pcores\VGA_interface_v1_00_a\data\VGA_i
   nterface_v2_1_0.mpd line 21  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 
WARNING:EDK:2028 - Option "CORE_STATE" in
   C:\Users\teste\Desktop\FPGA\FPGA\FPGA\pcores\camera_interface_v1_00_a\data\ca
   mera_interface_v2_1_0.mpd line 21  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_BASEADDR has 10-bit value. Mpd specifies 32-bit value -
   C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs line 147 
INFO:EDK:4186 - Please make sure that addresses specified in binary format have
   '0b' as prefix, and adresses specified in hexadecimal format have '0x' as
   prefix. An address value with no prefix is assumed to be a decimal number.
WARNING:EDK:4107 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - base address
   C_BASEADDR (0b1111111111) is greater than high address C_HIGHADDR
   (0b0000000000) - C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs line 147 
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_HIGHADDR has 10-bit value. Mpd specifies 32-bit value -
   C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs line 148 
INFO:EDK:4186 - Please make sure that addresses specified in binary format have
   '0b' as prefix, and adresses specified in hexadecimal format have '0x' as
   prefix. An address value with no prefix is assumed to be a decimal number.
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_BASEADDR has 10-bit value. Mpd specifies 32-bit value -
   C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs line 147 
INFO:EDK:4186 - Please make sure that addresses specified in binary format have
   '0b' as prefix, and adresses specified in hexadecimal format have '0x' as
   prefix. An address value with no prefix is assumed to be a decimal number.
WARNING:EDK:4107 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - base address
   C_BASEADDR (0b1111111111) is greater than high address C_HIGHADDR
   (0b0000000000) - C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs line 147 
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_HIGHADDR has 10-bit value. Mpd specifies 32-bit value -
   C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs line 148 
INFO:EDK:4186 - Please make sure that addresses specified in binary format have
   '0b' as prefix, and adresses specified in hexadecimal format have '0x' as
   prefix. An address value with no prefix is assumed to be a decimal number.

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'camera_interface_0_c12_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   camera2mb:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   mb2vga:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) running_leds	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb


WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in
   the system. Check Bus Interface connections and address parameters. 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:running_leds - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: camera2mb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: mb2vga - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: VGA_interface_0_v06_pin, CONNECTOR:
   net_VGA_interface_0_v06_pin - floating connection -
   C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs line 33 
WARNING:EDK:4181 - PORT: camera_interface_0_c14_pin, CONNECTOR:
   net_camera_interface_0_c14_pin - floating connection -
   C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs line 34 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR: camera2mb_FSL_S_Clk - floating
   connection -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 698 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR: mb2vga_FSL_M_Clk - floating
   connection -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 703 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs line
   141 
WARNING:EDK:4181 - PORT: FSL_S_Clk, CONNECTOR: mb2vga_FSL_S_Clk - floating
   connection -
   C:\Users\teste\Desktop\FPGA\FPGA\FPGA\pcores\VGA_interface_v1_00_a\data\VGA_i
   nterface_v2_1_0.mpd line 38 
WARNING:EDK:4181 - PORT: FSL_M_Clk, CONNECTOR: camera2mb_FSL_M_Clk - floating
   connection -
   C:\Users\teste\Desktop\FPGA\FPGA\FPGA\pcores\camera_interface_v1_00_a\data\ca
   mera_interface_v2_1_0.mpd line 47 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: camera2mb, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: mb2vga, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x00400000 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x00400000 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The camera2mb core has constraints automatically generated by XPS in
implementation/camera2mb_wrapper/camera2mb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The mb2vga core has constraints automatically generated by XPS in
implementation/mb2vga_wrapper/mb2vga_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs line 58 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs
line 65 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs
line 72 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs line 79 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs line 88 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs line 97 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs
line 119 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs line 131 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:xps_gpio_0 -
C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs line 144 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:running_leds -
C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs line 151 - Copying cache
implementation netlist
IPNAME:VGA_interface INSTANCE:vga_interface_0 -
C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs line 161 - Copying cache
implementation netlist
IPNAME:camera_interface INSTANCE:camera_interface_0 -
C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs line 175 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs line 97 - elaborating IP
IPNAME:clock_generator INSTANCE:sclk -
C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs line 104 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs line 40
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:sclk - C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs line 104 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:camera2mb - C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs line 197 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mb2vga - C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs line 204 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs line 40 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: d:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc3s1000ft256-4 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/microblaze_0_wrapper/syste
m_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_sclk_wrapper INSTANCE:sclk -
C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs line 104 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: d:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc3s1000ft256-4 -intstyle silent -i -sd .. system_sclk_wrapper.ngc
../system_sclk_wrapper

Reading NGO file
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/sclk_wrapper/system_sclk_w
rapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_sclk_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_sclk_wrapper.blc"...

NGCBUILD done.
IPNAME:system_camera2mb_wrapper INSTANCE:camera2mb -
C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs line 197 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: d:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc3s1000ft256-4 -intstyle silent -i -sd .. system_camera2mb_wrapper.ngc
../system_camera2mb_wrapper

Reading NGO file
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/camera2mb_wrapper/system_c
amera2mb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_camera2mb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_camera2mb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_mb2vga_wrapper INSTANCE:mb2vga -
C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs line 204 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: d:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc3s1000ft256-4 -intstyle silent -i -sd .. system_mb2vga_wrapper.ngc
../system_mb2vga_wrapper

Reading NGO file
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/mb2vga_wrapper/system_mb2v
ga_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_mb2vga_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_mb2vga_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 189.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-4 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-4 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-4 -nt timestamp -bm system.bmm
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: d:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-4 -nt timestamp -bm system.bmm
C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system.ngc" ...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_microblaze_0_wrappe
r.ngc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_mb_plb_wrapper.ngc"
...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_ilmb_wrapper.ngc"..
.
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_dlmb_wrapper.ngc"..
.
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_dlmb_cntlr_wrapper.
ngc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_ilmb_cntlr_wrapper.
ngc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_lmb_bram_wrapper.ng
c"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_sclk_wrapper.ngc"..
.
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_mdm_0_wrapper.ngc".
..
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_proc_sys_reset_0_wr
apper.ngc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_xps_gpio_0_wrapper.
ngc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_running_leds_wrappe
r.ngc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_vga_interface_0_wra
pper.ngc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_camera_interface_0_
wrapper.ngc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_camera2mb_wrapper.n
gc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_mb2vga_wrapper.ngc"
...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
ERROR:ConstraintSystem:300 - In file: system.ucf(5): Syntax error.  Ensure that
   the previous constraint specification was terminated with ';'.
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:   0

Total REAL time to NGDBUILD completion:  14 sec
Total CPU time to NGDBUILD completion:   14 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: ** [__xps/system_routed] Erro 1
Done!

********************************************************************************
At Local date and time: Wed Nov 19 11:36:48 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-4 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-4 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-4 -nt timestamp -bm system.bmm
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: d:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-4 -nt timestamp -bm system.bmm
C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system.ngc" ...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_microblaze_0_wrappe
r.ngc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_mb_plb_wrapper.ngc"
...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_ilmb_wrapper.ngc"..
.
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_dlmb_wrapper.ngc"..
.
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_dlmb_cntlr_wrapper.
ngc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_ilmb_cntlr_wrapper.
ngc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_lmb_bram_wrapper.ng
c"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_sclk_wrapper.ngc"..
.
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_mdm_0_wrapper.ngc".
..
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_proc_sys_reset_0_wr
apper.ngc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_xps_gpio_0_wrapper.
ngc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_running_leds_wrappe
r.ngc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_vga_interface_0_wra
pper.ngc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_camera_interface_0_
wrapper.ngc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_camera2mb_wrapper.n
gc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_mb2vga_wrapper.ngc"
...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM instance
   sclk/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM groups and period
   specifications were generated at the DCM output(s): 
   CLK0: <TIMESPEC TS_sclk_sclk_SIG_DCM0_CLK0 = PERIOD "sclk_sclk_SIG_DCM0_CLK0"
   TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  17 sec
Total CPU time to NGDBUILD completion:   17 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-4".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@delta.tecnico.ulisboa.pt'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your license support version '2014.12' for ISE expires in
11 days after which you will not qualify for Xilinx software updates or new
releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:LIT:176 - Clock buffer is designated to drive clock loads. BUFGMUX
   symbol
   "physical_group_camera_interface_0_c12_pin_BUFGP/camera_interface_0_c12_pin_BUFGP/BUFG" (output signal=camera_interface_0_c12_pin_BUFGP) has a mix of
   clock and non-clock loads. The non-clock loads are:
   Pin D of camera_interface_0/camera_interface_0/U3/U3/PXL_CLK2
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 9 secs 
Total CPU  time at the beginning of Placer: 9 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:8f83471a) REAL time: 11 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 51 IOs, 37 are locked
   and 14 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:8f83471a) REAL time: 11 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:2d511e12) REAL time: 11 secs 

Phase 4.2  Initial Clock and IO Placement
...
Phase 4.2  Initial Clock and IO Placement (Checksum:4fc8b55) REAL time: 12 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:4fc8b55) REAL time: 12 secs 

Phase 6.3  Local Placement Optimization
...
Phase 6.3  Local Placement Optimization (Checksum:f1693967) REAL time: 12 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:f1693967) REAL time: 12 secs 

Phase 8.4  Local Placement Optimization
........................
.............................................................................................................................................................
Phase 8.4  Local Placement Optimization (Checksum:f1693967) REAL time: 20 secs 

Phase 9.28  Local Placement Optimization
Phase 9.28  Local Placement Optimization (Checksum:f1693967) REAL time: 20 secs 

Phase 10.8  Global Placement
........................
.....................................................................................................................................................................................
..........
.......................
Phase 10.8  Global Placement (Checksum:101ac12) REAL time: 28 secs 

Phase 11.29  Local Placement Optimization
Phase 11.29  Local Placement Optimization (Checksum:101ac12) REAL time: 28 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:101ac12) REAL time: 28 secs 

Phase 13.18  Placement Optimization
Phase 13.18  Placement Optimization (Checksum:4e530363) REAL time: 39 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:4e530363) REAL time: 39 secs 

Total REAL time to Placer completion: 39 secs 
Total CPU  time to Placer completion: 39 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    3
Logic Utilization:
  Number of Slice Flip Flops:         1,539 out of  15,360   10
  Number of 4 input LUTs:             8,488 out of  15,360   55
Logic Distribution:
  Number of occupied Slices:          4,696 out of   7,680   61
    Number of Slices containing only related logic:   4,696 out of   4,696 100
    Number of Slices containing unrelated logic:          0 out of   4,696   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       8,596 out of  15,360   55
    Number used as logic:             3,949
    Number used as a route-thru:        108
    Number used for Dual Port RAMs:   4,352
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     187

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 51 out of     173   29
    IOB Flip Flops:                      20
  Number of RAMB16s:                     22 out of      24   91
  Number of MULT18X18s:                   5 out of      24   20
  Number of BUFGMUXs:                     5 out of       8   62
  Number of DCMs:                         1 out of       4   25
  Number of BSCANs:                       1 out of       1  100

Average Fanout of Non-Clock Nets:                5.33

Peak Memory Usage:  484 MB
Total REAL time to MAP completion:  42 secs 
Total CPU time to MAP completion:   41 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <d:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
d:\Xilinx\14.2\ISE_DS\ISE\;d:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -4
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@delta.tecnico.ulisboa.pt'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your license support version '2014.12' for ISE expires in 11 days after which you will not qualify
for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.39 2012-07-09".



Device Utilization Summary:

   Number of BSCANs                          1 out of 1     100
   Number of BUFGMUXs                        5 out of 8      62
   Number of DCMs                            1 out of 4      25
   Number of External IOBs                  51 out of 173    29
      Number of LOCed IOBs                  37 out of 51     72

   Number of MULT18X18s                      5 out of 24     20
   Number of RAMB16s                        22 out of 24     91
   Number of Slices                       4696 out of 7680   61
      Number of SLICEMs                   2559 out of 3840   66



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 5 secs 
Finished initial Timing Analysis.  REAL time: 6 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 43416 unrouted;      REAL time: 6 secs 

Phase  2  : 39507 unrouted;      REAL time: 12 secs 

Phase  3  : 11227 unrouted;      REAL time: 17 secs 

Phase  4  : 11227 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 18 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 30 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 33 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 34 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 36 secs 
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:camera_interface_0_c12_pin_BUFGP may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 36 secs 
Total CPU time to Router completion: 35 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz |      BUFGMUX3| No   | 3139 |  0.526     |  1.233      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |      BUFGMUX7| No   |  159 |  0.309     |  1.022      |
+---------------------+--------------+------+------+------------+-------------+
|camera_interface_0/c |              |      |      |            |             |
|amera_interface_0/U2 |              |      |      |            |             |
|               /sclk |      BUFGMUX4| No   |   69 |  0.273     |  0.995      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_interface_0/VGA_ |              |      |      |            |             |
| interface_0/U1/clk2 |      BUFGMUX0| No   |   25 |  0.277     |  1.045      |
+---------------------+--------------+------+------+------------+-------------+
|camera_interface_0_c |              |      |      |            |             |
|        12_pin_BUFGP |      BUFGMUX5| No   |   42 |  0.255     |  0.994      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   33 |  1.367     |  4.565      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  1.436     |  2.127      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_camera_interface_0_c12_pin = PERIOD TI | SETUP       |     0.331ns|    19.669ns|       0|           0
  MEGRP "camera_interface_0_c12_pin" 20     | HOLD        |     1.392ns|            |       0|           0
       ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sclk_sclk_SIG_DCM0_CLK0 = PERIOD TIMEG | SETUP       |     0.690ns|    19.310ns|       0|           0
  RP "sclk_sclk_SIG_DCM0_CLK0"         TS_s | HOLD        |     0.738ns|            |       0|           0
  ys_clk_pin HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    17.649ns|     2.351ns|       0|           0
  pin" 20 ns HIGH 50| HOLD        |     0.500ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     19.310ns|            0|            0|            3|       260240|
| TS_sclk_sclk_SIG_DCM0_CLK0    |     20.000ns|     19.310ns|          N/A|            0|            0|       260240|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 37 secs 
Total CPU time to PAR completion: 37 secs 

Peak Memory Usage:  436 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 6
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
d:\Xilinx\14.2\ISE_DS\ISE\;d:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -4
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

d:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s1000,-4 (PRODUCTION 1.39 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 295364 paths, 0 nets, and 31247 connections

Design statistics:
   Minimum period:  19.669ns (Maximum frequency:  50.841MHz)


Analysis completed Wed Nov 19 11:38:38 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 5
Total time: 6 secs 


xflow done!
touch __xps/system_routed
xilperl d:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
d:\Xilinx\14.2\ISE_DS\ISE\;d:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -4
Opened constraints file system.pcf.

Wed Nov 19 11:38:42 2014

Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 2 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@delta.tecnico.ulisboa.pt'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your license support version '2014.12' for ISE expires in
11 days after which you will not qualify for Xilinx software updates or new
releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Nov 19 11:41:03 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-4 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-4 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-4 -nt timestamp -bm system.bmm
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: d:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-4 -nt timestamp -bm system.bmm
C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system.ngc" ...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_microblaze_0_wrappe
r.ngc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_mb_plb_wrapper.ngc"
...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_ilmb_wrapper.ngc"..
.
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_dlmb_wrapper.ngc"..
.
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_dlmb_cntlr_wrapper.
ngc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_ilmb_cntlr_wrapper.
ngc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_lmb_bram_wrapper.ng
c"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_sclk_wrapper.ngc"..
.
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_mdm_0_wrapper.ngc".
..
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_proc_sys_reset_0_wr
apper.ngc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_xps_gpio_0_wrapper.
ngc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_running_leds_wrappe
r.ngc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_vga_interface_0_wra
pper.ngc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_camera_interface_0_
wrapper.ngc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_camera2mb_wrapper.n
gc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_mb2vga_wrapper.ngc"
...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM instance
   sclk/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM groups and period
   specifications were generated at the DCM output(s): 
   CLK0: <TIMESPEC TS_sclk_sclk_SIG_DCM0_CLK0 = PERIOD "sclk_sclk_SIG_DCM0_CLK0"
   TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  16 sec
Total CPU time to NGDBUILD completion:   16 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-4".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@delta.tecnico.ulisboa.pt'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your license support version '2014.12' for ISE expires in
11 days after which you will not qualify for Xilinx software updates or new
releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:LIT:176 - Clock buffer is designated to drive clock loads. BUFGMUX
   symbol
   "physical_group_camera_interface_0_c12_pin_BUFGP/camera_interface_0_c12_pin_BUFGP/BUFG" (output signal=camera_interface_0_c12_pin_BUFGP) has a mix of
   clock and non-clock loads. The non-clock loads are:
   Pin D of camera_interface_0/camera_interface_0/U3/U3/PXL_CLK2
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 8 secs 
Total CPU  time at the beginning of Placer: 8 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:8f83471a) REAL time: 9 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 51 IOs, 37 are locked
   and 14 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:8f83471a) REAL time: 9 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:2d511e12) REAL time: 9 secs 

Phase 4.2  Initial Clock and IO Placement
...
Phase 4.2  Initial Clock and IO Placement (Checksum:4fc8b55) REAL time: 10 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:4fc8b55) REAL time: 10 secs 

Phase 6.3  Local Placement Optimization
...
Phase 6.3  Local Placement Optimization (Checksum:f1693967) REAL time: 10 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:f1693967) REAL time: 11 secs 

Phase 8.4  Local Placement Optimization
........................
.............................................................................................................................................................
Phase 8.4  Local Placement Optimization (Checksum:f1693967) REAL time: 17 secs 

Phase 9.28  Local Placement Optimization
Phase 9.28  Local Placement Optimization (Checksum:f1693967) REAL time: 17 secs 

Phase 10.8  Global Placement
........................
.....................................................................................................................................................................................
..........
.......................
Phase 10.8  Global Placement (Checksum:101ac12) REAL time: 25 secs 

Phase 11.29  Local Placement Optimization
Phase 11.29  Local Placement Optimization (Checksum:101ac12) REAL time: 25 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:101ac12) REAL time: 25 secs 

Phase 13.18  Placement Optimization
Phase 13.18  Placement Optimization (Checksum:4e530363) REAL time: 34 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:4e530363) REAL time: 34 secs 

Total REAL time to Placer completion: 35 secs 
Total CPU  time to Placer completion: 34 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    3
Logic Utilization:
  Number of Slice Flip Flops:         1,539 out of  15,360   10
  Number of 4 input LUTs:             8,488 out of  15,360   55
Logic Distribution:
  Number of occupied Slices:          4,696 out of   7,680   61
    Number of Slices containing only related logic:   4,696 out of   4,696 100
    Number of Slices containing unrelated logic:          0 out of   4,696   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       8,596 out of  15,360   55
    Number used as logic:             3,949
    Number used as a route-thru:        108
    Number used for Dual Port RAMs:   4,352
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     187

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 51 out of     173   29
    IOB Flip Flops:                      20
  Number of RAMB16s:                     22 out of      24   91
  Number of MULT18X18s:                   5 out of      24   20
  Number of BUFGMUXs:                     5 out of       8   62
  Number of DCMs:                         1 out of       4   25
  Number of BSCANs:                       1 out of       1  100

Average Fanout of Non-Clock Nets:                5.33

Peak Memory Usage:  488 MB
Total REAL time to MAP completion:  37 secs 
Total CPU time to MAP completion:   36 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <d:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
d:\Xilinx\14.2\ISE_DS\ISE\;d:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -4
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@delta.tecnico.ulisboa.pt'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your license support version '2014.12' for ISE expires in 11 days after which you will not qualify
for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.39 2012-07-09".



Device Utilization Summary:

   Number of BSCANs                          1 out of 1     100
   Number of BUFGMUXs                        5 out of 8      62
   Number of DCMs                            1 out of 4      25
   Number of External IOBs                  51 out of 173    29
      Number of LOCed IOBs                  37 out of 51     72

   Number of MULT18X18s                      5 out of 24     20
   Number of RAMB16s                        22 out of 24     91
   Number of Slices                       4696 out of 7680   61
      Number of SLICEMs                   2559 out of 3840   66



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 5 secs 
Finished initial Timing Analysis.  REAL time: 5 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 43416 unrouted;      REAL time: 5 secs 

Phase  2  : 39507 unrouted;      REAL time: 10 secs 

Phase  3  : 11227 unrouted;      REAL time: 15 secs 

Phase  4  : 11227 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 15 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 29 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 29 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 31 secs 
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:camera_interface_0_c12_pin_BUFGP may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 31 secs 
Total CPU time to Router completion: 30 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz |      BUFGMUX3| No   | 3139 |  0.526     |  1.233      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |      BUFGMUX7| No   |  159 |  0.309     |  1.022      |
+---------------------+--------------+------+------+------------+-------------+
|camera_interface_0/c |              |      |      |            |             |
|amera_interface_0/U2 |              |      |      |            |             |
|               /sclk |      BUFGMUX4| No   |   69 |  0.273     |  0.995      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_interface_0/VGA_ |              |      |      |            |             |
| interface_0/U1/clk2 |      BUFGMUX0| No   |   25 |  0.277     |  1.045      |
+---------------------+--------------+------+------+------------+-------------+
|camera_interface_0_c |              |      |      |            |             |
|        12_pin_BUFGP |      BUFGMUX5| No   |   42 |  0.255     |  0.994      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   33 |  1.367     |  4.565      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  1.436     |  2.127      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_camera_interface_0_c12_pin = PERIOD TI | SETUP       |     0.331ns|    19.669ns|       0|           0
  MEGRP "camera_interface_0_c12_pin" 20     | HOLD        |     1.392ns|            |       0|           0
       ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sclk_sclk_SIG_DCM0_CLK0 = PERIOD TIMEG | SETUP       |     0.690ns|    19.310ns|       0|           0
  RP "sclk_sclk_SIG_DCM0_CLK0"         TS_s | HOLD        |     0.738ns|            |       0|           0
  ys_clk_pin HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    17.649ns|     2.351ns|       0|           0
  pin" 20 ns HIGH 50| HOLD        |     0.500ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     19.310ns|            0|            0|            3|       260240|
| TS_sclk_sclk_SIG_DCM0_CLK0    |     20.000ns|     19.310ns|          N/A|            0|            0|       260240|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 32 secs 
Total CPU time to PAR completion: 31 secs 

Peak Memory Usage:  436 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 6
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
d:\Xilinx\14.2\ISE_DS\ISE\;d:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -4
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

d:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s1000,-4 (PRODUCTION 1.39 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 295364 paths, 0 nets, and 31247 connections

Design statistics:
   Minimum period:  19.669ns (Maximum frequency:  50.841MHz)


Analysis completed Wed Nov 19 11:42:41 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 5
Total time: 6 secs 


xflow done!
touch __xps/system_routed
xilperl d:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
d:\Xilinx\14.2\ISE_DS\ISE\;d:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -4
Opened constraints file system.pcf.

Wed Nov 19 11:42:45 2014

Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 2 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@delta.tecnico.ulisboa.pt'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your license support version '2014.12' for ISE expires in
11 days after which you will not qualify for Xilinx software updates or new
releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\teste\Desktop\FPGA\FPGA\FPGA\etc\system.filters
Done writing Tab View settings to:
	C:\Users\teste\Desktop\FPGA\FPGA\FPGA\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 

********************************************************************************
At Local date and time: Wed Nov 19 11:45:42 2014
 make -f system.make bits started...
make: Nada a ser feito para `bits'.
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <d:/Xilinx/14.2/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Wed Nov 19 11:45:58 2014
 make -f system.make bits started...
make: Nada a ser feito para `bits'.
Done!

********************************************************************************
At Local date and time: Wed Nov 19 11:47:04 2014
 make -f system.make bits started...
make: Nada a ser feito para `bits'.
Done!

********************************************************************************
At Local date and time: Wed Nov 19 11:49:02 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.2 - psf2Edward EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:2028 - Option "CORE_STATE" in
   C:\Users\teste\Desktop\FPGA\FPGA\FPGA\pcores\VGA_interface_v1_00_a\data\VGA_i
   nterface_v2_1_0.mpd line 21  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 
WARNING:EDK:2028 - Option "CORE_STATE" in
   C:\Users\teste\Desktop\FPGA\FPGA\FPGA\pcores\camera_interface_v1_00_a\data\ca
   mera_interface_v2_1_0.mpd line 21  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_BASEADDR has 10-bit value. Mpd specifies 32-bit value -
   C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs line 147 
WARNING:EDK:4107 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - base address
   C_BASEADDR (0b1111111111) is greater than high address C_HIGHADDR
   (0b0000000000) - C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs line 147 
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_HIGHADDR has 10-bit value. Mpd specifies 32-bit value -
   C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs line 148 
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_BASEADDR has 10-bit value. Mpd specifies 32-bit value -
   C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs line 147 
WARNING:EDK:4107 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - base address
   C_BASEADDR (0b1111111111) is greater than high address C_HIGHADDR
   (0b0000000000) - C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs line 147 
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_HIGHADDR has 10-bit value. Mpd specifies 32-bit value -
   C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs line 148 

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: camera2mb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: mb2vga - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in
   the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:4181 - PORT: VGA_interface_0_v06_pin, CONNECTOR:
   net_VGA_interface_0_v06_pin - floating connection -
   C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs line 33 
WARNING:EDK:4181 - PORT: camera_interface_0_c14_pin, CONNECTOR:
   net_camera_interface_0_c14_pin - floating connection -
   C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs line 34 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR: camera2mb_FSL_S_Clk - floating
   connection -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 698 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR: mb2vga_FSL_M_Clk - floating
   connection -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 703 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs line
   141 
WARNING:EDK:4181 - PORT: FSL_S_Clk, CONNECTOR: mb2vga_FSL_S_Clk - floating
   connection -
   C:\Users\teste\Desktop\FPGA\FPGA\FPGA\pcores\VGA_interface_v1_00_a\data\VGA_i
   nterface_v2_1_0.mpd line 38 
WARNING:EDK:4181 - PORT: FSL_M_Clk, CONNECTOR: camera2mb_FSL_M_Clk - floating
   connection -
   C:\Users\teste\Desktop\FPGA\FPGA\FPGA\pcores\camera_interface_v1_00_a\data\ca
   mera_interface_v2_1_0.mpd line 47 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.2 - xdsgen EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:2028 - Option "CORE_STATE" in
   C:\Users\teste\Desktop\FPGA\FPGA\FPGA\pcores\VGA_interface_v1_00_a\data\VGA_i
   nterface_v2_1_0.mpd line 21  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 
WARNING:EDK:2028 - Option "CORE_STATE" in
   C:\Users\teste\Desktop\FPGA\FPGA\FPGA\pcores\camera_interface_v1_00_a\data\ca
   mera_interface_v2_1_0.mpd line 21  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_BASEADDR has 10-bit value. Mpd specifies 32-bit value -
   C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs line 147 
INFO:EDK:4186 - Please make sure that addresses specified in binary format have
   '0b' as prefix, and adresses specified in hexadecimal format have '0x' as
   prefix. An address value with no prefix is assumed to be a decimal number.
WARNING:EDK:4107 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - base address
   C_BASEADDR (0b1111111111) is greater than high address C_HIGHADDR
   (0b0000000000) - C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs line 147 
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_HIGHADDR has 10-bit value. Mpd specifies 32-bit value -
   C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs line 148 
INFO:EDK:4186 - Please make sure that addresses specified in binary format have
   '0b' as prefix, and adresses specified in hexadecimal format have '0x' as
   prefix. An address value with no prefix is assumed to be a decimal number.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing sclk.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing xps_gpio_0.jpg.....
Rasterizing running_leds.jpg.....
Rasterizing VGA_interface_0.jpg.....
Rasterizing camera_interface_0.jpg.....
Rasterizing camera2mb.jpg.....
Rasterizing mb2vga.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Wed Nov 19 11:49:11 2014
 xsdk.exe -hwspec C:\Users\teste\Desktop\FPGA\FPGA\FPGA\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Wed Nov 19 11:54:26 2014
 make -f system.make bits started...
make: Nada a ser feito para `bits'.
Done!

********************************************************************************
At Local date and time: Wed Nov 19 11:54:48 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-4 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-4 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-4 -nt timestamp -bm system.bmm
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: d:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-4 -nt timestamp -bm system.bmm
C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system.ngc" ...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_microblaze_0_wrappe
r.ngc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_mb_plb_wrapper.ngc"
...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_ilmb_wrapper.ngc"..
.
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_dlmb_wrapper.ngc"..
.
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_dlmb_cntlr_wrapper.
ngc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_ilmb_cntlr_wrapper.
ngc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_lmb_bram_wrapper.ng
c"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_sclk_wrapper.ngc"..
.
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_mdm_0_wrapper.ngc".
..
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_proc_sys_reset_0_wr
apper.ngc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_xps_gpio_0_wrapper.
ngc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_running_leds_wrappe
r.ngc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_vga_interface_0_wra
pper.ngc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_camera_interface_0_
wrapper.ngc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_camera2mb_wrapper.n
gc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_mb2vga_wrapper.ngc"
...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM instance
   sclk/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM groups and period
   specifications were generated at the DCM output(s): 
   CLK0: <TIMESPEC TS_sclk_sclk_SIG_DCM0_CLK0 = PERIOD "sclk_sclk_SIG_DCM0_CLK0"
   TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  15 sec
Total CPU time to NGDBUILD completion:   15 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-4".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@delta.tecnico.ulisboa.pt'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your license support version '2014.12' for ISE expires in
11 days after which you will not qualify for Xilinx software updates or new
releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:LIT:176 - Clock buffer is designated to drive clock loads. BUFGMUX
   symbol
   "physical_group_camera_interface_0_c12_pin_BUFGP/camera_interface_0_c12_pin_BUFGP/BUFG" (output signal=camera_interface_0_c12_pin_BUFGP) has a mix of
   clock and non-clock loads. The non-clock loads are:
   Pin D of camera_interface_0/camera_interface_0/U3/U3/PXL_CLK2
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 8 secs 
Total CPU  time at the beginning of Placer: 8 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:8f83471a) REAL time: 10 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 51 IOs, 37 are locked
   and 14 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:8f83471a) REAL time: 10 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:2d511e12) REAL time: 10 secs 

Phase 4.2  Initial Clock and IO Placement
...
Phase 4.2  Initial Clock and IO Placement (Checksum:4fc8b55) REAL time: 11 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:4fc8b55) REAL time: 11 secs 

Phase 6.3  Local Placement Optimization
...
Phase 6.3  Local Placement Optimization (Checksum:f1693967) REAL time: 11 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:f1693967) REAL time: 11 secs 

Phase 8.4  Local Placement Optimization
........................
.............................................................................................................................................................
Phase 8.4  Local Placement Optimization (Checksum:f1693967) REAL time: 18 secs 

Phase 9.28  Local Placement Optimization
Phase 9.28  Local Placement Optimization (Checksum:f1693967) REAL time: 18 secs 

Phase 10.8  Global Placement
........................
.....................................................................................................................................................................................
..........
.......................
Phase 10.8  Global Placement (Checksum:101ac12) REAL time: 26 secs 

Phase 11.29  Local Placement Optimization
Phase 11.29  Local Placement Optimization (Checksum:101ac12) REAL time: 26 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:101ac12) REAL time: 26 secs 

Phase 13.18  Placement Optimization
Phase 13.18  Placement Optimization (Checksum:4e530363) REAL time: 35 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:4e530363) REAL time: 35 secs 

Total REAL time to Placer completion: 36 secs 
Total CPU  time to Placer completion: 36 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    3
Logic Utilization:
  Number of Slice Flip Flops:         1,539 out of  15,360   10
  Number of 4 input LUTs:             8,488 out of  15,360   55
Logic Distribution:
  Number of occupied Slices:          4,696 out of   7,680   61
    Number of Slices containing only related logic:   4,696 out of   4,696 100
    Number of Slices containing unrelated logic:          0 out of   4,696   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       8,596 out of  15,360   55
    Number used as logic:             3,949
    Number used as a route-thru:        108
    Number used for Dual Port RAMs:   4,352
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     187

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 51 out of     173   29
    IOB Flip Flops:                      20
  Number of RAMB16s:                     22 out of      24   91
  Number of MULT18X18s:                   5 out of      24   20
  Number of BUFGMUXs:                     5 out of       8   62
  Number of DCMs:                         1 out of       4   25
  Number of BSCANs:                       1 out of       1  100

Average Fanout of Non-Clock Nets:                5.33

Peak Memory Usage:  488 MB
Total REAL time to MAP completion:  38 secs 
Total CPU time to MAP completion:   38 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <d:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
d:\Xilinx\14.2\ISE_DS\ISE\;d:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -4
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@delta.tecnico.ulisboa.pt'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your license support version '2014.12' for ISE expires in 11 days after which you will not qualify
for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.39 2012-07-09".



Device Utilization Summary:

   Number of BSCANs                          1 out of 1     100
   Number of BUFGMUXs                        5 out of 8      62
   Number of DCMs                            1 out of 4      25
   Number of External IOBs                  51 out of 173    29
      Number of LOCed IOBs                  37 out of 51     72

   Number of MULT18X18s                      5 out of 24     20
   Number of RAMB16s                        22 out of 24     91
   Number of Slices                       4696 out of 7680   61
      Number of SLICEMs                   2559 out of 3840   66



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 4 secs 
Finished initial Timing Analysis.  REAL time: 5 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 43416 unrouted;      REAL time: 5 secs 

Phase  2  : 39507 unrouted;      REAL time: 10 secs 

Phase  3  : 11227 unrouted;      REAL time: 14 secs 

Phase  4  : 11227 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 15 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 27 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 29 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 30 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 31 secs 
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:camera_interface_0_c12_pin_BUFGP may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 31 secs 
Total CPU time to Router completion: 31 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz |      BUFGMUX3| No   | 3139 |  0.526     |  1.233      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |      BUFGMUX7| No   |  159 |  0.309     |  1.022      |
+---------------------+--------------+------+------+------------+-------------+
|camera_interface_0/c |              |      |      |            |             |
|amera_interface_0/U2 |              |      |      |            |             |
|               /sclk |      BUFGMUX4| No   |   69 |  0.273     |  0.995      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_interface_0/VGA_ |              |      |      |            |             |
| interface_0/U1/clk2 |      BUFGMUX0| No   |   25 |  0.277     |  1.045      |
+---------------------+--------------+------+------+------------+-------------+
|camera_interface_0_c |              |      |      |            |             |
|        12_pin_BUFGP |      BUFGMUX5| No   |   42 |  0.255     |  0.994      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   33 |  1.367     |  4.565      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  1.436     |  2.127      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_camera_interface_0_c12_pin = PERIOD TI | SETUP       |     0.331ns|    19.669ns|       0|           0
  MEGRP "camera_interface_0_c12_pin" 20     | HOLD        |     1.392ns|            |       0|           0
       ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sclk_sclk_SIG_DCM0_CLK0 = PERIOD TIMEG | SETUP       |     0.690ns|    19.310ns|       0|           0
  RP "sclk_sclk_SIG_DCM0_CLK0"         TS_s | HOLD        |     0.738ns|            |       0|           0
  ys_clk_pin HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    17.649ns|     2.351ns|       0|           0
  pin" 20 ns HIGH 50| HOLD        |     0.500ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     19.310ns|            0|            0|            3|       260240|
| TS_sclk_sclk_SIG_DCM0_CLK0    |     20.000ns|     19.310ns|          N/A|            0|            0|       260240|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 33 secs 
Total CPU time to PAR completion: 32 secs 

Peak Memory Usage:  437 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 6
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
d:\Xilinx\14.2\ISE_DS\ISE\;d:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -4
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

d:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s1000,-4 (PRODUCTION 1.39 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 295364 paths, 0 nets, and 31247 connections

Design statistics:
   Minimum period:  19.669ns (Maximum frequency:  50.841MHz)


Analysis completed Wed Nov 19 11:56:28 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 5
Total time: 6 secs 


xflow done!
touch __xps/system_routed
xilperl d:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
d:\Xilinx\14.2\ISE_DS\ISE\;d:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -4
Opened constraints file system.pcf.

Wed Nov 19 11:56:33 2014

Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 2 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@delta.tecnico.ulisboa.pt'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your license support version '2014.12' for ISE expires in
11 days after which you will not qualify for Xilinx software updates or new
releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Nov 19 11:57:10 2014
 make -f system.make exporttosdk started...
Done!

********************************************************************************
At Local date and time: Wed Nov 19 11:57:10 2014
 xsdk.exe -hwspec C:\Users\teste\Desktop\FPGA\FPGA\FPGA\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Wed Nov 19 11:58:53 2014
 make -f system.make exporttosdk started...
make: Nada a ser feito para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Wed Nov 19 11:58:53 2014
 xsdk.exe -hwspec C:\Users\teste\Desktop\FPGA\FPGA\FPGA\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Wed Nov 19 12:02:55 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-4 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-4 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-4 -nt timestamp -bm system.bmm
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: d:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-4 -nt timestamp -bm system.bmm
C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system.ngc" ...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_microblaze_0_wrappe
r.ngc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_mb_plb_wrapper.ngc"
...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_ilmb_wrapper.ngc"..
.
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_dlmb_wrapper.ngc"..
.
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_dlmb_cntlr_wrapper.
ngc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_ilmb_cntlr_wrapper.
ngc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_lmb_bram_wrapper.ng
c"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_sclk_wrapper.ngc"..
.
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_mdm_0_wrapper.ngc".
..
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_proc_sys_reset_0_wr
apper.ngc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_xps_gpio_0_wrapper.
ngc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_running_leds_wrappe
r.ngc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_vga_interface_0_wra
pper.ngc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_camera_interface_0_
wrapper.ngc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_camera2mb_wrapper.n
gc"...
Loading design module
"C:/Users/teste/Desktop/FPGA/FPGA/FPGA/implementation/system_mb2vga_wrapper.ngc"
...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM instance
   sclk/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM groups and period
   specifications were generated at the DCM output(s): 
   CLK0: <TIMESPEC TS_sclk_sclk_SIG_DCM0_CLK0 = PERIOD "sclk_sclk_SIG_DCM0_CLK0"
   TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  15 sec
Total CPU time to NGDBUILD completion:   15 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-4".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@delta.tecnico.ulisboa.pt'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your license support version '2014.12' for ISE expires in
11 days after which you will not qualify for Xilinx software updates or new
releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:LIT:176 - Clock buffer is designated to drive clock loads. BUFGMUX
   symbol
   "physical_group_camera_interface_0_c12_pin_BUFGP/camera_interface_0_c12_pin_BUFGP/BUFG" (output signal=camera_interface_0_c12_pin_BUFGP) has a mix of
   clock and non-clock loads. The non-clock loads are:
   Pin D of camera_interface_0/camera_interface_0/U3/U3/PXL_CLK2
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 8 secs 
Total CPU  time at the beginning of Placer: 8 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:8f83471a) REAL time: 10 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 51 IOs, 37 are locked
   and 14 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:8f83471a) REAL time: 10 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:2d511e12) REAL time: 10 secs 

Phase 4.2  Initial Clock and IO Placement
...
Phase 4.2  Initial Clock and IO Placement (Checksum:4fc8b55) REAL time: 11 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:4fc8b55) REAL time: 11 secs 

Phase 6.3  Local Placement Optimization
...
Phase 6.3  Local Placement Optimization (Checksum:f1693967) REAL time: 11 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:f1693967) REAL time: 11 secs 

Phase 8.4  Local Placement Optimization
........................
.............................................................................................................................................................
Phase 8.4  Local Placement Optimization (Checksum:f1693967) REAL time: 18 secs 

Phase 9.28  Local Placement Optimization
Phase 9.28  Local Placement Optimization (Checksum:f1693967) REAL time: 18 secs 

Phase 10.8  Global Placement
........................
.....................................................................................................................................................................................
..........
.......................
Phase 10.8  Global Placement (Checksum:101ac12) REAL time: 26 secs 

Phase 11.29  Local Placement Optimization
Phase 11.29  Local Placement Optimization (Checksum:101ac12) REAL time: 26 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:101ac12) REAL time: 26 secs 

Phase 13.18  Placement Optimization
Phase 13.18  Placement Optimization (Checksum:4e530363) REAL time: 35 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:4e530363) REAL time: 36 secs 

Total REAL time to Placer completion: 36 secs 
Total CPU  time to Placer completion: 36 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    3
Logic Utilization:
  Number of Slice Flip Flops:         1,539 out of  15,360   10
  Number of 4 input LUTs:             8,488 out of  15,360   55
Logic Distribution:
  Number of occupied Slices:          4,696 out of   7,680   61
    Number of Slices containing only related logic:   4,696 out of   4,696 100
    Number of Slices containing unrelated logic:          0 out of   4,696   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       8,596 out of  15,360   55
    Number used as logic:             3,949
    Number used as a route-thru:        108
    Number used for Dual Port RAMs:   4,352
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     187

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 51 out of     173   29
    IOB Flip Flops:                      20
  Number of RAMB16s:                     22 out of      24   91
  Number of MULT18X18s:                   5 out of      24   20
  Number of BUFGMUXs:                     5 out of       8   62
  Number of DCMs:                         1 out of       4   25
  Number of BSCANs:                       1 out of       1  100

Average Fanout of Non-Clock Nets:                5.33

Peak Memory Usage:  485 MB
Total REAL time to MAP completion:  38 secs 
Total CPU time to MAP completion:   38 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <d:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
d:\Xilinx\14.2\ISE_DS\ISE\;d:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -4
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@delta.tecnico.ulisboa.pt'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your license support version '2014.12' for ISE expires in 11 days after which you will not qualify
for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.39 2012-07-09".



Device Utilization Summary:

   Number of BSCANs                          1 out of 1     100
   Number of BUFGMUXs                        5 out of 8      62
   Number of DCMs                            1 out of 4      25
   Number of External IOBs                  51 out of 173    29
      Number of LOCed IOBs                  37 out of 51     72

   Number of MULT18X18s                      5 out of 24     20
   Number of RAMB16s                        22 out of 24     91
   Number of Slices                       4696 out of 7680   61
      Number of SLICEMs                   2559 out of 3840   66



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 5 secs 
Finished initial Timing Analysis.  REAL time: 5 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 43416 unrouted;      REAL time: 5 secs 

Phase  2  : 39507 unrouted;      REAL time: 10 secs 

Phase  3  : 11227 unrouted;      REAL time: 15 secs 

Phase  4  : 11227 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 15 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 27 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 30 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 30 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 32 secs 
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:camera_interface_0_c12_pin_BUFGP may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 32 secs 
Total CPU time to Router completion: 31 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz |      BUFGMUX3| No   | 3139 |  0.526     |  1.233      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |      BUFGMUX7| No   |  159 |  0.309     |  1.022      |
+---------------------+--------------+------+------+------------+-------------+
|camera_interface_0/c |              |      |      |            |             |
|amera_interface_0/U2 |              |      |      |            |             |
|               /sclk |      BUFGMUX4| No   |   69 |  0.273     |  0.995      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_interface_0/VGA_ |              |      |      |            |             |
| interface_0/U1/clk2 |      BUFGMUX0| No   |   25 |  0.277     |  1.045      |
+---------------------+--------------+------+------+------------+-------------+
|camera_interface_0_c |              |      |      |            |             |
|        12_pin_BUFGP |      BUFGMUX5| No   |   42 |  0.255     |  0.994      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   33 |  1.367     |  4.565      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  1.436     |  2.127      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_camera_interface_0_c12_pin = PERIOD TI | SETUP       |     0.331ns|    19.669ns|       0|           0
  MEGRP "camera_interface_0_c12_pin" 20     | HOLD        |     1.392ns|            |       0|           0
       ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sclk_sclk_SIG_DCM0_CLK0 = PERIOD TIMEG | SETUP       |     0.690ns|    19.310ns|       0|           0
  RP "sclk_sclk_SIG_DCM0_CLK0"         TS_s | HOLD        |     0.738ns|            |       0|           0
  ys_clk_pin HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    17.649ns|     2.351ns|       0|           0
  pin" 20 ns HIGH 50| HOLD        |     0.500ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     19.310ns|            0|            0|            3|       260240|
| TS_sclk_sclk_SIG_DCM0_CLK0    |     20.000ns|     19.310ns|          N/A|            0|            0|       260240|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 33 secs 
Total CPU time to PAR completion: 33 secs 

Peak Memory Usage:  436 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 6
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
d:\Xilinx\14.2\ISE_DS\ISE\;d:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -4
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

d:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s1000,-4 (PRODUCTION 1.39 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 295364 paths, 0 nets, and 31247 connections

Design statistics:
   Minimum period:  19.669ns (Maximum frequency:  50.841MHz)


Analysis completed Wed Nov 19 12:04:36 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 5
Total time: 6 secs 


xflow done!
touch __xps/system_routed
xilperl d:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
d:\Xilinx\14.2\ISE_DS\ISE\;d:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -4
Opened constraints file system.pcf.

Wed Nov 19 12:04:40 2014

Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 2 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@delta.tecnico.ulisboa.pt'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your license support version '2014.12' for ISE expires in
11 days after which you will not qualify for Xilinx software updates or new
releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Nov 19 12:05:54 2014
 make -f system.make exporttosdk started...
Done!

********************************************************************************
At Local date and time: Wed Nov 19 12:05:54 2014
 xsdk.exe -hwspec C:\Users\teste\Desktop\FPGA\FPGA\FPGA\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Wed Nov 19 12:17:25 2014
 make -f system.make bits started...
make: Nada a ser feito para `bits'.
Done!

********************************************************************************
At Local date and time: Wed Nov 19 12:17:46 2014
 make -f system.make exporttosdk started...
make: Nada a ser feito para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Wed Nov 19 12:17:46 2014
 xsdk.exe -hwspec C:\Users\teste\Desktop\FPGA\FPGA\FPGA\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Wed Nov 19 12:27:02 2014
 make -f system.make exporttosdk started...
make: Nada a ser feito para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Wed Nov 19 12:27:02 2014
 xsdk.exe -hwspec C:\Users\teste\Desktop\FPGA\FPGA\FPGA\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\teste\Desktop\FPGA\FPGA\FPGA\etc\system.filters
Done writing Tab View settings to:
	C:\Users\teste\Desktop\FPGA\FPGA\FPGA\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 

********************************************************************************
At Local date and time: Wed Dec 17 11:23:10 2014
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_sclk_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_xps_gpio_0_wrapper.ngc implementation/system_running_leds_wrapper.ngc implementation/system_vga_interface_0_wrapper.ngc implementation/system_camera_interface_0_wrapper.ngc implementation/system_camera2mb_wrapper.ngc implementation/system_mb2vga_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!

********************************************************************************
At Local date and time: Wed Dec 17 11:34:16 2014
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-4 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-4 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@delta.tecnico.ulisboa.pt'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/FPGA_leet/system.mhs ...

Read MPD definitions ...
WARNING:EDK:2028 - Option "CORE_STATE" in
   C:\FPGA_leet\pcores\VGA_interface_v1_00_a\data\VGA_interface_v2_1_0.mpd line
   21  is deprecated. Please use Option ARCH_SUPPORT_MAP instead. 
WARNING:EDK:2028 - Option "CORE_STATE" in
   C:\FPGA_leet\pcores\camera_interface_v1_00_a\data\camera_interface_v2_1_0.mpd
   line 21  is deprecated. Please use Option ARCH_SUPPORT_MAP instead. 
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_BASEADDR has 10-bit value. Mpd specifies 32-bit value -
   C:\FPGA_leet\system.mhs line 147 
INFO:EDK:4186 - Please make sure that addresses specified in binary format have
   '0b' as prefix, and adresses specified in hexadecimal format have '0x' as
   prefix. An address value with no prefix is assumed to be a decimal number.
WARNING:EDK:4107 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - base address
   C_BASEADDR (0b1111111111) is greater than high address C_HIGHADDR
   (0b0000000000) - C:\FPGA_leet\system.mhs line 147 
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_HIGHADDR has 10-bit value. Mpd specifies 32-bit value -
   C:\FPGA_leet\system.mhs line 148 
INFO:EDK:4186 - Please make sure that addresses specified in binary format have
   '0b' as prefix, and adresses specified in hexadecimal format have '0x' as
   prefix. An address value with no prefix is assumed to be a decimal number.
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_BASEADDR has 10-bit value. Mpd specifies 32-bit value -
   C:\FPGA_leet\system.mhs line 147 
INFO:EDK:4186 - Please make sure that addresses specified in binary format have
   '0b' as prefix, and adresses specified in hexadecimal format have '0x' as
   prefix. An address value with no prefix is assumed to be a decimal number.
WARNING:EDK:4107 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - base address
   C_BASEADDR (0b1111111111) is greater than high address C_HIGHADDR
   (0b0000000000) - C:\FPGA_leet\system.mhs line 147 
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_HIGHADDR has 10-bit value. Mpd specifies 32-bit value -
   C:\FPGA_leet\system.mhs line 148 
INFO:EDK:4186 - Please make sure that addresses specified in binary format have
   '0b' as prefix, and adresses specified in hexadecimal format have '0x' as
   prefix. An address value with no prefix is assumed to be a decimal number.

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'camera_interface_0_c12_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   camera2mb:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   mb2vga:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) running_leds	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb


WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in
   the system. Check Bus Interface connections and address parameters. 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:running_leds - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: camera2mb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: mb2vga - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: VGA_interface_0_v06_pin, CONNECTOR:
   net_VGA_interface_0_v06_pin - floating connection - C:\FPGA_leet\system.mhs
   line 33 
WARNING:EDK:4181 - PORT: camera_interface_0_c14_pin, CONNECTOR:
   net_camera_interface_0_c14_pin - floating connection -
   C:\FPGA_leet\system.mhs line 34 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR: camera2mb_FSL_S_Clk - floating
   connection -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 698 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR: mb2vga_FSL_M_Clk - floating
   connection -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 703 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\FPGA_leet\system.mhs line 141 
WARNING:EDK:4181 - PORT: FSL_S_Clk, CONNECTOR: mb2vga_FSL_S_Clk - floating
   connection -
   C:\FPGA_leet\pcores\VGA_interface_v1_00_a\data\VGA_interface_v2_1_0.mpd line
   38 
WARNING:EDK:4181 - PORT: FSL_M_Clk, CONNECTOR: camera2mb_FSL_M_Clk - floating
   connection -
   C:\FPGA_leet\pcores\camera_interface_v1_00_a\data\camera_interface_v2_1_0.mpd
   line 47 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: camera2mb, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: mb2vga, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x00400000 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x00400000 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The camera2mb core has constraints automatically generated by XPS in
implementation/camera2mb_wrapper/camera2mb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The mb2vga core has constraints automatically generated by XPS in
implementation/mb2vga_wrapper/mb2vga_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\FPGA_leet\system.mhs line 97 -
elaborating IP
IPNAME:clock_generator INSTANCE:sclk - C:\FPGA_leet\system.mhs line 104 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - C:\FPGA_leet\system.mhs line 40 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mb_plb - C:\FPGA_leet\system.mhs line 58 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb - C:\FPGA_leet\system.mhs line 65 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb - C:\FPGA_leet\system.mhs line 72 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb_cntlr - C:\FPGA_leet\system.mhs line 79 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb_cntlr - C:\FPGA_leet\system.mhs line 88 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lmb_bram - C:\FPGA_leet\system.mhs line 97 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:sclk - C:\FPGA_leet\system.mhs line 104 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mdm_0 - C:\FPGA_leet\system.mhs line 119 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:proc_sys_reset_0 - C:\FPGA_leet\system.mhs line 131 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_gpio_0 - C:\FPGA_leet\system.mhs line 144 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:running_leds - C:\FPGA_leet\system.mhs line 151 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:vga_interface_0 - C:\FPGA_leet\system.mhs line 161 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:camera_interface_0 - C:\FPGA_leet\system.mhs line 175 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:camera2mb - C:\FPGA_leet\system.mhs line 197 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mb2vga - C:\FPGA_leet\system.mhs line 204 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\FPGA_leet\system.mhs line 40 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: d:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc3s1000ft256-4 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"C:/FPGA_leet/implementation/microblaze_0_wrapper/system_microblaze_0_wrapper.ng
c" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb - C:\FPGA_leet\system.mhs line 65 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: d:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc3s1000ft256-4 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"C:/FPGA_leet/implementation/ilmb_wrapper/system_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb - C:\FPGA_leet\system.mhs line 72 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: d:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc3s1000ft256-4 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"C:/FPGA_leet/implementation/dlmb_wrapper/system_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_sclk_wrapper INSTANCE:sclk - C:\FPGA_leet\system.mhs line 104 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: d:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc3s1000ft256-4 -intstyle silent -i -sd .. system_sclk_wrapper.ngc
../system_sclk_wrapper

Reading NGO file
"C:/FPGA_leet/implementation/sclk_wrapper/system_sclk_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_sclk_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_sclk_wrapper.blc"...

NGCBUILD done.
IPNAME:system_camera2mb_wrapper INSTANCE:camera2mb - C:\FPGA_leet\system.mhs
line 197 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: d:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc3s1000ft256-4 -intstyle silent -i -sd .. system_camera2mb_wrapper.ngc
../system_camera2mb_wrapper

Reading NGO file
"C:/FPGA_leet/implementation/camera2mb_wrapper/system_camera2mb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_camera2mb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_camera2mb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_mb2vga_wrapper INSTANCE:mb2vga - C:\FPGA_leet\system.mhs line 204
- Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: d:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc3s1000ft256-4 -intstyle silent -i -sd .. system_mb2vga_wrapper.ngc
../system_mb2vga_wrapper

Reading NGO file
"C:/FPGA_leet/implementation/mb2vga_wrapper/system_mb2vga_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_mb2vga_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_mb2vga_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 304.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
Overriding Xilinx file <TextEditor.cfg> with local file <d:/Xilinx/14.2/ISE_DS/EDK/data/TextEditor.cfg>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-4 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-4 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
.... Copying flowfile d:/Xilinx/14.2/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory C:/FPGA_leet/implementation 

Using Flow File: C:/FPGA_leet/implementation/fpga.flw 
Using Option File(s): 
 C:/FPGA_leet/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-4 -nt timestamp -bm system.bmm
"C:/FPGA_leet/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: d:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-4 -nt timestamp -bm system.bmm
C:/FPGA_leet/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/FPGA_leet/implementation/system.ngc" ...
Loading design module
"C:/FPGA_leet/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module "C:/FPGA_leet/implementation/system_mb_plb_wrapper.ngc"...
Loading design module "C:/FPGA_leet/implementation/system_ilmb_wrapper.ngc"...
Loading design module "C:/FPGA_leet/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"C:/FPGA_leet/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/FPGA_leet/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/FPGA_leet/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module "C:/FPGA_leet/implementation/system_sclk_wrapper.ngc"...
Loading design module "C:/FPGA_leet/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"C:/FPGA_leet/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/FPGA_leet/implementation/system_xps_gpio_0_wrapper.ngc"...
Loading design module
"C:/FPGA_leet/implementation/system_running_leds_wrapper.ngc"...
Loading design module
"C:/FPGA_leet/implementation/system_vga_interface_0_wrapper.ngc"...
Loading design module
"C:/FPGA_leet/implementation/system_camera_interface_0_wrapper.ngc"...
Loading design module
"C:/FPGA_leet/implementation/system_camera2mb_wrapper.ngc"...
Loading design module "C:/FPGA_leet/implementation/system_mb2vga_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM instance
   sclk/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM groups and period
   specifications were generated at the DCM output(s): 
   CLK0: <TIMESPEC TS_sclk_sclk_SIG_DCM0_CLK0 = PERIOD "sclk_sclk_SIG_DCM0_CLK0"
   TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  16 sec
Total CPU time to NGDBUILD completion:   15 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-4".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@delta.tecnico.ulisboa.pt'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:LIT:176 - Clock buffer is designated to drive clock loads. BUFGMUX
   symbol
   "physical_group_camera_interface_0_c12_pin_BUFGP/camera_interface_0_c12_pin_BUFGP/BUFG" (output signal=camera_interface_0_c12_pin_BUFGP) has a mix of
   clock and non-clock loads. The non-clock loads are:
   Pin D of camera_interface_0/camera_interface_0/U3/U3/PXL_CLK2
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 11 secs 
Total CPU  time at the beginning of Placer: 8 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:29b0d212) REAL time: 13 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 51 IOs, 37 are locked
   and 14 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:29b0d212) REAL time: 13 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:1800922a) REAL time: 13 secs 

Phase 4.2  Initial Clock and IO Placement
...
Phase 4.2  Initial Clock and IO Placement (Checksum:4acc74e1) REAL time: 14 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:4acc74e1) REAL time: 14 secs 

Phase 6.3  Local Placement Optimization
...
Phase 6.3  Local Placement Optimization (Checksum:679bf3a3) REAL time: 14 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:679bf3a3) REAL time: 14 secs 

Phase 8.4  Local Placement Optimization
.......................
..................................................................................................................................................................
Phase 8.4  Local Placement Optimization (Checksum:679bf3a3) REAL time: 21 secs 

Phase 9.28  Local Placement Optimization
Phase 9.28  Local Placement Optimization (Checksum:679bf3a3) REAL time: 21 secs 

Phase 10.8  Global Placement
........................
....................................
...........................................
.....................
Phase 10.8  Global Placement (Checksum:764297cb) REAL time: 28 secs 

Phase 11.29  Local Placement Optimization
Phase 11.29  Local Placement Optimization (Checksum:764297cb) REAL time: 28 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:764297cb) REAL time: 28 secs 

Phase 13.18  Placement Optimization
Phase 13.18  Placement Optimization (Checksum:e3fcfadf) REAL time: 38 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:e3fcfadf) REAL time: 38 secs 

Total REAL time to Placer completion: 39 secs 
Total CPU  time to Placer completion: 35 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:   22
Logic Utilization:
  Number of Slice Flip Flops:         1,562 out of  15,360   10
  Number of 4 input LUTs:             8,522 out of  15,360   55
Logic Distribution:
  Number of occupied Slices:          4,702 out of   7,680   61
    Number of Slices containing only related logic:   4,702 out of   4,702 100
    Number of Slices containing unrelated logic:          0 out of   4,702   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       8,642 out of  15,360   56
    Number used as logic:             3,983
    Number used as a route-thru:        120
    Number used for Dual Port RAMs:   4,352
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     187

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 51 out of     173   29
    IOB Flip Flops:                      20
  Number of RAMB16s:                     23 out of      24   95
  Number of MULT18X18s:                   5 out of      24   20
  Number of BUFGMUXs:                     5 out of       8   62
  Number of DCMs:                         1 out of       4   25
  Number of BSCANs:                       1 out of       1  100

Average Fanout of Non-Clock Nets:                5.29

Peak Memory Usage:  482 MB
Total REAL time to MAP completion:  41 secs 
Total CPU time to MAP completion:   38 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <d:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
d:\Xilinx\14.2\ISE_DS\ISE\;d:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -4
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@delta.tecnico.ulisboa.pt'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.39 2012-07-09".



Device Utilization Summary:

   Number of BSCANs                          1 out of 1     100
   Number of BUFGMUXs                        5 out of 8      62
   Number of DCMs                            1 out of 4      25
   Number of External IOBs                  51 out of 173    29
      Number of LOCed IOBs                  37 out of 51     72

   Number of MULT18X18s                      5 out of 24     20
   Number of RAMB16s                        23 out of 24     95
   Number of Slices                       4702 out of 7680   61
      Number of SLICEMs                   2559 out of 3840   66



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 5 secs 
Finished initial Timing Analysis.  REAL time: 5 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 43638 unrouted;      REAL time: 5 secs 

Phase  2  : 39714 unrouted;      REAL time: 11 secs 

Phase  3  : 11084 unrouted;      REAL time: 16 secs 

Phase  4  : 11084 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 16 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 29 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 32 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 33 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 34 secs 
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:camera_interface_0_c12_pin_BUFGP may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 34 secs 
Total CPU time to Router completion: 33 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz |      BUFGMUX3| No   | 3150 |  0.496     |  1.199      |
+---------------------+--------------+------+------+------------+-------------+
|camera_interface_0/c |              |      |      |            |             |
|amera_interface_0/U2 |              |      |      |            |             |
|               /sclk |      BUFGMUX4| No   |   67 |  0.293     |  1.011      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |      BUFGMUX7| No   |  147 |  0.332     |  1.034      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_interface_0/VGA_ |              |      |      |            |             |
| interface_0/U1/clk2 |      BUFGMUX0| No   |   26 |  0.239     |  1.061      |
+---------------------+--------------+------+------+------------+-------------+
|camera_interface_0_c |              |      |      |            |             |
|        12_pin_BUFGP |      BUFGMUX5| No   |   42 |  0.245     |  1.026      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.928     |  1.646      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   34 |  1.230     |  4.271      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sclk_sclk_SIG_DCM0_CLK0 = PERIOD TIMEG | SETUP       |     0.353ns|    19.647ns|       0|           0
  RP "sclk_sclk_SIG_DCM0_CLK0"         TS_s | HOLD        |     0.785ns|            |       0|           0
  ys_clk_pin HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_camera_interface_0_c12_pin = PERIOD TI | SETUP       |     2.263ns|    17.737ns|       0|           0
  MEGRP "camera_interface_0_c12_pin" 20     | HOLD        |     1.539ns|            |       0|           0
       ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    17.397ns|     2.603ns|       0|           0
  pin" 20 ns HIGH 50| HOLD        |     0.686ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     19.647ns|            0|            0|            3|       260614|
| TS_sclk_sclk_SIG_DCM0_CLK0    |     20.000ns|     19.647ns|          N/A|            0|            0|       260614|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 35 secs 
Total CPU time to PAR completion: 35 secs 

Peak Memory Usage:  434 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 6
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
d:\Xilinx\14.2\ISE_DS\ISE\;d:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -4
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

d:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s1000,-4 (PRODUCTION 1.39 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 295738 paths, 0 nets, and 31426 connections

Design statistics:
   Minimum period:  19.647ns (Maximum frequency:  50.898MHz)


Analysis completed Wed Dec 17 11:42:29 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 5
Total time: 6 secs 


xflow done!
touch __xps/system_routed
xilperl d:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
d:\Xilinx\14.2\ISE_DS\ISE\;d:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -4
Opened constraints file system.pcf.

Wed Dec 17 11:42:34 2014

Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:812 - Dangling pin <DOA13> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA14> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA15> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA16> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA17> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA18> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA19> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA20> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA21> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA22> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA23> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA24> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA25> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA26> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA27> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA28> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA29> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA30> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA31> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
DRC detected 0 errors and 21 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@delta.tecnico.ulisboa.pt'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Dec 17 11:43:18 2014
 make -f system.make exporttosdk started...
make: Nada a ser feito para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Wed Dec 17 11:43:18 2014
 xsdk.exe -hwspec C:\FPGA_leet\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Wed Dec 17 11:58:50 2014
 make -f system.make exporttosdk started...
make: Nada a ser feito para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Wed Dec 17 11:58:50 2014
 xsdk.exe -hwspec C:\FPGA_leet\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Wed Dec 17 11:59:18 2014
 make -f system.make exporttosdk started...
make: Nada a ser feito para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Wed Dec 17 11:59:18 2014
 xsdk.exe -hwspec C:\FPGA_leet\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Wed Dec 17 12:00:12 2014
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_sclk_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_xps_gpio_0_wrapper.ngc implementation/system_running_leds_wrapper.ngc implementation/system_vga_interface_0_wrapper.ngc implementation/system_camera_interface_0_wrapper.ngc implementation/system_camera2mb_wrapper.ngc implementation/system_mb2vga_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!

********************************************************************************
At Local date and time: Wed Dec 17 12:00:20 2014
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-4 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-4 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@delta.tecnico.ulisboa.pt'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/FPGA_leet/system.mhs ...

Read MPD definitions ...
WARNING:EDK:2028 - Option "CORE_STATE" in
   C:\FPGA_leet\pcores\VGA_interface_v1_00_a\data\VGA_interface_v2_1_0.mpd line
   21  is deprecated. Please use Option ARCH_SUPPORT_MAP instead. 
WARNING:EDK:2028 - Option "CORE_STATE" in
   C:\FPGA_leet\pcores\camera_interface_v1_00_a\data\camera_interface_v2_1_0.mpd
   line 21  is deprecated. Please use Option ARCH_SUPPORT_MAP instead. 
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_BASEADDR has 10-bit value. Mpd specifies 32-bit value -
   C:\FPGA_leet\system.mhs line 147 
INFO:EDK:4186 - Please make sure that addresses specified in binary format have
   '0b' as prefix, and adresses specified in hexadecimal format have '0x' as
   prefix. An address value with no prefix is assumed to be a decimal number.
WARNING:EDK:4107 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - base address
   C_BASEADDR (0b1111111111) is greater than high address C_HIGHADDR
   (0b0000000000) - C:\FPGA_leet\system.mhs line 147 
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_HIGHADDR has 10-bit value. Mpd specifies 32-bit value -
   C:\FPGA_leet\system.mhs line 148 
INFO:EDK:4186 - Please make sure that addresses specified in binary format have
   '0b' as prefix, and adresses specified in hexadecimal format have '0x' as
   prefix. An address value with no prefix is assumed to be a decimal number.
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_BASEADDR has 10-bit value. Mpd specifies 32-bit value -
   C:\FPGA_leet\system.mhs line 147 
INFO:EDK:4186 - Please make sure that addresses specified in binary format have
   '0b' as prefix, and adresses specified in hexadecimal format have '0x' as
   prefix. An address value with no prefix is assumed to be a decimal number.
WARNING:EDK:4107 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - base address
   C_BASEADDR (0b1111111111) is greater than high address C_HIGHADDR
   (0b0000000000) - C:\FPGA_leet\system.mhs line 147 
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_HIGHADDR has 10-bit value. Mpd specifies 32-bit value -
   C:\FPGA_leet\system.mhs line 148 
INFO:EDK:4186 - Please make sure that addresses specified in binary format have
   '0b' as prefix, and adresses specified in hexadecimal format have '0x' as
   prefix. An address value with no prefix is assumed to be a decimal number.

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'camera_interface_0_c12_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   camera2mb:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   mb2vga:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) running_leds	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb


WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in
   the system. Check Bus Interface connections and address parameters. 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:running_leds - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: camera2mb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: mb2vga - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: VGA_interface_0_v06_pin, CONNECTOR:
   net_VGA_interface_0_v06_pin - floating connection - C:\FPGA_leet\system.mhs
   line 33 
WARNING:EDK:4181 - PORT: camera_interface_0_c14_pin, CONNECTOR:
   net_camera_interface_0_c14_pin - floating connection -
   C:\FPGA_leet\system.mhs line 34 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR: camera2mb_FSL_S_Clk - floating
   connection -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 698 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR: mb2vga_FSL_M_Clk - floating
   connection -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 703 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\FPGA_leet\system.mhs line 141 
WARNING:EDK:4181 - PORT: FSL_S_Clk, CONNECTOR: mb2vga_FSL_S_Clk - floating
   connection -
   C:\FPGA_leet\pcores\VGA_interface_v1_00_a\data\VGA_interface_v2_1_0.mpd line
   38 
WARNING:EDK:4181 - PORT: FSL_M_Clk, CONNECTOR: camera2mb_FSL_M_Clk - floating
   connection -
   C:\FPGA_leet\pcores\camera_interface_v1_00_a\data\camera_interface_v2_1_0.mpd
   line 47 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: camera2mb, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: mb2vga, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x00400000 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x00400000 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The camera2mb core has constraints automatically generated by XPS in
implementation/camera2mb_wrapper/camera2mb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The mb2vga core has constraints automatically generated by XPS in
implementation/mb2vga_wrapper/mb2vga_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\FPGA_leet\system.mhs line 97 -
elaborating IP
IPNAME:clock_generator INSTANCE:sclk - C:\FPGA_leet\system.mhs line 104 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - C:\FPGA_leet\system.mhs line 40 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mb_plb - C:\FPGA_leet\system.mhs line 58 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb - C:\FPGA_leet\system.mhs line 65 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb - C:\FPGA_leet\system.mhs line 72 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb_cntlr - C:\FPGA_leet\system.mhs line 79 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb_cntlr - C:\FPGA_leet\system.mhs line 88 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lmb_bram - C:\FPGA_leet\system.mhs line 97 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:sclk - C:\FPGA_leet\system.mhs line 104 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mdm_0 - C:\FPGA_leet\system.mhs line 119 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:proc_sys_reset_0 - C:\FPGA_leet\system.mhs line 131 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_gpio_0 - C:\FPGA_leet\system.mhs line 144 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:running_leds - C:\FPGA_leet\system.mhs line 151 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:vga_interface_0 - C:\FPGA_leet\system.mhs line 161 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:camera_interface_0 - C:\FPGA_leet\system.mhs line 175 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:camera2mb - C:\FPGA_leet\system.mhs line 197 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mb2vga - C:\FPGA_leet\system.mhs line 204 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\FPGA_leet\system.mhs line 40 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: d:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc3s1000ft256-4 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"C:/FPGA_leet/implementation/microblaze_0_wrapper/system_microblaze_0_wrapper.ng
c" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb - C:\FPGA_leet\system.mhs line 65 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: d:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc3s1000ft256-4 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"C:/FPGA_leet/implementation/ilmb_wrapper/system_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb - C:\FPGA_leet\system.mhs line 72 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: d:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc3s1000ft256-4 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"C:/FPGA_leet/implementation/dlmb_wrapper/system_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_sclk_wrapper INSTANCE:sclk - C:\FPGA_leet\system.mhs line 104 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: d:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc3s1000ft256-4 -intstyle silent -i -sd .. system_sclk_wrapper.ngc
../system_sclk_wrapper

Reading NGO file
"C:/FPGA_leet/implementation/sclk_wrapper/system_sclk_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_sclk_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_sclk_wrapper.blc"...

NGCBUILD done.
IPNAME:system_camera2mb_wrapper INSTANCE:camera2mb - C:\FPGA_leet\system.mhs
line 197 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: d:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc3s1000ft256-4 -intstyle silent -i -sd .. system_camera2mb_wrapper.ngc
../system_camera2mb_wrapper

Reading NGO file
"C:/FPGA_leet/implementation/camera2mb_wrapper/system_camera2mb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_camera2mb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_camera2mb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_mb2vga_wrapper INSTANCE:mb2vga - C:\FPGA_leet\system.mhs line 204
- Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: d:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc3s1000ft256-4 -intstyle silent -i -sd .. system_mb2vga_wrapper.ngc
../system_mb2vga_wrapper

Reading NGO file
"C:/FPGA_leet/implementation/mb2vga_wrapper/system_mb2vga_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_mb2vga_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_mb2vga_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 288.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-4 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-4 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
.... Copying flowfile d:/Xilinx/14.2/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory C:/FPGA_leet/implementation 

Using Flow File: C:/FPGA_leet/implementation/fpga.flw 
Using Option File(s): 
 C:/FPGA_leet/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-4 -nt timestamp -bm system.bmm
"C:/FPGA_leet/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: d:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-4 -nt timestamp -bm system.bmm
C:/FPGA_leet/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/FPGA_leet/implementation/system.ngc" ...
Loading design module
"C:/FPGA_leet/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module "C:/FPGA_leet/implementation/system_mb_plb_wrapper.ngc"...
Loading design module "C:/FPGA_leet/implementation/system_ilmb_wrapper.ngc"...
Loading design module "C:/FPGA_leet/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"C:/FPGA_leet/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/FPGA_leet/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/FPGA_leet/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module "C:/FPGA_leet/implementation/system_sclk_wrapper.ngc"...
Loading design module "C:/FPGA_leet/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"C:/FPGA_leet/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/FPGA_leet/implementation/system_xps_gpio_0_wrapper.ngc"...
Loading design module
"C:/FPGA_leet/implementation/system_running_leds_wrapper.ngc"...
Loading design module
"C:/FPGA_leet/implementation/system_vga_interface_0_wrapper.ngc"...
Loading design module
"C:/FPGA_leet/implementation/system_camera_interface_0_wrapper.ngc"...
Loading design module
"C:/FPGA_leet/implementation/system_camera2mb_wrapper.ngc"...
Loading design module "C:/FPGA_leet/implementation/system_mb2vga_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM instance
   sclk/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM groups and period
   specifications were generated at the DCM output(s): 
   CLK0: <TIMESPEC TS_sclk_sclk_SIG_DCM0_CLK0 = PERIOD "sclk_sclk_SIG_DCM0_CLK0"
   TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  15 sec
Total CPU time to NGDBUILD completion:   15 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-4".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@delta.tecnico.ulisboa.pt'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:LIT:176 - Clock buffer is designated to drive clock loads. BUFGMUX
   symbol
   "physical_group_camera_interface_0_c12_pin_BUFGP/camera_interface_0_c12_pin_BUFGP/BUFG" (output signal=camera_interface_0_c12_pin_BUFGP) has a mix of
   clock and non-clock loads. The non-clock loads are:
   Pin D of camera_interface_0/camera_interface_0/U3/U3/PXL_CLK2
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 8 secs 
Total CPU  time at the beginning of Placer: 8 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:5edd1e29) REAL time: 10 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 51 IOs, 37 are locked
   and 14 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:5edd1e29) REAL time: 10 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:94b7f6e9) REAL time: 10 secs 

Phase 4.2  Initial Clock and IO Placement
...
Phase 4.2  Initial Clock and IO Placement (Checksum:b7462f39) REAL time: 11 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:b7462f39) REAL time: 11 secs 

Phase 6.3  Local Placement Optimization
...
Phase 6.3  Local Placement Optimization (Checksum:4debb0b7) REAL time: 11 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:4debb0b7) REAL time: 11 secs 

Phase 8.4  Local Placement Optimization
.....................
......................................................................................
Phase 8.4  Local Placement Optimization (Checksum:4debb0b7) REAL time: 17 secs 

Phase 9.28  Local Placement Optimization
Phase 9.28  Local Placement Optimization (Checksum:4debb0b7) REAL time: 17 secs 

Phase 10.8  Global Placement
.......................
........................................................................................................................................
........
.............
Phase 10.8  Global Placement (Checksum:3f680024) REAL time: 26 secs 

Phase 11.29  Local Placement Optimization
Phase 11.29  Local Placement Optimization (Checksum:3f680024) REAL time: 26 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:3f680024) REAL time: 27 secs 

Phase 13.18  Placement Optimization
Phase 13.18  Placement Optimization (Checksum:41a42424) REAL time: 36 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:41a42424) REAL time: 37 secs 

Total REAL time to Placer completion: 37 secs 
Total CPU  time to Placer completion: 37 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:   22
Logic Utilization:
  Number of Slice Flip Flops:         1,563 out of  15,360   10
  Number of 4 input LUTs:             8,528 out of  15,360   55
Logic Distribution:
  Number of occupied Slices:          4,812 out of   7,680   62
    Number of Slices containing only related logic:   4,812 out of   4,812 100
    Number of Slices containing unrelated logic:          0 out of   4,812   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       8,648 out of  15,360   56
    Number used as logic:             3,989
    Number used as a route-thru:        120
    Number used for Dual Port RAMs:   4,352
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     187

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 51 out of     173   29
    IOB Flip Flops:                      20
  Number of RAMB16s:                     23 out of      24   95
  Number of MULT18X18s:                   5 out of      24   20
  Number of BUFGMUXs:                     5 out of       8   62
  Number of DCMs:                         1 out of       4   25
  Number of BSCANs:                       1 out of       1  100

Average Fanout of Non-Clock Nets:                5.29

Peak Memory Usage:  485 MB
Total REAL time to MAP completion:  39 secs 
Total CPU time to MAP completion:   39 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <d:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
d:\Xilinx\14.2\ISE_DS\ISE\;d:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -4
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@delta.tecnico.ulisboa.pt'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.39 2012-07-09".



Device Utilization Summary:

   Number of BSCANs                          1 out of 1     100
   Number of BUFGMUXs                        5 out of 8      62
   Number of DCMs                            1 out of 4      25
   Number of External IOBs                  51 out of 173    29
      Number of LOCed IOBs                  37 out of 51     72

   Number of MULT18X18s                      5 out of 24     20
   Number of RAMB16s                        23 out of 24     95
   Number of Slices                       4812 out of 7680   62
      Number of SLICEMs                   2559 out of 3840   66



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 4 secs 
Finished initial Timing Analysis.  REAL time: 5 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 43691 unrouted;      REAL time: 5 secs 

Phase  2  : 39724 unrouted;      REAL time: 9 secs 

Phase  3  : 11430 unrouted;      REAL time: 14 secs 

Phase  4  : 11421 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 15 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 29 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 30 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 31 secs 
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:camera_interface_0_c12_pin_BUFGP may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 31 secs 
Total CPU time to Router completion: 30 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz |      BUFGMUX3| No   | 3161 |  0.562     |  1.267      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |      BUFGMUX7| No   |  148 |  0.282     |  1.023      |
+---------------------+--------------+------+------+------------+-------------+
|camera_interface_0/c |              |      |      |            |             |
|amera_interface_0/U2 |              |      |      |            |             |
|               /sclk |      BUFGMUX4| No   |   67 |  0.273     |  0.982      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_interface_0/VGA_ |              |      |      |            |             |
| interface_0/U1/clk2 |      BUFGMUX0| No   |   23 |  0.295     |  1.069      |
+---------------------+--------------+------+------+------------+-------------+
|camera_interface_0_c |              |      |      |            |             |
|        12_pin_BUFGP |      BUFGMUX5| No   |   44 |  0.290     |  0.994      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.484     |  1.175      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   33 |  1.486     |  4.569      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sclk_sclk_SIG_DCM0_CLK0 = PERIOD TIMEG | SETUP       |     0.778ns|    19.222ns|       0|           0
  RP "sclk_sclk_SIG_DCM0_CLK0"         TS_s | HOLD        |     0.825ns|            |       0|           0
  ys_clk_pin HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_camera_interface_0_c12_pin = PERIOD TI | SETUP       |     1.164ns|    18.836ns|       0|           0
  MEGRP "camera_interface_0_c12_pin" 20     | HOLD        |     1.428ns|            |       0|           0
       ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    17.367ns|     2.633ns|       0|           0
  pin" 20 ns HIGH 50| HOLD        |     0.743ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     19.222ns|            0|            0|            3|       260605|
| TS_sclk_sclk_SIG_DCM0_CLK0    |     20.000ns|     19.222ns|          N/A|            0|            0|       260605|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 33 secs 
Total CPU time to PAR completion: 32 secs 

Peak Memory Usage:  434 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 6
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
d:\Xilinx\14.2\ISE_DS\ISE\;d:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -4
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

d:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s1000,-4 (PRODUCTION 1.39 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 295729 paths, 0 nets, and 31488 connections

Design statistics:
   Minimum period:  19.222ns (Maximum frequency:  52.024MHz)


Analysis completed Wed Dec 17 12:08:11 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 5
Total time: 6 secs 


xflow done!
touch __xps/system_routed
xilperl d:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
d:\Xilinx\14.2\ISE_DS\ISE\;d:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -4
Opened constraints file system.pcf.

Wed Dec 17 12:08:15 2014

Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:812 - Dangling pin <DOA13> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA14> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA15> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA16> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA17> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA18> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA19> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA20> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA21> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA22> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA23> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA24> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA25> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA26> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA27> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA28> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA29> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA30> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA31> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
DRC detected 0 errors and 21 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@delta.tecnico.ulisboa.pt'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Dec 17 12:08:37 2014
 xsdk.exe -hwspec C:\FPGA_leet\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Wed Dec 17 12:18:00 2014
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_sclk_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_xps_gpio_0_wrapper.ngc implementation/system_running_leds_wrapper.ngc implementation/system_vga_interface_0_wrapper.ngc implementation/system_camera_interface_0_wrapper.ngc implementation/system_camera2mb_wrapper.ngc implementation/system_mb2vga_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!

********************************************************************************
At Local date and time: Wed Dec 17 12:18:06 2014
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-4 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-4 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@delta.tecnico.ulisboa.pt'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/FPGA_leet/system.mhs ...

Read MPD definitions ...
WARNING:EDK:2028 - Option "CORE_STATE" in
   C:\FPGA_leet\pcores\VGA_interface_v1_00_a\data\VGA_interface_v2_1_0.mpd line
   21  is deprecated. Please use Option ARCH_SUPPORT_MAP instead. 
WARNING:EDK:2028 - Option "CORE_STATE" in
   C:\FPGA_leet\pcores\camera_interface_v1_00_a\data\camera_interface_v2_1_0.mpd
   line 21  is deprecated. Please use Option ARCH_SUPPORT_MAP instead. 
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_BASEADDR has 10-bit value. Mpd specifies 32-bit value -
   C:\FPGA_leet\system.mhs line 147 
INFO:EDK:4186 - Please make sure that addresses specified in binary format have
   '0b' as prefix, and adresses specified in hexadecimal format have '0x' as
   prefix. An address value with no prefix is assumed to be a decimal number.
WARNING:EDK:4107 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - base address
   C_BASEADDR (0b1111111111) is greater than high address C_HIGHADDR
   (0b0000000000) - C:\FPGA_leet\system.mhs line 147 
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_HIGHADDR has 10-bit value. Mpd specifies 32-bit value -
   C:\FPGA_leet\system.mhs line 148 
INFO:EDK:4186 - Please make sure that addresses specified in binary format have
   '0b' as prefix, and adresses specified in hexadecimal format have '0x' as
   prefix. An address value with no prefix is assumed to be a decimal number.
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_BASEADDR has 10-bit value. Mpd specifies 32-bit value -
   C:\FPGA_leet\system.mhs line 147 
INFO:EDK:4186 - Please make sure that addresses specified in binary format have
   '0b' as prefix, and adresses specified in hexadecimal format have '0x' as
   prefix. An address value with no prefix is assumed to be a decimal number.
WARNING:EDK:4107 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - base address
   C_BASEADDR (0b1111111111) is greater than high address C_HIGHADDR
   (0b0000000000) - C:\FPGA_leet\system.mhs line 147 
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_HIGHADDR has 10-bit value. Mpd specifies 32-bit value -
   C:\FPGA_leet\system.mhs line 148 
INFO:EDK:4186 - Please make sure that addresses specified in binary format have
   '0b' as prefix, and adresses specified in hexadecimal format have '0x' as
   prefix. An address value with no prefix is assumed to be a decimal number.

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'camera_interface_0_c12_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   camera2mb:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   mb2vga:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) running_leds	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb


WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in
   the system. Check Bus Interface connections and address parameters. 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:running_leds - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: camera2mb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: mb2vga - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: VGA_interface_0_v06_pin, CONNECTOR:
   net_VGA_interface_0_v06_pin - floating connection - C:\FPGA_leet\system.mhs
   line 33 
WARNING:EDK:4181 - PORT: camera_interface_0_c14_pin, CONNECTOR:
   net_camera_interface_0_c14_pin - floating connection -
   C:\FPGA_leet\system.mhs line 34 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR: camera2mb_FSL_S_Clk - floating
   connection -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 698 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR: mb2vga_FSL_M_Clk - floating
   connection -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 703 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\FPGA_leet\system.mhs line 141 
WARNING:EDK:4181 - PORT: FSL_S_Clk, CONNECTOR: mb2vga_FSL_S_Clk - floating
   connection -
   C:\FPGA_leet\pcores\VGA_interface_v1_00_a\data\VGA_interface_v2_1_0.mpd line
   38 
WARNING:EDK:4181 - PORT: FSL_M_Clk, CONNECTOR: camera2mb_FSL_M_Clk - floating
   connection -
   C:\FPGA_leet\pcores\camera_interface_v1_00_a\data\camera_interface_v2_1_0.mpd
   line 47 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: camera2mb, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: mb2vga, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x00400000 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x00400000 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The camera2mb core has constraints automatically generated by XPS in
implementation/camera2mb_wrapper/camera2mb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The mb2vga core has constraints automatically generated by XPS in
implementation/mb2vga_wrapper/mb2vga_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\FPGA_leet\system.mhs line 97 -
elaborating IP
IPNAME:clock_generator INSTANCE:sclk - C:\FPGA_leet\system.mhs line 104 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - C:\FPGA_leet\system.mhs line 40 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mb_plb - C:\FPGA_leet\system.mhs line 58 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb - C:\FPGA_leet\system.mhs line 65 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb - C:\FPGA_leet\system.mhs line 72 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb_cntlr - C:\FPGA_leet\system.mhs line 79 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb_cntlr - C:\FPGA_leet\system.mhs line 88 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lmb_bram - C:\FPGA_leet\system.mhs line 97 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:sclk - C:\FPGA_leet\system.mhs line 104 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mdm_0 - C:\FPGA_leet\system.mhs line 119 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:proc_sys_reset_0 - C:\FPGA_leet\system.mhs line 131 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_gpio_0 - C:\FPGA_leet\system.mhs line 144 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:running_leds - C:\FPGA_leet\system.mhs line 151 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:vga_interface_0 - C:\FPGA_leet\system.mhs line 161 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:camera_interface_0 - C:\FPGA_leet\system.mhs line 175 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:camera2mb - C:\FPGA_leet\system.mhs line 197 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mb2vga - C:\FPGA_leet\system.mhs line 204 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\FPGA_leet\system.mhs line 40 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: d:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc3s1000ft256-4 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"C:/FPGA_leet/implementation/microblaze_0_wrapper/system_microblaze_0_wrapper.ng
c" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb - C:\FPGA_leet\system.mhs line 65 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: d:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc3s1000ft256-4 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"C:/FPGA_leet/implementation/ilmb_wrapper/system_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb - C:\FPGA_leet\system.mhs line 72 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: d:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc3s1000ft256-4 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"C:/FPGA_leet/implementation/dlmb_wrapper/system_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_sclk_wrapper INSTANCE:sclk - C:\FPGA_leet\system.mhs line 104 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: d:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc3s1000ft256-4 -intstyle silent -i -sd .. system_sclk_wrapper.ngc
../system_sclk_wrapper

Reading NGO file
"C:/FPGA_leet/implementation/sclk_wrapper/system_sclk_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_sclk_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_sclk_wrapper.blc"...

NGCBUILD done.
IPNAME:system_camera2mb_wrapper INSTANCE:camera2mb - C:\FPGA_leet\system.mhs
line 197 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: d:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc3s1000ft256-4 -intstyle silent -i -sd .. system_camera2mb_wrapper.ngc
../system_camera2mb_wrapper

Reading NGO file
"C:/FPGA_leet/implementation/camera2mb_wrapper/system_camera2mb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_camera2mb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_camera2mb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_mb2vga_wrapper INSTANCE:mb2vga - C:\FPGA_leet\system.mhs line 204
- Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: d:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc3s1000ft256-4 -intstyle silent -i -sd .. system_mb2vga_wrapper.ngc
../system_mb2vga_wrapper

Reading NGO file
"C:/FPGA_leet/implementation/mb2vga_wrapper/system_mb2vga_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_mb2vga_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_mb2vga_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 291.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-4 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-4 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
.... Copying flowfile d:/Xilinx/14.2/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory C:/FPGA_leet/implementation 

Using Flow File: C:/FPGA_leet/implementation/fpga.flw 
Using Option File(s): 
 C:/FPGA_leet/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-4 -nt timestamp -bm system.bmm
"C:/FPGA_leet/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: d:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-4 -nt timestamp -bm system.bmm
C:/FPGA_leet/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/FPGA_leet/implementation/system.ngc" ...
Loading design module
"C:/FPGA_leet/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module "C:/FPGA_leet/implementation/system_mb_plb_wrapper.ngc"...
Loading design module "C:/FPGA_leet/implementation/system_ilmb_wrapper.ngc"...
Loading design module "C:/FPGA_leet/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"C:/FPGA_leet/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/FPGA_leet/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/FPGA_leet/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module "C:/FPGA_leet/implementation/system_sclk_wrapper.ngc"...
Loading design module "C:/FPGA_leet/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"C:/FPGA_leet/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/FPGA_leet/implementation/system_xps_gpio_0_wrapper.ngc"...
Loading design module
"C:/FPGA_leet/implementation/system_running_leds_wrapper.ngc"...
Loading design module
"C:/FPGA_leet/implementation/system_vga_interface_0_wrapper.ngc"...
Loading design module
"C:/FPGA_leet/implementation/system_camera_interface_0_wrapper.ngc"...
Loading design module
"C:/FPGA_leet/implementation/system_camera2mb_wrapper.ngc"...
Loading design module "C:/FPGA_leet/implementation/system_mb2vga_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM instance
   sclk/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM groups and period
   specifications were generated at the DCM output(s): 
   CLK0: <TIMESPEC TS_sclk_sclk_SIG_DCM0_CLK0 = PERIOD "sclk_sclk_SIG_DCM0_CLK0"
   TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  15 sec
Total CPU time to NGDBUILD completion:   15 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-4".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@delta.tecnico.ulisboa.pt'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:LIT:176 - Clock buffer is designated to drive clock loads. BUFGMUX
   symbol
   "physical_group_camera_interface_0_c12_pin_BUFGP/camera_interface_0_c12_pin_BUFGP/BUFG" (output signal=camera_interface_0_c12_pin_BUFGP) has a mix of
   clock and non-clock loads. The non-clock loads are:
   Pin D of camera_interface_0/camera_interface_0/U3/U3/PXL_CLK2
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 8 secs 
Total CPU  time at the beginning of Placer: 8 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:4d239a92) REAL time: 10 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 51 IOs, 37 are locked
   and 14 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:4d239a92) REAL time: 10 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:6b256b1a) REAL time: 10 secs 

Phase 4.2  Initial Clock and IO Placement
...
Phase 4.2  Initial Clock and IO Placement (Checksum:e872dc37) REAL time: 11 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:e872dc37) REAL time: 11 secs 

Phase 6.3  Local Placement Optimization
...
Phase 6.3  Local Placement Optimization (Checksum:567bb221) REAL time: 11 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:567bb221) REAL time: 11 secs 

Phase 8.4  Local Placement Optimization
........................
..................................................................
Phase 8.4  Local Placement Optimization (Checksum:567bb221) REAL time: 17 secs 

Phase 9.28  Local Placement Optimization
Phase 9.28  Local Placement Optimization (Checksum:567bb221) REAL time: 18 secs 

Phase 10.8  Global Placement
.....................
...........................................................
.............
.................
Phase 10.8  Global Placement (Checksum:56400fbb) REAL time: 24 secs 

Phase 11.29  Local Placement Optimization
Phase 11.29  Local Placement Optimization (Checksum:56400fbb) REAL time: 24 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:56400fbb) REAL time: 24 secs 

Phase 13.18  Placement Optimization
Phase 13.18  Placement Optimization (Checksum:6d18f7ac) REAL time: 34 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:6d18f7ac) REAL time: 34 secs 

Total REAL time to Placer completion: 35 secs 
Total CPU  time to Placer completion: 34 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:   22
Logic Utilization:
  Number of Slice Flip Flops:         1,561 out of  15,360   10
  Number of 4 input LUTs:             8,526 out of  15,360   55
Logic Distribution:
  Number of occupied Slices:          4,642 out of   7,680   60
    Number of Slices containing only related logic:   4,642 out of   4,642 100
    Number of Slices containing unrelated logic:          0 out of   4,642   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       8,646 out of  15,360   56
    Number used as logic:             3,987
    Number used as a route-thru:        120
    Number used for Dual Port RAMs:   4,352
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     187

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 51 out of     173   29
    IOB Flip Flops:                      20
  Number of RAMB16s:                     23 out of      24   95
  Number of MULT18X18s:                   5 out of      24   20
  Number of BUFGMUXs:                     5 out of       8   62
  Number of DCMs:                         1 out of       4   25
  Number of BSCANs:                       1 out of       1  100

Average Fanout of Non-Clock Nets:                5.29

Peak Memory Usage:  485 MB
Total REAL time to MAP completion:  37 secs 
Total CPU time to MAP completion:   37 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <d:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
d:\Xilinx\14.2\ISE_DS\ISE\;d:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -4
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@delta.tecnico.ulisboa.pt'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.39 2012-07-09".



Device Utilization Summary:

   Number of BSCANs                          1 out of 1     100
   Number of BUFGMUXs                        5 out of 8      62
   Number of DCMs                            1 out of 4      25
   Number of External IOBs                  51 out of 173    29
      Number of LOCed IOBs                  37 out of 51     72

   Number of MULT18X18s                      5 out of 24     20
   Number of RAMB16s                        23 out of 24     95
   Number of Slices                       4642 out of 7680   60
      Number of SLICEMs                   2559 out of 3840   66



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 5 secs 
Finished initial Timing Analysis.  REAL time: 5 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 43597 unrouted;      REAL time: 5 secs 

Phase  2  : 39694 unrouted;      REAL time: 9 secs 

Phase  3  : 11537 unrouted;      REAL time: 14 secs 

Phase  4  : 11537 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 15 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 30 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 31 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 32 secs 
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:camera_interface_0_c12_pin_BUFGP may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 32 secs 
Total CPU time to Router completion: 32 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz |      BUFGMUX3| No   | 3128 |  0.532     |  1.237      |
+---------------------+--------------+------+------+------------+-------------+
|camera_interface_0/c |              |      |      |            |             |
|amera_interface_0/U2 |              |      |      |            |             |
|               /sclk |      BUFGMUX4| No   |   68 |  0.293     |  1.021      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |      BUFGMUX7| No   |  149 |  0.354     |  1.061      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_interface_0/VGA_ |              |      |      |            |             |
| interface_0/U1/clk2 |      BUFGMUX0| No   |   25 |  0.331     |  1.093      |
+---------------------+--------------+------+------+------------+-------------+
|camera_interface_0_c |              |      |      |            |             |
|        12_pin_BUFGP |      BUFGMUX5| No   |   41 |  0.274     |  1.111      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  1.416     |  2.134      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   32 |  1.235     |  4.283      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sclk_sclk_SIG_DCM0_CLK0 = PERIOD TIMEG | SETUP       |     0.407ns|    19.593ns|       0|           0
  RP "sclk_sclk_SIG_DCM0_CLK0"         TS_s | HOLD        |     0.634ns|            |       0|           0
  ys_clk_pin HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_camera_interface_0_c12_pin = PERIOD TI | SETUP       |     4.199ns|    15.801ns|       0|           0
  MEGRP "camera_interface_0_c12_pin" 20     | HOLD        |     0.835ns|            |       0|           0
       ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    17.358ns|     2.642ns|       0|           0
  pin" 20 ns HIGH 50| HOLD        |     0.667ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     19.593ns|            0|            0|            3|       260594|
| TS_sclk_sclk_SIG_DCM0_CLK0    |     20.000ns|     19.593ns|          N/A|            0|            0|       260594|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 34 secs 
Total CPU time to PAR completion: 33 secs 

Peak Memory Usage:  435 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 6
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
d:\Xilinx\14.2\ISE_DS\ISE\;d:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -4
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

d:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s1000,-4 (PRODUCTION 1.39 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 295718 paths, 0 nets, and 31389 connections

Design statistics:
   Minimum period:  19.593ns (Maximum frequency:  51.039MHz)


Analysis completed Wed Dec 17 12:25:58 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 5
Total time: 6 secs 


xflow done!
touch __xps/system_routed
xilperl d:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<d:/Xilinx/14.2/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<d:/Xilinx/14.2/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
d:\Xilinx\14.2\ISE_DS\ISE\;d:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -4
Opened constraints file system.pcf.

Wed Dec 17 12:26:03 2014

Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:812 - Dangling pin <DOA13> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA14> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA15> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA16> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA17> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA18> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA19> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA20> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA21> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA22> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA23> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA24> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA25> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA26> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA27> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA28> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA29> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA30> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA31> on
   block:<camera_interface_0/camera_interface_0/HIST_buffer.A>:<RAMB16_RAMB16A>.
DRC detected 0 errors and 21 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@delta.tecnico.ulisboa.pt'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Dec 17 12:26:24 2014
 xsdk.exe -hwspec C:\FPGA_leet\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\FPGA_leet\etc\system.filters
Done writing Tab View settings to:
	C:\FPGA_leet\etc\system.gui
