
*** Running vivado
    with args -log design_1_MATRIX_IPBLOK_DEF_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_MATRIX_IPBLOK_DEF_0_0.tcl



****** Vivado v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_MATRIX_IPBLOK_DEF_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1104.566 ; gain = 56.094
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/cyril/EOS/Eindoefening/EOS/Game/Game_final/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top design_1_MATRIX_IPBLOK_DEF_0_0 -part xc7z007sclg225-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8636
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1104.566 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_MATRIX_IPBLOK_DEF_0_0' [c:/Users/cyril/EOS/Eindoefening/EOS/Game/Game_final/Game_final.srcs/sources_1/bd/design_1/ip/design_1_MATRIX_IPBLOK_DEF_0_0/synth/design_1_MATRIX_IPBLOK_DEF_0_0.vhd:87]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'MATRIX_IPBLOK_DEF_v1_0' declared at 'c:/Users/cyril/EOS/Eindoefening/EOS/Game/Game_final/Game_final.srcs/sources_1/bd/design_1/ipshared/8ecf/hdl/MATRIX_IPBLOK_DEF_v1_0.vhd:5' bound to instance 'U0' of component 'MATRIX_IPBLOK_DEF_v1_0' [c:/Users/cyril/EOS/Eindoefening/EOS/Game/Game_final/Game_final.srcs/sources_1/bd/design_1/ip/design_1_MATRIX_IPBLOK_DEF_0_0/synth/design_1_MATRIX_IPBLOK_DEF_0_0.vhd:160]
INFO: [Synth 8-638] synthesizing module 'MATRIX_IPBLOK_DEF_v1_0' [c:/Users/cyril/EOS/Eindoefening/EOS/Game/Game_final/Game_final.srcs/sources_1/bd/design_1/ipshared/8ecf/hdl/MATRIX_IPBLOK_DEF_v1_0.vhd:53]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'MATRIX_IPBLOK_DEF_v1_0_S00_AXI' declared at 'c:/Users/cyril/EOS/Eindoefening/EOS/Game/Game_final/Game_final.srcs/sources_1/bd/design_1/ipshared/8ecf/hdl/MATRIX_IPBLOK_DEF_v1_0_S00_AXI.vhd:5' bound to instance 'MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst' of component 'MATRIX_IPBLOK_DEF_v1_0_S00_AXI' [c:/Users/cyril/EOS/Eindoefening/EOS/Game/Game_final/Game_final.srcs/sources_1/bd/design_1/ipshared/8ecf/hdl/MATRIX_IPBLOK_DEF_v1_0.vhd:94]
INFO: [Synth 8-638] synthesizing module 'MATRIX_IPBLOK_DEF_v1_0_S00_AXI' [c:/Users/cyril/EOS/Eindoefening/EOS/Game/Game_final/Game_final.srcs/sources_1/bd/design_1/ipshared/8ecf/hdl/MATRIX_IPBLOK_DEF_v1_0_S00_AXI.vhd:90]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/cyril/EOS/Eindoefening/EOS/Game/Game_final/Game_final.srcs/sources_1/bd/design_1/ipshared/8ecf/hdl/MATRIX_IPBLOK_DEF_v1_0_S00_AXI.vhd:239]
INFO: [Synth 8-226] default block is never used [c:/Users/cyril/EOS/Eindoefening/EOS/Game/Game_final/Game_final.srcs/sources_1/bd/design_1/ipshared/8ecf/hdl/MATRIX_IPBLOK_DEF_v1_0_S00_AXI.vhd:369]
INFO: [Synth 8-3491] module 'MATRIX_IPBLOK' declared at 'c:/Users/cyril/EOS/Eindoefening/EOS/Game/Game_final/Game_final.srcs/sources_1/bd/design_1/ipshared/MATRIX_IPBLOK.vhd:26' bound to instance 'core1' of component 'MATRIX_IPBLOK' [c:/Users/cyril/EOS/Eindoefening/EOS/Game/Game_final/Game_final.srcs/sources_1/bd/design_1/ipshared/8ecf/hdl/MATRIX_IPBLOK_DEF_v1_0_S00_AXI.vhd:404]
INFO: [Synth 8-638] synthesizing module 'MATRIX_IPBLOK' [c:/Users/cyril/EOS/Eindoefening/EOS/Game/Game_final/Game_final.srcs/sources_1/bd/design_1/ipshared/MATRIX_IPBLOK.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'MATRIX_IPBLOK' (1#1) [c:/Users/cyril/EOS/Eindoefening/EOS/Game/Game_final/Game_final.srcs/sources_1/bd/design_1/ipshared/MATRIX_IPBLOK.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'MATRIX_IPBLOK_DEF_v1_0_S00_AXI' (2#1) [c:/Users/cyril/EOS/Eindoefening/EOS/Game/Game_final/Game_final.srcs/sources_1/bd/design_1/ipshared/8ecf/hdl/MATRIX_IPBLOK_DEF_v1_0_S00_AXI.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'MATRIX_IPBLOK_DEF_v1_0' (3#1) [c:/Users/cyril/EOS/Eindoefening/EOS/Game/Game_final/Game_final.srcs/sources_1/bd/design_1/ipshared/8ecf/hdl/MATRIX_IPBLOK_DEF_v1_0.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'design_1_MATRIX_IPBLOK_DEF_0_0' (4#1) [c:/Users/cyril/EOS/Eindoefening/EOS/Game/Game_final/Game_final.srcs/sources_1/bd/design_1/ip/design_1_MATRIX_IPBLOK_DEF_0_0/synth/design_1_MATRIX_IPBLOK_DEF_0_0.vhd:87]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 1104.566 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1104.566 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1104.566 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1104.566 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1116.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 1116.598 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 1116.598 ; gain = 12.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 1116.598 ; gain = 12.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 1116.598 ; gain = 12.031
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'MATRIX_IPBLOK'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             reset_state |                              000 |                              110
         load_data_state |                              001 |                              000
      enable_clock_state |                              010 |                              001
     enable_output_state |                              011 |                              011
     disable_clock_state |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'sequential' in module 'MATRIX_IPBLOK'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 1116.598 ; gain = 12.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 5     
	   5 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 6     
	   5 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:50 . Memory (MB): peak = 1116.598 ; gain = 12.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:01:09 . Memory (MB): peak = 1116.598 ; gain = 12.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:09 . Memory (MB): peak = 1116.598 ; gain = 12.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:01:09 . Memory (MB): peak = 1122.418 ; gain = 17.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:01:21 . Memory (MB): peak = 1128.180 ; gain = 23.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:01:21 . Memory (MB): peak = 1128.180 ; gain = 23.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:01:21 . Memory (MB): peak = 1128.180 ; gain = 23.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:01:21 . Memory (MB): peak = 1128.180 ; gain = 23.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:21 . Memory (MB): peak = 1128.180 ; gain = 23.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:01:21 . Memory (MB): peak = 1128.180 ; gain = 23.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    24|
|2     |LUT1   |     2|
|3     |LUT2   |    81|
|4     |LUT3   |    35|
|5     |LUT4   |    31|
|6     |LUT5   |     9|
|7     |LUT6   |    55|
|8     |FDRE   |   241|
|9     |FDSE   |     3|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:01:21 . Memory (MB): peak = 1128.180 ; gain = 23.613
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:01:17 . Memory (MB): peak = 1128.180 ; gain = 11.582
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:01:21 . Memory (MB): peak = 1128.180 ; gain = 23.613
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1128.180 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1130.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:38 . Memory (MB): peak = 1130.570 ; gain = 26.004
INFO: [Common 17-1381] The checkpoint 'C:/Users/cyril/EOS/Eindoefening/EOS/Game/Game_final/Game_final.runs/design_1_MATRIX_IPBLOK_DEF_0_0_synth_1/design_1_MATRIX_IPBLOK_DEF_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_MATRIX_IPBLOK_DEF_0_0, cache-ID = e681363590f6d660
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/cyril/EOS/Eindoefening/EOS/Game/Game_final/Game_final.runs/design_1_MATRIX_IPBLOK_DEF_0_0_synth_1/design_1_MATRIX_IPBLOK_DEF_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_MATRIX_IPBLOK_DEF_0_0_utilization_synth.rpt -pb design_1_MATRIX_IPBLOK_DEF_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan 10 20:22:51 2021...
