Analysis & Synthesis report for final
Wed Dec 30 23:02:43 2020
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |proj_top|final_soc:nios_system|final_soc_sdram:sdram|m_next
 11. State Machine - |proj_top|final_soc:nios_system|final_soc_sdram:sdram|m_state
 12. State Machine - |proj_top|final_soc:nios_system|final_soc_sdram:sdram|i_next
 13. State Machine - |proj_top|final_soc:nios_system|final_soc_sdram:sdram|i_state
 14. State Machine - |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|final_soc_game_cpu_cpu_debug_slave_tck:the_final_soc_game_cpu_cpu_debug_slave_tck|DRsize
 15. Registers Protected by Synthesis
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Registers Packed Into Inferred Megafunctions
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_register_bank_a_module:final_soc_game_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 23. Source assignments for final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_register_bank_b_module:final_soc_game_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 24. Source assignments for final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_debug:the_final_soc_game_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 25. Source assignments for final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_ocimem:the_final_soc_game_cpu_cpu_nios2_ocimem|final_soc_game_cpu_cpu_ociram_sp_ram_module:final_soc_game_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated
 26. Source assignments for final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|final_soc_game_cpu_cpu_debug_slave_tck:the_final_soc_game_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 27. Source assignments for final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|final_soc_game_cpu_cpu_debug_slave_tck:the_final_soc_game_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 28. Source assignments for final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|final_soc_game_cpu_cpu_debug_slave_sysclk:the_final_soc_game_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 29. Source assignments for final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|final_soc_game_cpu_cpu_debug_slave_sysclk:the_final_soc_game_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 30. Source assignments for final_soc:nios_system|final_soc_jtag_uart:jtag_uart|final_soc_jtag_uart_scfifo_w:the_final_soc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 31. Source assignments for final_soc:nios_system|final_soc_jtag_uart:jtag_uart|final_soc_jtag_uart_scfifo_r:the_final_soc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 32. Source assignments for final_soc:nios_system|final_soc_sdram:sdram
 33. Source assignments for final_soc:nios_system|final_soc_system_pll:system_pll
 34. Source assignments for final_soc:nios_system|final_soc_system_pll:system_pll|final_soc_system_pll_stdsync_sv6:stdsync2|final_soc_system_pll_dffpipe_l2c:dffpipe3
 35. Source assignments for final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:cmd_demux
 36. Source assignments for final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 37. Source assignments for final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux
 38. Source assignments for final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_001
 39. Source assignments for final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_002
 40. Source assignments for final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux_003:rsp_demux_003
 41. Source assignments for final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux_003:rsp_demux_004
 42. Source assignments for final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux_003:rsp_demux_005
 43. Source assignments for final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_006
 44. Source assignments for final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_007
 45. Source assignments for final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_008
 46. Source assignments for final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_009
 47. Source assignments for final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_010
 48. Source assignments for final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_011
 49. Source assignments for final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_012
 50. Source assignments for final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 51. Source assignments for final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 52. Source assignments for final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 53. Source assignments for final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 54. Source assignments for final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 55. Source assignments for final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 56. Source assignments for final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 57. Source assignments for final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 58. Source assignments for final_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 59. Source assignments for final_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 60. Source assignments for final_soc:nios_system|altera_reset_controller:rst_controller_001
 61. Source assignments for final_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 62. Source assignments for final_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 63. Source assignments for final_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 64. Source assignments for final_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 65. Source assignments for Sound_Top:Sound_Top_inst|contra_ROM:contra_ROM_inst|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated
 66. Source assignments for background:background_inst|start_menu_RAM:bg_ram1|altsyncram:mem_rtl_0|altsyncram_vh71:auto_generated
 67. Source assignments for background:background_inst|in_game_RAM:bg_ram2|altsyncram:mem_rtl_0|altsyncram_l671:auto_generated
 68. Source assignments for background:background_inst|game_over_RAM:bg_ram3|altsyncram:mem_rtl_0|altsyncram_eg71:auto_generated
 69. Source assignments for player2:player2_inst|player2_RAM:player2_RAM_inst|altsyncram:mem_rtl_0|altsyncram_i871:auto_generated
 70. Source assignments for player1:player1_inst|player1_RAM:player1_RAM_inst|altsyncram:mem_rtl_0|altsyncram_s671:auto_generated
 71. Source assignments for HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP1|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0|altsyncram_qk61:auto_generated
 72. Source assignments for HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP5|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0|altsyncram_qk61:auto_generated
 73. Source assignments for HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP4|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0|altsyncram_qk61:auto_generated
 74. Source assignments for HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP3|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0|altsyncram_qk61:auto_generated
 75. Source assignments for HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP2|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0|altsyncram_qk61:auto_generated
 76. Source assignments for HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP5|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0|altsyncram_qk61:auto_generated
 77. Source assignments for HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP4|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0|altsyncram_qk61:auto_generated
 78. Source assignments for HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP3|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0|altsyncram_qk61:auto_generated
 79. Source assignments for HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP2|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0|altsyncram_qk61:auto_generated
 80. Source assignments for HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP1|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0|altsyncram_qk61:auto_generated
 81. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_register_bank_a_module:final_soc_game_cpu_cpu_register_bank_a
 82. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_register_bank_a_module:final_soc_game_cpu_cpu_register_bank_a|altsyncram:the_altsyncram
 83. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_register_bank_b_module:final_soc_game_cpu_cpu_register_bank_b
 84. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_register_bank_b_module:final_soc_game_cpu_cpu_register_bank_b|altsyncram:the_altsyncram
 85. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_debug:the_final_soc_game_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 86. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_ocimem:the_final_soc_game_cpu_cpu_nios2_ocimem|final_soc_game_cpu_cpu_ociram_sp_ram_module:final_soc_game_cpu_cpu_ociram_sp_ram
 87. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_ocimem:the_final_soc_game_cpu_cpu_nios2_ocimem|final_soc_game_cpu_cpu_ociram_sp_ram_module:final_soc_game_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 88. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|final_soc_game_cpu_cpu_debug_slave_tck:the_final_soc_game_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 89. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|final_soc_game_cpu_cpu_debug_slave_tck:the_final_soc_game_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 90. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|final_soc_game_cpu_cpu_debug_slave_sysclk:the_final_soc_game_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 91. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|final_soc_game_cpu_cpu_debug_slave_sysclk:the_final_soc_game_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 92. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_game_cpu_cpu_debug_slave_phy
 93. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_jtag_uart:jtag_uart|final_soc_jtag_uart_scfifo_w:the_final_soc_jtag_uart_scfifo_w|scfifo:wfifo
 94. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_jtag_uart:jtag_uart|final_soc_jtag_uart_scfifo_r:the_final_soc_jtag_uart_scfifo_r|scfifo:rfifo
 95. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:game_cpu_data_master_translator
 96. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:game_cpu_instruction_master_translator
 97. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 98. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_game_interface_avl_translator
 99. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator
100. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:game_cpu_debug_mem_slave_translator
101. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:system_pll_pll_slave_translator
102. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
103. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator
104. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator
105. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator
106. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator
107. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator
108. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator
109. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:frame_sync_s1_translator
110. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:game_cpu_data_master_agent
111. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:game_cpu_instruction_master_agent
112. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
113. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
114. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
115. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_game_interface_avl_agent
116. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_game_interface_avl_agent|altera_merlin_burst_uncompressor:uncompressor
117. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_game_interface_avl_agent_rsp_fifo
118. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent
119. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
120. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo
121. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:game_cpu_debug_mem_slave_agent
122. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:game_cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
123. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_cpu_debug_mem_slave_agent_rsp_fifo
124. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:system_pll_pll_slave_agent
125. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:system_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
126. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_pll_pll_slave_agent_rsp_fifo
127. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
128. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
129. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
130. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
131. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent
132. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor
133. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo
134. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent
135. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor
136. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo
137. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent
138. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor
139. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo
140. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent
141. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor
142. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo
143. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent
144. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor
145. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo
146. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent
147. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor
148. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo
149. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:frame_sync_s1_agent
150. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:frame_sync_s1_agent|altera_merlin_burst_uncompressor:uncompressor
151. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_sync_s1_agent_rsp_fifo
152. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router:router|final_soc_mm_interconnect_0_router_default_decode:the_default_decode
153. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_001:router_001|final_soc_mm_interconnect_0_router_001_default_decode:the_default_decode
154. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_002|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
155. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_003|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
156. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_004|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
157. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_005:router_005|final_soc_mm_interconnect_0_router_005_default_decode:the_default_decode
158. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_005:router_006|final_soc_mm_interconnect_0_router_005_default_decode:the_default_decode
159. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_005:router_007|final_soc_mm_interconnect_0_router_005_default_decode:the_default_decode
160. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_008|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
161. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_009|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
162. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_010|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
163. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_011|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
164. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_012|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
165. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_013|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
166. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_014|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
167. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb
168. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
169. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb
170. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
171. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb
172. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
173. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
174. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
175. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
176. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
177. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
178. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
179. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
180. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
181. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
182. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
183. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
184. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
185. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
186. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
187. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
188. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
189. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
190. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
191. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
192. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
193. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
194. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
195. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
196. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
197. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
198. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
199. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
200. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
201. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
202. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
203. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
204. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
205. Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012
206. Parameter Settings for User Entity Instance: final_soc:nios_system|altera_reset_controller:rst_controller
207. Parameter Settings for User Entity Instance: final_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
208. Parameter Settings for User Entity Instance: final_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
209. Parameter Settings for User Entity Instance: final_soc:nios_system|altera_reset_controller:rst_controller_001
210. Parameter Settings for User Entity Instance: final_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
211. Parameter Settings for User Entity Instance: final_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
212. Parameter Settings for User Entity Instance: final_soc:nios_system|altera_reset_controller:rst_controller_002
213. Parameter Settings for User Entity Instance: final_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
214. Parameter Settings for User Entity Instance: final_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
215. Parameter Settings for User Entity Instance: vga_clk:vga_clk_instance|altpll:altpll_component
216. Parameter Settings for User Entity Instance: VGA_controller:vga_controller_instance
217. Parameter Settings for User Entity Instance: background:background_inst
218. Parameter Settings for User Entity Instance: Sound_Top:Sound_Top_inst|USB_Clock_PLL:USB_Clock_PLL_inst|altpll:altpll_component
219. Parameter Settings for User Entity Instance: Sound_Top:Sound_Top_inst|contra_ROM:contra_ROM_inst|altsyncram:altsyncram_component
220. Parameter Settings for Inferred Entity Instance: background:background_inst|start_menu_RAM:bg_ram1|altsyncram:mem_rtl_0
221. Parameter Settings for Inferred Entity Instance: background:background_inst|in_game_RAM:bg_ram2|altsyncram:mem_rtl_0
222. Parameter Settings for Inferred Entity Instance: background:background_inst|game_over_RAM:bg_ram3|altsyncram:mem_rtl_0
223. Parameter Settings for Inferred Entity Instance: player2:player2_inst|player2_RAM:player2_RAM_inst|altsyncram:mem_rtl_0
224. Parameter Settings for Inferred Entity Instance: player1:player1_inst|player1_RAM:player1_RAM_inst|altsyncram:mem_rtl_0
225. Parameter Settings for Inferred Entity Instance: HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP1|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0
226. Parameter Settings for Inferred Entity Instance: HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP5|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0
227. Parameter Settings for Inferred Entity Instance: HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP4|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0
228. Parameter Settings for Inferred Entity Instance: HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP3|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0
229. Parameter Settings for Inferred Entity Instance: HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP2|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0
230. Parameter Settings for Inferred Entity Instance: HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP5|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0
231. Parameter Settings for Inferred Entity Instance: HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP4|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0
232. Parameter Settings for Inferred Entity Instance: HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP3|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0
233. Parameter Settings for Inferred Entity Instance: HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP2|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0
234. Parameter Settings for Inferred Entity Instance: HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP1|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0
235. Parameter Settings for Inferred Entity Instance: player2:player2_inst|lpm_mult:Mult0
236. Parameter Settings for Inferred Entity Instance: player1:player1_inst|lpm_mult:Mult0
237. altsyncram Parameter Settings by Entity Instance
238. scfifo Parameter Settings by Entity Instance
239. altpll Parameter Settings by Entity Instance
240. lpm_mult Parameter Settings by Entity Instance
241. Port Connectivity Checks: "HexDriver:hexdrv7"
242. Port Connectivity Checks: "HexDriver:hexdrv6"
243. Port Connectivity Checks: "HexDriver:hexdrv5"
244. Port Connectivity Checks: "HexDriver:hexdrv4"
245. Port Connectivity Checks: "HexDriver:hexdrv3"
246. Port Connectivity Checks: "HexDriver:hexdrv2"
247. Port Connectivity Checks: "HexDriver:hexdrv1"
248. Port Connectivity Checks: "HexDriver:hexdrv0"
249. Port Connectivity Checks: "Sound_Top:Sound_Top_inst|contra_ROM:contra_ROM_inst"
250. Port Connectivity Checks: "final_soc:nios_system|altera_reset_controller:rst_controller_002"
251. Port Connectivity Checks: "final_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
252. Port Connectivity Checks: "final_soc:nios_system|altera_reset_controller:rst_controller_001"
253. Port Connectivity Checks: "final_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
254. Port Connectivity Checks: "final_soc:nios_system|altera_reset_controller:rst_controller"
255. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
256. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
257. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
258. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
259. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
260. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
261. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
262. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_005:router_005|final_soc_mm_interconnect_0_router_005_default_decode:the_default_decode"
263. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_002|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode"
264. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_001:router_001|final_soc_mm_interconnect_0_router_001_default_decode:the_default_decode"
265. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router:router|final_soc_mm_interconnect_0_router_default_decode:the_default_decode"
266. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_sync_s1_agent_rsp_fifo"
267. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:frame_sync_s1_agent"
268. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo"
269. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent"
270. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo"
271. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent"
272. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo"
273. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent"
274. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo"
275. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent"
276. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo"
277. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent"
278. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo"
279. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent"
280. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
281. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
282. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
283. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_pll_pll_slave_agent_rsp_fifo"
284. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:system_pll_pll_slave_agent"
285. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_cpu_debug_mem_slave_agent_rsp_fifo"
286. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:game_cpu_debug_mem_slave_agent"
287. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo"
288. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent"
289. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_game_interface_avl_agent_rsp_fifo"
290. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_game_interface_avl_agent"
291. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
292. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
293. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:game_cpu_instruction_master_agent"
294. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:game_cpu_data_master_agent"
295. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:frame_sync_s1_translator"
296. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator"
297. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator"
298. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator"
299. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator"
300. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator"
301. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator"
302. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
303. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:system_pll_pll_slave_translator"
304. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:game_cpu_debug_mem_slave_translator"
305. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator"
306. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_game_interface_avl_translator"
307. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
308. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:game_cpu_instruction_master_translator"
309. Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:game_cpu_data_master_translator"
310. Port Connectivity Checks: "final_soc:nios_system|final_soc_system_pll:system_pll|final_soc_system_pll_altpll_lqa2:sd1"
311. Port Connectivity Checks: "final_soc:nios_system|final_soc_system_pll:system_pll"
312. Port Connectivity Checks: "final_soc:nios_system|final_soc_sdram:sdram|final_soc_sdram_input_efifo_module:the_final_soc_sdram_input_efifo_module"
313. Port Connectivity Checks: "final_soc:nios_system|final_soc_jtag_uart:jtag_uart|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic"
314. Port Connectivity Checks: "final_soc:nios_system|final_soc_jtag_uart:jtag_uart"
315. Port Connectivity Checks: "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_game_cpu_cpu_debug_slave_phy"
316. Port Connectivity Checks: "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|final_soc_game_cpu_cpu_debug_slave_sysclk:the_final_soc_game_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
317. Port Connectivity Checks: "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|final_soc_game_cpu_cpu_debug_slave_sysclk:the_final_soc_game_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
318. Port Connectivity Checks: "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_pib:the_final_soc_game_cpu_cpu_nios2_oci_pib"
319. Port Connectivity Checks: "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_fifo:the_final_soc_game_cpu_cpu_nios2_oci_fifo|final_soc_game_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_final_soc_game_cpu_cpu_nios2_oci_fifo_wrptr_inc"
320. Port Connectivity Checks: "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_dtrace:the_final_soc_game_cpu_cpu_nios2_oci_dtrace|final_soc_game_cpu_cpu_nios2_oci_td_mode:final_soc_game_cpu_cpu_nios2_oci_trc_ctrl_td_mode"
321. Port Connectivity Checks: "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_itrace:the_final_soc_game_cpu_cpu_nios2_oci_itrace"
322. Port Connectivity Checks: "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_dbrk:the_final_soc_game_cpu_cpu_nios2_oci_dbrk"
323. Port Connectivity Checks: "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_xbrk:the_final_soc_game_cpu_cpu_nios2_oci_xbrk"
324. Port Connectivity Checks: "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_debug:the_final_soc_game_cpu_cpu_nios2_oci_debug"
325. Port Connectivity Checks: "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci"
326. Port Connectivity Checks: "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_test_bench:the_final_soc_game_cpu_cpu_test_bench"
327. Port Connectivity Checks: "final_soc:nios_system|final_soc_game_cpu:game_cpu"
328. Port Connectivity Checks: "final_soc:nios_system"
329. Post-Synthesis Netlist Statistics for Top Partition
330. Elapsed Time Per Partition
331. Analysis & Synthesis Messages
332. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Dec 30 23:02:43 2020       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; final                                       ;
; Top-level Entity Name              ; proj_top                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 10,114                                      ;
;     Total combinational functions  ; 7,138                                       ;
;     Dedicated logic registers      ; 4,330                                       ;
; Total registers                    ; 4330                                        ;
; Total pins                         ; 216                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,635,264                                   ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 3                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; proj_top           ; final              ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                             ; Library     ;
+-------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; Color_Mapper.sv                                                                                 ; yes             ; User SystemVerilog HDL File                           ; D:/MyCode/Verilog/ECE385/finalproj/final/Color_Mapper.sv                                                                                 ;             ;
; Audio/contra_ROM.v                                                                              ; yes             ; User Wizard-Generated File                            ; D:/MyCode/Verilog/ECE385/finalproj/final/Audio/contra_ROM.v                                                                              ;             ;
; USB_Clock_PLL.v                                                                                 ; yes             ; User Wizard-Generated File                            ; D:/MyCode/Verilog/ECE385/finalproj/final/USB_Clock_PLL.v                                                                                 ;             ;
; Sound_Top.v                                                                                     ; yes             ; User Verilog HDL File                                 ; D:/MyCode/Verilog/ECE385/finalproj/final/Sound_Top.v                                                                                     ;             ;
; I2C_Protocol.v                                                                                  ; yes             ; User Verilog HDL File                                 ; D:/MyCode/Verilog/ECE385/finalproj/final/I2C_Protocol.v                                                                                  ;             ;
; sprites/bullets.sv                                                                              ; yes             ; User SystemVerilog HDL File                           ; D:/MyCode/Verilog/ECE385/finalproj/final/sprites/bullets.sv                                                                              ;             ;
; sprites/background.sv                                                                           ; yes             ; User SystemVerilog HDL File                           ; D:/MyCode/Verilog/ECE385/finalproj/final/sprites/background.sv                                                                           ;             ;
; final_soc/synthesis/final_soc.v                                                                 ; yes             ; User Verilog HDL File                                 ; D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/final_soc.v                                                                 ; final_soc   ;
; final_soc/synthesis/submodules/altera_reset_controller.v                                        ; yes             ; User Verilog HDL File                                 ; D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_reset_controller.v                                        ; final_soc   ;
; final_soc/synthesis/submodules/altera_reset_synchronizer.v                                      ; yes             ; User Verilog HDL File                                 ; D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_reset_synchronizer.v                                      ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                           ; D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_irq_mapper.sv                                          ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                                 ; D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v                                    ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                                 ; D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v                  ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                           ; D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; final_soc   ;
; final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                       ; yes             ; User SystemVerilog HDL File                           ; D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                       ; final_soc   ;
; final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                 ; yes             ; User SystemVerilog HDL File                           ; D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                 ; final_soc   ;
; final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v                                  ; yes             ; User SystemVerilog HDL File                           ; D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v                                  ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                           ; D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux_001.sv                       ; final_soc   ;
; final_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                      ; yes             ; User SystemVerilog HDL File                           ; D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                      ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                           ; D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv                           ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux_003.sv                     ; yes             ; User SystemVerilog HDL File                           ; D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux_003.sv                     ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                           ; D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv                         ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux_003.sv                       ; yes             ; User SystemVerilog HDL File                           ; D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux_003.sv                       ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                           ; D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv                           ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                           ; D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux_001.sv                     ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                           ; D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv                         ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_005.sv                        ; yes             ; User SystemVerilog HDL File                           ; D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_005.sv                        ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                           ; D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv                        ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                           ; D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv                        ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                           ; D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv                            ; final_soc   ;
; final_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                          ; yes             ; User Verilog HDL File                                 ; D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                          ; final_soc   ;
; final_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                     ; yes             ; User SystemVerilog HDL File                           ; D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                     ; final_soc   ;
; final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                              ; yes             ; User SystemVerilog HDL File                           ; D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                              ; final_soc   ;
; final_soc/synthesis/submodules/altera_merlin_master_agent.sv                                    ; yes             ; User SystemVerilog HDL File                           ; D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_merlin_master_agent.sv                                    ; final_soc   ;
; final_soc/synthesis/submodules/altera_merlin_slave_translator.sv                                ; yes             ; User SystemVerilog HDL File                           ; D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_merlin_slave_translator.sv                                ; final_soc   ;
; final_soc/synthesis/submodules/altera_merlin_master_translator.sv                               ; yes             ; User SystemVerilog HDL File                           ; D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_merlin_master_translator.sv                               ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_system_pll.v                                           ; yes             ; User Verilog HDL File                                 ; D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_system_pll.v                                           ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_sysid_qsys.v                                           ; yes             ; User Verilog HDL File                                 ; D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_sysid_qsys.v                                           ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_sdram.v                                                ; yes             ; User Verilog HDL File                                 ; D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_sdram.v                                                ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_otg_hpi_data.v                                         ; yes             ; User Verilog HDL File                                 ; D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_otg_hpi_data.v                                         ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_otg_hpi_cs.v                                           ; yes             ; User Verilog HDL File                                 ; D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_otg_hpi_cs.v                                           ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_otg_hpi_address.v                                      ; yes             ; User Verilog HDL File                                 ; D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_otg_hpi_address.v                                      ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_jtag_uart.v                                            ; yes             ; User Verilog HDL File                                 ; D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_jtag_uart.v                                            ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_game_cpu.v                                             ; yes             ; User Verilog HDL File                                 ; D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu.v                                             ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v                                         ; yes             ; User Verilog HDL File                                 ; D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v                                         ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_game_cpu_cpu_debug_slave_sysclk.v                      ; yes             ; User Verilog HDL File                                 ; D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu_debug_slave_sysclk.v                      ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_game_cpu_cpu_debug_slave_tck.v                         ; yes             ; User Verilog HDL File                                 ; D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu_debug_slave_tck.v                         ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_game_cpu_cpu_debug_slave_wrapper.v                     ; yes             ; User Verilog HDL File                                 ; D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu_debug_slave_wrapper.v                     ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_game_cpu_cpu_test_bench.v                              ; yes             ; User Verilog HDL File                                 ; D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu_test_bench.v                              ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_frame_sync.v                                           ; yes             ; User Verilog HDL File                                 ; D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_frame_sync.v                                           ; final_soc   ;
; final_soc/synthesis/submodules/avalon_game_interface.sv                                         ; yes             ; User SystemVerilog HDL File                           ; D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/avalon_game_interface.sv                                         ; final_soc   ;
; VGA_controller.sv                                                                               ; yes             ; User SystemVerilog HDL File                           ; D:/MyCode/Verilog/ECE385/finalproj/final/VGA_controller.sv                                                                               ;             ;
; proj_top.sv                                                                                     ; yes             ; User SystemVerilog HDL File                           ; D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv                                                                                     ;             ;
; hpi_io_intf.sv                                                                                  ; yes             ; User SystemVerilog HDL File                           ; D:/MyCode/Verilog/ECE385/finalproj/final/hpi_io_intf.sv                                                                                  ;             ;
; HexDriver.sv                                                                                    ; yes             ; User SystemVerilog HDL File                           ; D:/MyCode/Verilog/ECE385/finalproj/final/HexDriver.sv                                                                                    ;             ;
; vga_clk.v                                                                                       ; yes             ; User Wizard-Generated File                            ; D:/MyCode/Verilog/ECE385/finalproj/final/vga_clk.v                                                                                       ;             ;
; gamefile_reader.sv                                                                              ; yes             ; User SystemVerilog HDL File                           ; D:/MyCode/Verilog/ECE385/finalproj/final/gamefile_reader.sv                                                                              ;             ;
; sprites/players.sv                                                                              ; yes             ; User SystemVerilog HDL File                           ; D:/MyCode/Verilog/ECE385/finalproj/final/sprites/players.sv                                                                              ;             ;
; sprites/HP_bar.sv                                                                               ; yes             ; User SystemVerilog HDL File                           ; D:/MyCode/Verilog/ECE385/finalproj/final/sprites/HP_bar.sv                                                                               ;             ;
; sprites/bullet.txt                                                                              ; yes             ; Auto-Found File                                       ; D:/MyCode/Verilog/ECE385/finalproj/final/sprites/bullet.txt                                                                              ;             ;
; sprites/hp.txt                                                                                  ; yes             ; Auto-Found File                                       ; D:/MyCode/Verilog/ECE385/finalproj/final/sprites/hp.txt                                                                                  ;             ;
; sprites/startmenu.txt                                                                           ; yes             ; Auto-Found File                                       ; D:/MyCode/Verilog/ECE385/finalproj/final/sprites/startmenu.txt                                                                           ;             ;
; sprites/ingame.txt                                                                              ; yes             ; Auto-Found File                                       ; D:/MyCode/Verilog/ECE385/finalproj/final/sprites/ingame.txt                                                                              ;             ;
; sprites/gameover.txt                                                                            ; yes             ; Auto-Found File                                       ; D:/MyCode/Verilog/ECE385/finalproj/final/sprites/gameover.txt                                                                            ;             ;
; sprites/player1.txt                                                                             ; yes             ; Auto-Found File                                       ; D:/MyCode/Verilog/ECE385/finalproj/final/sprites/player1.txt                                                                             ;             ;
; sprites/player2.txt                                                                             ; yes             ; Auto-Found File                                       ; D:/MyCode/Verilog/ECE385/finalproj/final/sprites/player2.txt                                                                             ;             ;
; altsyncram.tdf                                                                                  ; yes             ; Megafunction                                          ; d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf                                                            ;             ;
; stratix_ram_block.inc                                                                           ; yes             ; Megafunction                                          ; d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                     ;             ;
; lpm_mux.inc                                                                                     ; yes             ; Megafunction                                          ; d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc                                                               ;             ;
; lpm_decode.inc                                                                                  ; yes             ; Megafunction                                          ; d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc                                                            ;             ;
; aglobal180.inc                                                                                  ; yes             ; Megafunction                                          ; d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                                                            ;             ;
; a_rdenreg.inc                                                                                   ; yes             ; Megafunction                                          ; d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                             ;             ;
; altrom.inc                                                                                      ; yes             ; Megafunction                                          ; d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc                                                                ;             ;
; altram.inc                                                                                      ; yes             ; Megafunction                                          ; d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc                                                                ;             ;
; altdpram.inc                                                                                    ; yes             ; Megafunction                                          ; d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc                                                              ;             ;
; db/altsyncram_6mc1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_6mc1.tdf                                                                          ;             ;
; altera_std_synchronizer.v                                                                       ; yes             ; Megafunction                                          ; d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                 ;             ;
; db/altsyncram_ac71.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_ac71.tdf                                                                          ;             ;
; sld_virtual_jtag_basic.v                                                                        ; yes             ; Megafunction                                          ; d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                  ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                   ; yes             ; Encrypted Megafunction                                ; d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                             ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                               ; yes             ; Encrypted Megafunction                                ; d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                         ;             ;
; scfifo.tdf                                                                                      ; yes             ; Megafunction                                          ; d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf                                                                ;             ;
; a_regfifo.inc                                                                                   ; yes             ; Megafunction                                          ; d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_regfifo.inc                                                             ;             ;
; a_dpfifo.inc                                                                                    ; yes             ; Megafunction                                          ; d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                              ;             ;
; a_i2fifo.inc                                                                                    ; yes             ; Megafunction                                          ; d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                              ;             ;
; a_fffifo.inc                                                                                    ; yes             ; Megafunction                                          ; d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_fffifo.inc                                                              ;             ;
; a_f2fifo.inc                                                                                    ; yes             ; Megafunction                                          ; d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                              ;             ;
; db/scfifo_jr21.tdf                                                                              ; yes             ; Auto-Generated Megafunction                           ; D:/MyCode/Verilog/ECE385/finalproj/final/db/scfifo_jr21.tdf                                                                              ;             ;
; db/a_dpfifo_l011.tdf                                                                            ; yes             ; Auto-Generated Megafunction                           ; D:/MyCode/Verilog/ECE385/finalproj/final/db/a_dpfifo_l011.tdf                                                                            ;             ;
; db/a_fefifo_7cf.tdf                                                                             ; yes             ; Auto-Generated Megafunction                           ; D:/MyCode/Verilog/ECE385/finalproj/final/db/a_fefifo_7cf.tdf                                                                             ;             ;
; db/cntr_do7.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/MyCode/Verilog/ECE385/finalproj/final/db/cntr_do7.tdf                                                                                 ;             ;
; db/altsyncram_nio1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_nio1.tdf                                                                          ;             ;
; db/cntr_1ob.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/MyCode/Verilog/ECE385/finalproj/final/db/cntr_1ob.tdf                                                                                 ;             ;
; alt_jtag_atlantic.v                                                                             ; yes             ; Encrypted Megafunction                                ; d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                       ;             ;
; altpll.tdf                                                                                      ; yes             ; Megafunction                                          ; d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf                                                                ;             ;
; stratix_pll.inc                                                                                 ; yes             ; Megafunction                                          ; d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_pll.inc                                                           ;             ;
; stratixii_pll.inc                                                                               ; yes             ; Megafunction                                          ; d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                         ;             ;
; cycloneii_pll.inc                                                                               ; yes             ; Megafunction                                          ; d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                         ;             ;
; db/vga_clk_altpll.v                                                                             ; yes             ; Auto-Generated Megafunction                           ; D:/MyCode/Verilog/ECE385/finalproj/final/db/vga_clk_altpll.v                                                                             ;             ;
; db/usb_clock_pll_altpll.v                                                                       ; yes             ; Auto-Generated Megafunction                           ; D:/MyCode/Verilog/ECE385/finalproj/final/db/usb_clock_pll_altpll.v                                                                       ;             ;
; db/altsyncram_ffd1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_ffd1.tdf                                                                          ;             ;
; ../Audio/contra_hex_rom.mif                                                                     ; yes             ; Auto-Found Memory Initialization File                 ; D:/MyCode/Verilog/ECE385/finalproj/final/Audio/contra_hex_rom.mif                                                                        ;             ;
; db/decode_7ua.tdf                                                                               ; yes             ; Auto-Generated Megafunction                           ; D:/MyCode/Verilog/ECE385/finalproj/final/db/decode_7ua.tdf                                                                               ;             ;
; db/mux_6qb.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                           ; D:/MyCode/Verilog/ECE385/finalproj/final/db/mux_6qb.tdf                                                                                  ;             ;
; sld_hub.vhd                                                                                     ; yes             ; Encrypted Megafunction                                ; d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_hub.vhd                                                               ; altera_sld  ;
; db/ip/sld72322c81/alt_sld_fab.v                                                                 ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; D:/MyCode/Verilog/ECE385/finalproj/final/db/ip/sld72322c81/alt_sld_fab.v                                                                 ; alt_sld_fab ;
; db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab.v                                          ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; D:/MyCode/Verilog/ECE385/finalproj/final/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab.v                                          ; alt_sld_fab ;
; db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File                     ; D:/MyCode/Verilog/ECE385/finalproj/final/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                   ; alt_sld_fab ;
; db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; D:/MyCode/Verilog/ECE385/finalproj/final/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                ; alt_sld_fab ;
; db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                              ; yes             ; Encrypted Auto-Found VHDL File                        ; D:/MyCode/Verilog/ECE385/finalproj/final/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                              ; alt_sld_fab ;
; db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; D:/MyCode/Verilog/ECE385/finalproj/final/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                ; yes             ; Encrypted Megafunction                                ; d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                          ;             ;
; sld_rom_sr.vhd                                                                                  ; yes             ; Encrypted Megafunction                                ; d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                            ;             ;
; db/altsyncram_vh71.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_vh71.tdf                                                                          ;             ;
; db/final.ram0_start_menu_RAM_313b41d8.hdl.mif                                                   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/MyCode/Verilog/ECE385/finalproj/final/db/final.ram0_start_menu_RAM_313b41d8.hdl.mif                                                   ;             ;
; db/decode_u9a.tdf                                                                               ; yes             ; Auto-Generated Megafunction                           ; D:/MyCode/Verilog/ECE385/finalproj/final/db/decode_u9a.tdf                                                                               ;             ;
; db/mux_hob.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                           ; D:/MyCode/Verilog/ECE385/finalproj/final/db/mux_hob.tdf                                                                                  ;             ;
; db/altsyncram_l671.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_l671.tdf                                                                          ;             ;
; db/final.ram0_in_game_RAM_56b4381e.hdl.mif                                                      ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/MyCode/Verilog/ECE385/finalproj/final/db/final.ram0_in_game_RAM_56b4381e.hdl.mif                                                      ;             ;
; db/altsyncram_eg71.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_eg71.tdf                                                                          ;             ;
; db/final.ram0_game_over_RAM_d3a0fa25.hdl.mif                                                    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/MyCode/Verilog/ECE385/finalproj/final/db/final.ram0_game_over_RAM_d3a0fa25.hdl.mif                                                    ;             ;
; db/altsyncram_i871.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_i871.tdf                                                                          ;             ;
; db/final.ram0_player2_RAM_1ea56d5c.hdl.mif                                                      ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/MyCode/Verilog/ECE385/finalproj/final/db/final.ram0_player2_RAM_1ea56d5c.hdl.mif                                                      ;             ;
; db/decode_e8a.tdf                                                                               ; yes             ; Auto-Generated Megafunction                           ; D:/MyCode/Verilog/ECE385/finalproj/final/db/decode_e8a.tdf                                                                               ;             ;
; db/mux_1nb.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                           ; D:/MyCode/Verilog/ECE385/finalproj/final/db/mux_1nb.tdf                                                                                  ;             ;
; db/altsyncram_s671.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_s671.tdf                                                                          ;             ;
; db/final.ram0_player1_RAM_1ef3a009.hdl.mif                                                      ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/MyCode/Verilog/ECE385/finalproj/final/db/final.ram0_player1_RAM_1ef3a009.hdl.mif                                                      ;             ;
; db/altsyncram_qk61.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_qk61.tdf                                                                          ;             ;
; db/final.ram0_HP_RAM_9e7aa11f.hdl.mif                                                           ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/MyCode/Verilog/ECE385/finalproj/final/db/final.ram0_HP_RAM_9e7aa11f.hdl.mif                                                           ;             ;
; lpm_mult.tdf                                                                                    ; yes             ; Megafunction                                          ; d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf                                                              ;             ;
; lpm_add_sub.inc                                                                                 ; yes             ; Megafunction                                          ; d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                           ;             ;
; multcore.inc                                                                                    ; yes             ; Megafunction                                          ; d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.inc                                                              ;             ;
; bypassff.inc                                                                                    ; yes             ; Megafunction                                          ; d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/bypassff.inc                                                              ;             ;
; altshift.inc                                                                                    ; yes             ; Megafunction                                          ; d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift.inc                                                              ;             ;
; multcore.tdf                                                                                    ; yes             ; Megafunction                                          ; d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.tdf                                                              ;             ;
; csa_add.inc                                                                                     ; yes             ; Megafunction                                          ; d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/csa_add.inc                                                               ;             ;
; mpar_add.inc                                                                                    ; yes             ; Megafunction                                          ; d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.inc                                                              ;             ;
; muleabz.inc                                                                                     ; yes             ; Megafunction                                          ; d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/muleabz.inc                                                               ;             ;
; mul_lfrg.inc                                                                                    ; yes             ; Megafunction                                          ; d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/mul_lfrg.inc                                                              ;             ;
; mul_boothc.inc                                                                                  ; yes             ; Megafunction                                          ; d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/mul_boothc.inc                                                            ;             ;
; alt_ded_mult.inc                                                                                ; yes             ; Megafunction                                          ; d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_ded_mult.inc                                                          ;             ;
; alt_ded_mult_y.inc                                                                              ; yes             ; Megafunction                                          ; d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                        ;             ;
; dffpipe.inc                                                                                     ; yes             ; Megafunction                                          ; d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/dffpipe.inc                                                               ;             ;
; mpar_add.tdf                                                                                    ; yes             ; Megafunction                                          ; d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf                                                              ;             ;
; lpm_add_sub.tdf                                                                                 ; yes             ; Megafunction                                          ; d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                           ;             ;
; addcore.inc                                                                                     ; yes             ; Megafunction                                          ; d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/addcore.inc                                                               ;             ;
; look_add.inc                                                                                    ; yes             ; Megafunction                                          ; d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/look_add.inc                                                              ;             ;
; alt_stratix_add_sub.inc                                                                         ; yes             ; Megafunction                                          ; d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                   ;             ;
; db/add_sub_kgh.tdf                                                                              ; yes             ; Auto-Generated Megafunction                           ; D:/MyCode/Verilog/ECE385/finalproj/final/db/add_sub_kgh.tdf                                                                              ;             ;
; db/add_sub_ogh.tdf                                                                              ; yes             ; Auto-Generated Megafunction                           ; D:/MyCode/Verilog/ECE385/finalproj/final/db/add_sub_ogh.tdf                                                                              ;             ;
; altshift.tdf                                                                                    ; yes             ; Megafunction                                          ; d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift.tdf                                                              ;             ;
; db/altsyncram_fgd1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_fgd1.tdf                                                                          ;             ;
; db/decode_8ua.tdf                                                                               ; yes             ; Auto-Generated Megafunction                           ; D:/MyCode/Verilog/ECE385/finalproj/final/db/decode_8ua.tdf                                                                               ;             ;
; db/mux_9qb.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                           ; D:/MyCode/Verilog/ECE385/finalproj/final/db/mux_9qb.tdf                                                                                  ;             ;
+-------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 10,114         ;
;                                             ;                ;
; Total combinational functions               ; 7138           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 4302           ;
;     -- 3 input functions                    ; 1885           ;
;     -- <=2 input functions                  ; 951            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 5834           ;
;     -- arithmetic mode                      ; 1304           ;
;                                             ;                ;
; Total registers                             ; 4330           ;
;     -- Dedicated logic registers            ; 4330           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 216            ;
; Total memory bits                           ; 2635264        ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 3              ;
;     -- PLLs                                 ; 3              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 3703           ;
; Total fan-out                               ; 45792          ;
; Average fan-out                             ; 3.68           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                 ; Entity Name                                   ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
; |proj_top                                                                                                                               ; 7138 (1)            ; 4330 (1)                  ; 2635264     ; 0            ; 0       ; 0         ; 216  ; 0            ; |proj_top                                                                                                                                                                                                                                                                                                                                                                                           ; proj_top                                      ; work         ;
;    |HP_bar:HP_bar_inst|                                                                                                                 ; 733 (160)           ; 0 (0)                     ; 16000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|HP_bar:HP_bar_inst                                                                                                                                                                                                                                                                                                                                                                        ; HP_bar                                        ; work         ;
;       |range_checker_HP:checker_player1_HP1|                                                                                            ; 49 (49)             ; 0 (0)                     ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP1                                                                                                                                                                                                                                                                                                                                   ; range_checker_HP                              ; work         ;
;          |HP_RAM:HP_RAM_inst|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP1|HP_RAM:HP_RAM_inst                                                                                                                                                                                                                                                                                                                ; HP_RAM                                        ; work         ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP1|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                           ; altsyncram                                    ; work         ;
;                |altsyncram_qk61:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP1|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0|altsyncram_qk61:auto_generated                                                                                                                                                                                                                                                            ; altsyncram_qk61                               ; work         ;
;       |range_checker_HP:checker_player1_HP2|                                                                                            ; 52 (52)             ; 0 (0)                     ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP2                                                                                                                                                                                                                                                                                                                                   ; range_checker_HP                              ; work         ;
;          |HP_RAM:HP_RAM_inst|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP2|HP_RAM:HP_RAM_inst                                                                                                                                                                                                                                                                                                                ; HP_RAM                                        ; work         ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP2|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                           ; altsyncram                                    ; work         ;
;                |altsyncram_qk61:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP2|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0|altsyncram_qk61:auto_generated                                                                                                                                                                                                                                                            ; altsyncram_qk61                               ; work         ;
;       |range_checker_HP:checker_player1_HP3|                                                                                            ; 49 (49)             ; 0 (0)                     ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP3                                                                                                                                                                                                                                                                                                                                   ; range_checker_HP                              ; work         ;
;          |HP_RAM:HP_RAM_inst|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP3|HP_RAM:HP_RAM_inst                                                                                                                                                                                                                                                                                                                ; HP_RAM                                        ; work         ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP3|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                           ; altsyncram                                    ; work         ;
;                |altsyncram_qk61:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP3|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0|altsyncram_qk61:auto_generated                                                                                                                                                                                                                                                            ; altsyncram_qk61                               ; work         ;
;       |range_checker_HP:checker_player1_HP4|                                                                                            ; 51 (51)             ; 0 (0)                     ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP4                                                                                                                                                                                                                                                                                                                                   ; range_checker_HP                              ; work         ;
;          |HP_RAM:HP_RAM_inst|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP4|HP_RAM:HP_RAM_inst                                                                                                                                                                                                                                                                                                                ; HP_RAM                                        ; work         ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP4|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                           ; altsyncram                                    ; work         ;
;                |altsyncram_qk61:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP4|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0|altsyncram_qk61:auto_generated                                                                                                                                                                                                                                                            ; altsyncram_qk61                               ; work         ;
;       |range_checker_HP:checker_player1_HP5|                                                                                            ; 85 (85)             ; 0 (0)                     ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP5                                                                                                                                                                                                                                                                                                                                   ; range_checker_HP                              ; work         ;
;          |HP_RAM:HP_RAM_inst|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP5|HP_RAM:HP_RAM_inst                                                                                                                                                                                                                                                                                                                ; HP_RAM                                        ; work         ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP5|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                           ; altsyncram                                    ; work         ;
;                |altsyncram_qk61:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP5|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0|altsyncram_qk61:auto_generated                                                                                                                                                                                                                                                            ; altsyncram_qk61                               ; work         ;
;       |range_checker_HP:checker_player2_HP1|                                                                                            ; 49 (49)             ; 0 (0)                     ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP1                                                                                                                                                                                                                                                                                                                                   ; range_checker_HP                              ; work         ;
;          |HP_RAM:HP_RAM_inst|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP1|HP_RAM:HP_RAM_inst                                                                                                                                                                                                                                                                                                                ; HP_RAM                                        ; work         ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP1|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                           ; altsyncram                                    ; work         ;
;                |altsyncram_qk61:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP1|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0|altsyncram_qk61:auto_generated                                                                                                                                                                                                                                                            ; altsyncram_qk61                               ; work         ;
;       |range_checker_HP:checker_player2_HP2|                                                                                            ; 52 (52)             ; 0 (0)                     ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP2                                                                                                                                                                                                                                                                                                                                   ; range_checker_HP                              ; work         ;
;          |HP_RAM:HP_RAM_inst|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP2|HP_RAM:HP_RAM_inst                                                                                                                                                                                                                                                                                                                ; HP_RAM                                        ; work         ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP2|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                           ; altsyncram                                    ; work         ;
;                |altsyncram_qk61:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP2|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0|altsyncram_qk61:auto_generated                                                                                                                                                                                                                                                            ; altsyncram_qk61                               ; work         ;
;       |range_checker_HP:checker_player2_HP3|                                                                                            ; 51 (51)             ; 0 (0)                     ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP3                                                                                                                                                                                                                                                                                                                                   ; range_checker_HP                              ; work         ;
;          |HP_RAM:HP_RAM_inst|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP3|HP_RAM:HP_RAM_inst                                                                                                                                                                                                                                                                                                                ; HP_RAM                                        ; work         ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP3|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                           ; altsyncram                                    ; work         ;
;                |altsyncram_qk61:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP3|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0|altsyncram_qk61:auto_generated                                                                                                                                                                                                                                                            ; altsyncram_qk61                               ; work         ;
;       |range_checker_HP:checker_player2_HP4|                                                                                            ; 51 (51)             ; 0 (0)                     ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP4                                                                                                                                                                                                                                                                                                                                   ; range_checker_HP                              ; work         ;
;          |HP_RAM:HP_RAM_inst|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP4|HP_RAM:HP_RAM_inst                                                                                                                                                                                                                                                                                                                ; HP_RAM                                        ; work         ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP4|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                           ; altsyncram                                    ; work         ;
;                |altsyncram_qk61:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP4|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0|altsyncram_qk61:auto_generated                                                                                                                                                                                                                                                            ; altsyncram_qk61                               ; work         ;
;       |range_checker_HP:checker_player2_HP5|                                                                                            ; 84 (84)             ; 0 (0)                     ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP5                                                                                                                                                                                                                                                                                                                                   ; range_checker_HP                              ; work         ;
;          |HP_RAM:HP_RAM_inst|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP5|HP_RAM:HP_RAM_inst                                                                                                                                                                                                                                                                                                                ; HP_RAM                                        ; work         ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP5|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                           ; altsyncram                                    ; work         ;
;                |altsyncram_qk61:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP5|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0|altsyncram_qk61:auto_generated                                                                                                                                                                                                                                                            ; altsyncram_qk61                               ; work         ;
;    |Sound_Top:Sound_Top_inst|                                                                                                           ; 273 (69)            ; 76 (41)                   ; 1542400     ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|Sound_Top:Sound_Top_inst                                                                                                                                                                                                                                                                                                                                                                  ; Sound_Top                                     ; work         ;
;       |I2C_Protocol:I2C|                                                                                                                ; 61 (61)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|Sound_Top:Sound_Top_inst|I2C_Protocol:I2C                                                                                                                                                                                                                                                                                                                                                 ; I2C_Protocol                                  ; work         ;
;       |USB_Clock_PLL:USB_Clock_PLL_inst|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|Sound_Top:Sound_Top_inst|USB_Clock_PLL:USB_Clock_PLL_inst                                                                                                                                                                                                                                                                                                                                 ; USB_Clock_PLL                                 ; work         ;
;          |altpll:altpll_component|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|Sound_Top:Sound_Top_inst|USB_Clock_PLL:USB_Clock_PLL_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                         ; altpll                                        ; work         ;
;             |USB_Clock_PLL_altpll:auto_generated|                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|Sound_Top:Sound_Top_inst|USB_Clock_PLL:USB_Clock_PLL_inst|altpll:altpll_component|USB_Clock_PLL_altpll:auto_generated                                                                                                                                                                                                                                                                     ; USB_Clock_PLL_altpll                          ; work         ;
;       |contra_ROM:contra_ROM_inst|                                                                                                      ; 143 (0)             ; 9 (0)                     ; 1542400     ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|Sound_Top:Sound_Top_inst|contra_ROM:contra_ROM_inst                                                                                                                                                                                                                                                                                                                                       ; contra_ROM                                    ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 143 (0)             ; 9 (0)                     ; 1542400     ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|Sound_Top:Sound_Top_inst|contra_ROM:contra_ROM_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                       ; altsyncram                                    ; work         ;
;             |altsyncram_ffd1:auto_generated|                                                                                            ; 143 (0)             ; 9 (9)                     ; 1542400     ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|Sound_Top:Sound_Top_inst|contra_ROM:contra_ROM_inst|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated                                                                                                                                                                                                                                                                        ; altsyncram_ffd1                               ; work         ;
;                |decode_7ua:rden_decode|                                                                                                 ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|Sound_Top:Sound_Top_inst|contra_ROM:contra_ROM_inst|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|decode_7ua:rden_decode                                                                                                                                                                                                                                                 ; decode_7ua                                    ; work         ;
;                |mux_6qb:mux2|                                                                                                           ; 128 (128)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|Sound_Top:Sound_Top_inst|contra_ROM:contra_ROM_inst|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|mux_6qb:mux2                                                                                                                                                                                                                                                           ; mux_6qb                                       ; work         ;
;    |VGA_controller:vga_controller_instance|                                                                                             ; 60 (60)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|VGA_controller:vga_controller_instance                                                                                                                                                                                                                                                                                                                                                    ; VGA_controller                                ; work         ;
;    |background:background_inst|                                                                                                         ; 132 (50)            ; 12 (0)                    ; 921600      ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|background:background_inst                                                                                                                                                                                                                                                                                                                                                                ; background                                    ; work         ;
;       |game_over_RAM:bg_ram3|                                                                                                           ; 24 (0)              ; 4 (0)                     ; 307200      ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|background:background_inst|game_over_RAM:bg_ram3                                                                                                                                                                                                                                                                                                                                          ; game_over_RAM                                 ; work         ;
;          |altsyncram:mem_rtl_0|                                                                                                         ; 24 (0)              ; 4 (0)                     ; 307200      ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|background:background_inst|game_over_RAM:bg_ram3|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                     ; altsyncram                                    ; work         ;
;             |altsyncram_eg71:auto_generated|                                                                                            ; 24 (0)              ; 4 (4)                     ; 307200      ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|background:background_inst|game_over_RAM:bg_ram3|altsyncram:mem_rtl_0|altsyncram_eg71:auto_generated                                                                                                                                                                                                                                                                                      ; altsyncram_eg71                               ; work         ;
;                |mux_hob:mux2|                                                                                                           ; 24 (24)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|background:background_inst|game_over_RAM:bg_ram3|altsyncram:mem_rtl_0|altsyncram_eg71:auto_generated|mux_hob:mux2                                                                                                                                                                                                                                                                         ; mux_hob                                       ; work         ;
;       |in_game_RAM:bg_ram2|                                                                                                             ; 24 (0)              ; 4 (0)                     ; 307200      ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|background:background_inst|in_game_RAM:bg_ram2                                                                                                                                                                                                                                                                                                                                            ; in_game_RAM                                   ; work         ;
;          |altsyncram:mem_rtl_0|                                                                                                         ; 24 (0)              ; 4 (0)                     ; 307200      ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|background:background_inst|in_game_RAM:bg_ram2|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                       ; altsyncram                                    ; work         ;
;             |altsyncram_l671:auto_generated|                                                                                            ; 24 (0)              ; 4 (4)                     ; 307200      ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|background:background_inst|in_game_RAM:bg_ram2|altsyncram:mem_rtl_0|altsyncram_l671:auto_generated                                                                                                                                                                                                                                                                                        ; altsyncram_l671                               ; work         ;
;                |mux_hob:mux2|                                                                                                           ; 24 (24)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|background:background_inst|in_game_RAM:bg_ram2|altsyncram:mem_rtl_0|altsyncram_l671:auto_generated|mux_hob:mux2                                                                                                                                                                                                                                                                           ; mux_hob                                       ; work         ;
;       |start_menu_RAM:bg_ram1|                                                                                                          ; 34 (0)              ; 4 (0)                     ; 307200      ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|background:background_inst|start_menu_RAM:bg_ram1                                                                                                                                                                                                                                                                                                                                         ; start_menu_RAM                                ; work         ;
;          |altsyncram:mem_rtl_0|                                                                                                         ; 34 (0)              ; 4 (0)                     ; 307200      ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|background:background_inst|start_menu_RAM:bg_ram1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                    ; altsyncram                                    ; work         ;
;             |altsyncram_vh71:auto_generated|                                                                                            ; 34 (0)              ; 4 (4)                     ; 307200      ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|background:background_inst|start_menu_RAM:bg_ram1|altsyncram:mem_rtl_0|altsyncram_vh71:auto_generated                                                                                                                                                                                                                                                                                     ; altsyncram_vh71                               ; work         ;
;                |decode_u9a:rden_decode|                                                                                                 ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|background:background_inst|start_menu_RAM:bg_ram1|altsyncram:mem_rtl_0|altsyncram_vh71:auto_generated|decode_u9a:rden_decode                                                                                                                                                                                                                                                              ; decode_u9a                                    ; work         ;
;                |mux_hob:mux2|                                                                                                           ; 24 (24)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|background:background_inst|start_menu_RAM:bg_ram1|altsyncram:mem_rtl_0|altsyncram_vh71:auto_generated|mux_hob:mux2                                                                                                                                                                                                                                                                        ; mux_hob                                       ; work         ;
;    |bullets:bullets_inst|                                                                                                               ; 956 (0)             ; 40 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|bullets:bullets_inst                                                                                                                                                                                                                                                                                                                                                                      ; bullets                                       ; work         ;
;       |range_checker_bullet:checker_inst10|                                                                                             ; 95 (73)             ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|bullets:bullets_inst|range_checker_bullet:checker_inst10                                                                                                                                                                                                                                                                                                                                  ; range_checker_bullet                          ; work         ;
;          |bullet_RAM:bullet_RAM_inst|                                                                                                   ; 22 (22)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|bullets:bullets_inst|range_checker_bullet:checker_inst10|bullet_RAM:bullet_RAM_inst                                                                                                                                                                                                                                                                                                       ; bullet_RAM                                    ; work         ;
;       |range_checker_bullet:checker_inst1|                                                                                              ; 97 (76)             ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|bullets:bullets_inst|range_checker_bullet:checker_inst1                                                                                                                                                                                                                                                                                                                                   ; range_checker_bullet                          ; work         ;
;          |bullet_RAM:bullet_RAM_inst|                                                                                                   ; 21 (21)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|bullets:bullets_inst|range_checker_bullet:checker_inst1|bullet_RAM:bullet_RAM_inst                                                                                                                                                                                                                                                                                                        ; bullet_RAM                                    ; work         ;
;       |range_checker_bullet:checker_inst2|                                                                                              ; 98 (76)             ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|bullets:bullets_inst|range_checker_bullet:checker_inst2                                                                                                                                                                                                                                                                                                                                   ; range_checker_bullet                          ; work         ;
;          |bullet_RAM:bullet_RAM_inst|                                                                                                   ; 22 (22)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|bullets:bullets_inst|range_checker_bullet:checker_inst2|bullet_RAM:bullet_RAM_inst                                                                                                                                                                                                                                                                                                        ; bullet_RAM                                    ; work         ;
;       |range_checker_bullet:checker_inst3|                                                                                              ; 98 (76)             ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|bullets:bullets_inst|range_checker_bullet:checker_inst3                                                                                                                                                                                                                                                                                                                                   ; range_checker_bullet                          ; work         ;
;          |bullet_RAM:bullet_RAM_inst|                                                                                                   ; 22 (22)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|bullets:bullets_inst|range_checker_bullet:checker_inst3|bullet_RAM:bullet_RAM_inst                                                                                                                                                                                                                                                                                                        ; bullet_RAM                                    ; work         ;
;       |range_checker_bullet:checker_inst4|                                                                                              ; 98 (77)             ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|bullets:bullets_inst|range_checker_bullet:checker_inst4                                                                                                                                                                                                                                                                                                                                   ; range_checker_bullet                          ; work         ;
;          |bullet_RAM:bullet_RAM_inst|                                                                                                   ; 21 (21)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|bullets:bullets_inst|range_checker_bullet:checker_inst4|bullet_RAM:bullet_RAM_inst                                                                                                                                                                                                                                                                                                        ; bullet_RAM                                    ; work         ;
;       |range_checker_bullet:checker_inst5|                                                                                              ; 93 (72)             ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|bullets:bullets_inst|range_checker_bullet:checker_inst5                                                                                                                                                                                                                                                                                                                                   ; range_checker_bullet                          ; work         ;
;          |bullet_RAM:bullet_RAM_inst|                                                                                                   ; 21 (21)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|bullets:bullets_inst|range_checker_bullet:checker_inst5|bullet_RAM:bullet_RAM_inst                                                                                                                                                                                                                                                                                                        ; bullet_RAM                                    ; work         ;
;       |range_checker_bullet:checker_inst6|                                                                                              ; 96 (73)             ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|bullets:bullets_inst|range_checker_bullet:checker_inst6                                                                                                                                                                                                                                                                                                                                   ; range_checker_bullet                          ; work         ;
;          |bullet_RAM:bullet_RAM_inst|                                                                                                   ; 23 (23)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|bullets:bullets_inst|range_checker_bullet:checker_inst6|bullet_RAM:bullet_RAM_inst                                                                                                                                                                                                                                                                                                        ; bullet_RAM                                    ; work         ;
;       |range_checker_bullet:checker_inst7|                                                                                              ; 92 (71)             ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|bullets:bullets_inst|range_checker_bullet:checker_inst7                                                                                                                                                                                                                                                                                                                                   ; range_checker_bullet                          ; work         ;
;          |bullet_RAM:bullet_RAM_inst|                                                                                                   ; 21 (21)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|bullets:bullets_inst|range_checker_bullet:checker_inst7|bullet_RAM:bullet_RAM_inst                                                                                                                                                                                                                                                                                                        ; bullet_RAM                                    ; work         ;
;       |range_checker_bullet:checker_inst8|                                                                                              ; 97 (76)             ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|bullets:bullets_inst|range_checker_bullet:checker_inst8                                                                                                                                                                                                                                                                                                                                   ; range_checker_bullet                          ; work         ;
;          |bullet_RAM:bullet_RAM_inst|                                                                                                   ; 21 (21)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|bullets:bullets_inst|range_checker_bullet:checker_inst8|bullet_RAM:bullet_RAM_inst                                                                                                                                                                                                                                                                                                        ; bullet_RAM                                    ; work         ;
;       |range_checker_bullet:checker_inst9|                                                                                              ; 92 (71)             ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|bullets:bullets_inst|range_checker_bullet:checker_inst9                                                                                                                                                                                                                                                                                                                                   ; range_checker_bullet                          ; work         ;
;          |bullet_RAM:bullet_RAM_inst|                                                                                                   ; 21 (21)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|bullets:bullets_inst|range_checker_bullet:checker_inst9|bullet_RAM:bullet_RAM_inst                                                                                                                                                                                                                                                                                                        ; bullet_RAM                                    ; work         ;
;    |color_mapper:color_mapper_inst|                                                                                                     ; 638 (198)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|color_mapper:color_mapper_inst                                                                                                                                                                                                                                                                                                                                                            ; color_mapper                                  ; work         ;
;       |bullet_color_selector:bullet_color_selector_inst|                                                                                ; 440 (440)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|color_mapper:color_mapper_inst|bullet_color_selector:bullet_color_selector_inst                                                                                                                                                                                                                                                                                                           ; bullet_color_selector                         ; work         ;
;    |final_soc:nios_system|                                                                                                              ; 3863 (0)            ; 4051 (0)                  ; 11264       ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system                                                                                                                                                                                                                                                                                                                                                                     ; final_soc                                     ; final_soc    ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                       ; final_soc    ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                     ; final_soc    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                     ; final_soc    ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                       ; final_soc    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                     ; final_soc    ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                       ; final_soc    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                     ; final_soc    ;
;       |avalon_game_interface:avalon_game_interface|                                                                                     ; 1694 (1694)         ; 2048 (2048)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface                                                                                                                                                                                                                                                                                                                         ; avalon_game_interface                         ; final_soc    ;
;       |final_soc_frame_sync:frame_sync|                                                                                                 ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_frame_sync:frame_sync                                                                                                                                                                                                                                                                                                                                     ; final_soc_frame_sync                          ; final_soc    ;
;       |final_soc_game_cpu:game_cpu|                                                                                                     ; 990 (0)             ; 586 (0)                   ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu                                                                                                                                                                                                                                                                                                                                         ; final_soc_game_cpu                            ; final_soc    ;
;          |final_soc_game_cpu_cpu:cpu|                                                                                                   ; 990 (701)           ; 586 (317)                 ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu                                                                                                                                                                                                                                                                                                              ; final_soc_game_cpu_cpu                        ; final_soc    ;
;             |final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|                                                     ; 289 (34)            ; 269 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci                                                                                                                                                                                                                                        ; final_soc_game_cpu_cpu_nios2_oci              ; final_soc    ;
;                |final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|                              ; 91 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper                                                                                                                                              ; final_soc_game_cpu_cpu_debug_slave_wrapper    ; final_soc    ;
;                   |final_soc_game_cpu_cpu_debug_slave_sysclk:the_final_soc_game_cpu_cpu_debug_slave_sysclk|                             ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|final_soc_game_cpu_cpu_debug_slave_sysclk:the_final_soc_game_cpu_cpu_debug_slave_sysclk                                                      ; final_soc_game_cpu_cpu_debug_slave_sysclk     ; final_soc    ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|final_soc_game_cpu_cpu_debug_slave_sysclk:the_final_soc_game_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                       ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|final_soc_game_cpu_cpu_debug_slave_sysclk:the_final_soc_game_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                       ; work         ;
;                   |final_soc_game_cpu_cpu_debug_slave_tck:the_final_soc_game_cpu_cpu_debug_slave_tck|                                   ; 81 (81)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|final_soc_game_cpu_cpu_debug_slave_tck:the_final_soc_game_cpu_cpu_debug_slave_tck                                                            ; final_soc_game_cpu_cpu_debug_slave_tck        ; final_soc    ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|final_soc_game_cpu_cpu_debug_slave_tck:the_final_soc_game_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                       ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|final_soc_game_cpu_cpu_debug_slave_tck:the_final_soc_game_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                       ; work         ;
;                   |sld_virtual_jtag_basic:final_soc_game_cpu_cpu_debug_slave_phy|                                                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_game_cpu_cpu_debug_slave_phy                                                                                ; sld_virtual_jtag_basic                        ; work         ;
;                |final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|                                    ; 9 (9)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg                                                                                                                                                    ; final_soc_game_cpu_cpu_nios2_avalon_reg       ; final_soc    ;
;                |final_soc_game_cpu_cpu_nios2_oci_break:the_final_soc_game_cpu_cpu_nios2_oci_break|                                      ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_break:the_final_soc_game_cpu_cpu_nios2_oci_break                                                                                                                                                      ; final_soc_game_cpu_cpu_nios2_oci_break        ; final_soc    ;
;                |final_soc_game_cpu_cpu_nios2_oci_debug:the_final_soc_game_cpu_cpu_nios2_oci_debug|                                      ; 8 (8)               ; 9 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_debug:the_final_soc_game_cpu_cpu_nios2_oci_debug                                                                                                                                                      ; final_soc_game_cpu_cpu_nios2_oci_debug        ; final_soc    ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_debug:the_final_soc_game_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                  ; altera_std_synchronizer                       ; work         ;
;                |final_soc_game_cpu_cpu_nios2_ocimem:the_final_soc_game_cpu_cpu_nios2_ocimem|                                            ; 114 (114)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_ocimem:the_final_soc_game_cpu_cpu_nios2_ocimem                                                                                                                                                            ; final_soc_game_cpu_cpu_nios2_ocimem           ; final_soc    ;
;                   |final_soc_game_cpu_cpu_ociram_sp_ram_module:final_soc_game_cpu_cpu_ociram_sp_ram|                                    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_ocimem:the_final_soc_game_cpu_cpu_nios2_ocimem|final_soc_game_cpu_cpu_ociram_sp_ram_module:final_soc_game_cpu_cpu_ociram_sp_ram                                                                           ; final_soc_game_cpu_cpu_ociram_sp_ram_module   ; final_soc    ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_ocimem:the_final_soc_game_cpu_cpu_nios2_ocimem|final_soc_game_cpu_cpu_ociram_sp_ram_module:final_soc_game_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                    ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_ocimem:the_final_soc_game_cpu_cpu_nios2_ocimem|final_soc_game_cpu_cpu_ociram_sp_ram_module:final_soc_game_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                               ; work         ;
;             |final_soc_game_cpu_cpu_register_bank_a_module:final_soc_game_cpu_cpu_register_bank_a|                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_register_bank_a_module:final_soc_game_cpu_cpu_register_bank_a                                                                                                                                                                                                                         ; final_soc_game_cpu_cpu_register_bank_a_module ; final_soc    ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_register_bank_a_module:final_soc_game_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                               ; altsyncram                                    ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_register_bank_a_module:final_soc_game_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                ; altsyncram_6mc1                               ; work         ;
;             |final_soc_game_cpu_cpu_register_bank_b_module:final_soc_game_cpu_cpu_register_bank_b|                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_register_bank_b_module:final_soc_game_cpu_cpu_register_bank_b                                                                                                                                                                                                                         ; final_soc_game_cpu_cpu_register_bank_b_module ; final_soc    ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_register_bank_b_module:final_soc_game_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                               ; altsyncram                                    ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_register_bank_b_module:final_soc_game_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                ; altsyncram_6mc1                               ; work         ;
;       |final_soc_jtag_uart:jtag_uart|                                                                                                   ; 142 (36)            ; 113 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                       ; final_soc_jtag_uart                           ; final_soc    ;
;          |alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic|                                                                      ; 55 (55)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_jtag_uart:jtag_uart|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                               ; alt_jtag_atlantic                             ; work         ;
;          |final_soc_jtag_uart_scfifo_r:the_final_soc_jtag_uart_scfifo_r|                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_jtag_uart:jtag_uart|final_soc_jtag_uart_scfifo_r:the_final_soc_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                         ; final_soc_jtag_uart_scfifo_r                  ; final_soc    ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_jtag_uart:jtag_uart|final_soc_jtag_uart_scfifo_r:the_final_soc_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                            ; scfifo                                        ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_jtag_uart:jtag_uart|final_soc_jtag_uart_scfifo_r:the_final_soc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                 ; scfifo_jr21                                   ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_jtag_uart:jtag_uart|final_soc_jtag_uart_scfifo_r:the_final_soc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                            ; a_dpfifo_l011                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_jtag_uart:jtag_uart|final_soc_jtag_uart_scfifo_r:the_final_soc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                    ; a_fefifo_7cf                                  ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_jtag_uart:jtag_uart|final_soc_jtag_uart_scfifo_r:the_final_soc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                               ; cntr_do7                                      ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_jtag_uart:jtag_uart|final_soc_jtag_uart_scfifo_r:the_final_soc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                    ; altsyncram_nio1                               ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_jtag_uart:jtag_uart|final_soc_jtag_uart_scfifo_r:the_final_soc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                      ; cntr_1ob                                      ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_jtag_uart:jtag_uart|final_soc_jtag_uart_scfifo_r:the_final_soc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                            ; cntr_1ob                                      ; work         ;
;          |final_soc_jtag_uart_scfifo_w:the_final_soc_jtag_uart_scfifo_w|                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_jtag_uart:jtag_uart|final_soc_jtag_uart_scfifo_w:the_final_soc_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                         ; final_soc_jtag_uart_scfifo_w                  ; final_soc    ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_jtag_uart:jtag_uart|final_soc_jtag_uart_scfifo_w:the_final_soc_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                            ; scfifo                                        ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_jtag_uart:jtag_uart|final_soc_jtag_uart_scfifo_w:the_final_soc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                 ; scfifo_jr21                                   ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_jtag_uart:jtag_uart|final_soc_jtag_uart_scfifo_w:the_final_soc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                            ; a_dpfifo_l011                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_jtag_uart:jtag_uart|final_soc_jtag_uart_scfifo_w:the_final_soc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                    ; a_fefifo_7cf                                  ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_jtag_uart:jtag_uart|final_soc_jtag_uart_scfifo_w:the_final_soc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                               ; cntr_do7                                      ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_jtag_uart:jtag_uart|final_soc_jtag_uart_scfifo_w:the_final_soc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                    ; altsyncram_nio1                               ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_jtag_uart:jtag_uart|final_soc_jtag_uart_scfifo_w:the_final_soc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                      ; cntr_1ob                                      ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_jtag_uart:jtag_uart|final_soc_jtag_uart_scfifo_w:the_final_soc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                            ; cntr_1ob                                      ; work         ;
;       |final_soc_mm_interconnect_0:mm_interconnect_0|                                                                                   ; 663 (0)             ; 900 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                       ; final_soc_mm_interconnect_0                   ; final_soc    ;
;          |altera_avalon_sc_fifo:avalon_game_interface_avl_agent_rsp_fifo|                                                               ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_game_interface_avl_agent_rsp_fifo                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                         ; final_soc    ;
;          |altera_avalon_sc_fifo:frame_sync_s1_agent_rsp_fifo|                                                                           ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_sync_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                         ; final_soc    ;
;          |altera_avalon_sc_fifo:game_cpu_debug_mem_slave_agent_rsp_fifo|                                                                ; 9 (9)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                         ; final_soc    ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                         ; final_soc    ;
;          |altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|                                                                      ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                         ; final_soc    ;
;          |altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|                                                                           ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                         ; final_soc    ;
;          |altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|                                                                         ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                         ; final_soc    ;
;          |altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|                                                                            ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                         ; final_soc    ;
;          |altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|                                                                        ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                         ; final_soc    ;
;          |altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|                                                                            ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                         ; final_soc    ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 185 (185)           ; 330 (330)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                         ; final_soc    ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 40 (40)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                         ; final_soc    ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|                                                                ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                         ; final_soc    ;
;          |altera_avalon_sc_fifo:system_pll_pll_slave_agent_rsp_fifo|                                                                    ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                         ; final_soc    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 5 (0)               ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser      ; final_soc    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)               ; 70 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                         ; altera_avalon_st_clock_crosser                ; final_soc    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                    ; altera_std_synchronizer_nocut                 ; final_soc    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                    ; altera_std_synchronizer_nocut                 ; final_soc    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 3 (0)               ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser      ; final_soc    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 70 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                         ; altera_avalon_st_clock_crosser                ; final_soc    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                    ; altera_std_synchronizer_nocut                 ; final_soc    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                    ; altera_std_synchronizer_nocut                 ; final_soc    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 4 (0)               ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser      ; final_soc    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 70 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                         ; altera_avalon_st_clock_crosser                ; final_soc    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                    ; altera_std_synchronizer_nocut                 ; final_soc    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                    ; altera_std_synchronizer_nocut                 ; final_soc    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 4 (0)               ; 136 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser      ; final_soc    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 136 (132)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                ; final_soc    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                        ; altera_std_synchronizer_nocut                 ; final_soc    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                        ; altera_std_synchronizer_nocut                 ; final_soc    ;
;          |altera_merlin_master_agent:game_cpu_data_master_agent|                                                                        ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:game_cpu_data_master_agent                                                                                                                                                                                                                                                                 ; altera_merlin_master_agent                    ; final_soc    ;
;          |altera_merlin_master_agent:game_cpu_instruction_master_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:game_cpu_instruction_master_agent                                                                                                                                                                                                                                                          ; altera_merlin_master_agent                    ; final_soc    ;
;          |altera_merlin_master_translator:game_cpu_data_master_translator|                                                              ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:game_cpu_data_master_translator                                                                                                                                                                                                                                                       ; altera_merlin_master_translator               ; final_soc    ;
;          |altera_merlin_master_translator:game_cpu_instruction_master_translator|                                                       ; 6 (6)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:game_cpu_instruction_master_translator                                                                                                                                                                                                                                                ; altera_merlin_master_translator               ; final_soc    ;
;          |altera_merlin_slave_agent:avalon_game_interface_avl_agent|                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_game_interface_avl_agent                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                     ; final_soc    ;
;          |altera_merlin_slave_agent:frame_sync_s1_agent|                                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:frame_sync_s1_agent                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                     ; final_soc    ;
;          |altera_merlin_slave_agent:game_cpu_debug_mem_slave_agent|                                                                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:game_cpu_debug_mem_slave_agent                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                     ; final_soc    ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                     ; final_soc    ;
;          |altera_merlin_slave_agent:sysid_qsys_control_slave_agent|                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                     ; final_soc    ;
;          |altera_merlin_slave_translator:avalon_game_interface_avl_translator|                                                          ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_game_interface_avl_translator                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                ; final_soc    ;
;          |altera_merlin_slave_translator:frame_sync_s1_translator|                                                                      ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:frame_sync_s1_translator                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                ; final_soc    ;
;          |altera_merlin_slave_translator:game_cpu_debug_mem_slave_translator|                                                           ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:game_cpu_debug_mem_slave_translator                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                ; final_soc    ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 9 (9)               ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                ; final_soc    ;
;          |altera_merlin_slave_translator:otg_hpi_address_s1_translator|                                                                 ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                ; final_soc    ;
;          |altera_merlin_slave_translator:otg_hpi_cs_s1_translator|                                                                      ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                ; final_soc    ;
;          |altera_merlin_slave_translator:otg_hpi_data_s1_translator|                                                                    ; 5 (5)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                ; final_soc    ;
;          |altera_merlin_slave_translator:otg_hpi_r_s1_translator|                                                                       ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                ; final_soc    ;
;          |altera_merlin_slave_translator:otg_hpi_reset_s1_translator|                                                                   ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                ; final_soc    ;
;          |altera_merlin_slave_translator:otg_hpi_w_s1_translator|                                                                       ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                ; final_soc    ;
;          |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                                                           ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                ; final_soc    ;
;          |altera_merlin_slave_translator:system_pll_pll_slave_translator|                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:system_pll_pll_slave_translator                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                ; final_soc    ;
;          |final_soc_mm_interconnect_0_cmd_demux:cmd_demux|                                                                              ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                       ; final_soc_mm_interconnect_0_cmd_demux         ; final_soc    ;
;          |final_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                               ; final_soc_mm_interconnect_0_cmd_demux_001     ; final_soc    ;
;          |final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                                          ; 54 (50)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                                                                   ; final_soc_mm_interconnect_0_cmd_mux_003       ; final_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                      ; final_soc    ;
;          |final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_004|                                                                          ; 11 (7)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_004                                                                                                                                                                                                                                                                   ; final_soc_mm_interconnect_0_cmd_mux_003       ; final_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                      ; final_soc    ;
;          |final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_005|                                                                          ; 67 (63)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_005                                                                                                                                                                                                                                                                   ; final_soc_mm_interconnect_0_cmd_mux_003       ; final_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                      ; final_soc    ;
;          |final_soc_mm_interconnect_0_router:router|                                                                                    ; 39 (39)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                             ; final_soc_mm_interconnect_0_router            ; final_soc    ;
;          |final_soc_mm_interconnect_0_router_001:router_001|                                                                            ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                     ; final_soc_mm_interconnect_0_router_001        ; final_soc    ;
;          |final_soc_mm_interconnect_0_router_005:router_007|                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_005:router_007                                                                                                                                                                                                                                                                     ; final_soc_mm_interconnect_0_router_005        ; final_soc    ;
;          |final_soc_mm_interconnect_0_rsp_demux_003:rsp_demux_003|                                                                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                                                                               ; final_soc_mm_interconnect_0_rsp_demux_003     ; final_soc    ;
;          |final_soc_mm_interconnect_0_rsp_demux_003:rsp_demux_004|                                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux_003:rsp_demux_004                                                                                                                                                                                                                                                               ; final_soc_mm_interconnect_0_rsp_demux_003     ; final_soc    ;
;          |final_soc_mm_interconnect_0_rsp_demux_003:rsp_demux_005|                                                                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux_003:rsp_demux_005                                                                                                                                                                                                                                                               ; final_soc_mm_interconnect_0_rsp_demux_003     ; final_soc    ;
;          |final_soc_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                  ; 71 (71)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                           ; final_soc_mm_interconnect_0_rsp_mux           ; final_soc    ;
;          |final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                          ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                   ; final_soc_mm_interconnect_0_rsp_mux_001       ; final_soc    ;
;       |final_soc_otg_hpi_address:otg_hpi_address|                                                                                       ; 6 (6)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_otg_hpi_address:otg_hpi_address                                                                                                                                                                                                                                                                                                                           ; final_soc_otg_hpi_address                     ; final_soc    ;
;       |final_soc_otg_hpi_cs:otg_hpi_cs|                                                                                                 ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_otg_hpi_cs:otg_hpi_cs                                                                                                                                                                                                                                                                                                                                     ; final_soc_otg_hpi_cs                          ; final_soc    ;
;       |final_soc_otg_hpi_cs:otg_hpi_reset|                                                                                              ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_otg_hpi_cs:otg_hpi_reset                                                                                                                                                                                                                                                                                                                                  ; final_soc_otg_hpi_cs                          ; final_soc    ;
;       |final_soc_otg_hpi_cs:otg_hpi_r|                                                                                                  ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_otg_hpi_cs:otg_hpi_r                                                                                                                                                                                                                                                                                                                                      ; final_soc_otg_hpi_cs                          ; final_soc    ;
;       |final_soc_otg_hpi_cs:otg_hpi_w|                                                                                                  ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_otg_hpi_cs:otg_hpi_w                                                                                                                                                                                                                                                                                                                                      ; final_soc_otg_hpi_cs                          ; final_soc    ;
;       |final_soc_otg_hpi_data:otg_hpi_data|                                                                                             ; 18 (18)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_otg_hpi_data:otg_hpi_data                                                                                                                                                                                                                                                                                                                                 ; final_soc_otg_hpi_data                        ; final_soc    ;
;       |final_soc_sdram:sdram|                                                                                                           ; 320 (249)           ; 337 (209)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_sdram:sdram                                                                                                                                                                                                                                                                                                                                               ; final_soc_sdram                               ; final_soc    ;
;          |final_soc_sdram_input_efifo_module:the_final_soc_sdram_input_efifo_module|                                                    ; 71 (71)             ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_sdram:sdram|final_soc_sdram_input_efifo_module:the_final_soc_sdram_input_efifo_module                                                                                                                                                                                                                                                                     ; final_soc_sdram_input_efifo_module            ; final_soc    ;
;       |final_soc_system_pll:system_pll|                                                                                                 ; 7 (6)               ; 6 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_system_pll:system_pll                                                                                                                                                                                                                                                                                                                                     ; final_soc_system_pll                          ; final_soc    ;
;          |final_soc_system_pll_altpll_lqa2:sd1|                                                                                         ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_system_pll:system_pll|final_soc_system_pll_altpll_lqa2:sd1                                                                                                                                                                                                                                                                                                ; final_soc_system_pll_altpll_lqa2              ; final_soc    ;
;          |final_soc_system_pll_stdsync_sv6:stdsync2|                                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_system_pll:system_pll|final_soc_system_pll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                           ; final_soc_system_pll_stdsync_sv6              ; final_soc    ;
;             |final_soc_system_pll_dffpipe_l2c:dffpipe3|                                                                                 ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|final_soc:nios_system|final_soc_system_pll:system_pll|final_soc_system_pll_stdsync_sv6:stdsync2|final_soc_system_pll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                 ; final_soc_system_pll_dffpipe_l2c              ; final_soc    ;
;    |hpi_io_intf:hpi_io_inst|                                                                                                            ; 38 (38)             ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|hpi_io_intf:hpi_io_inst                                                                                                                                                                                                                                                                                                                                                                   ; hpi_io_intf                                   ; work         ;
;    |player1:player1_inst|                                                                                                               ; 149 (117)           ; 2 (0)                     ; 72000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|player1:player1_inst                                                                                                                                                                                                                                                                                                                                                                      ; player1                                       ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 28 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|player1:player1_inst|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                                       ; lpm_mult                                      ; work         ;
;          |multcore:mult_core|                                                                                                           ; 28 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|player1:player1_inst|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                                                                    ; multcore                                      ; work         ;
;             |mpar_add:padder|                                                                                                           ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|player1:player1_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                                                    ; mpar_add                                      ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|player1:player1_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                               ; lpm_add_sub                                   ; work         ;
;                   |add_sub_kgh:auto_generated|                                                                                          ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|player1:player1_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated                                                                                                                                                                                                                                                                    ; add_sub_kgh                                   ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|player1:player1_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                                                               ; mpar_add                                      ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|player1:player1_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                          ; lpm_add_sub                                   ; work         ;
;                      |add_sub_ogh:auto_generated|                                                                                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|player1:player1_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ogh:auto_generated                                                                                                                                                                                                                                               ; add_sub_ogh                                   ; work         ;
;       |player1_RAM:player1_RAM_inst|                                                                                                    ; 4 (0)               ; 2 (0)                     ; 72000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|player1:player1_inst|player1_RAM:player1_RAM_inst                                                                                                                                                                                                                                                                                                                                         ; player1_RAM                                   ; work         ;
;          |altsyncram:mem_rtl_0|                                                                                                         ; 4 (0)               ; 2 (0)                     ; 72000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|player1:player1_inst|player1_RAM:player1_RAM_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                    ; altsyncram                                    ; work         ;
;             |altsyncram_s671:auto_generated|                                                                                            ; 4 (0)               ; 2 (2)                     ; 72000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|player1:player1_inst|player1_RAM:player1_RAM_inst|altsyncram:mem_rtl_0|altsyncram_s671:auto_generated                                                                                                                                                                                                                                                                                     ; altsyncram_s671                               ; work         ;
;                |decode_e8a:rden_decode|                                                                                                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|player1:player1_inst|player1_RAM:player1_RAM_inst|altsyncram:mem_rtl_0|altsyncram_s671:auto_generated|decode_e8a:rden_decode                                                                                                                                                                                                                                                              ; decode_e8a                                    ; work         ;
;                |mux_1nb:mux2|                                                                                                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|player1:player1_inst|player1_RAM:player1_RAM_inst|altsyncram:mem_rtl_0|altsyncram_s671:auto_generated|mux_1nb:mux2                                                                                                                                                                                                                                                                        ; mux_1nb                                       ; work         ;
;    |player2:player2_inst|                                                                                                               ; 149 (117)           ; 2 (0)                     ; 72000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|player2:player2_inst                                                                                                                                                                                                                                                                                                                                                                      ; player2                                       ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 28 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|player2:player2_inst|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                                       ; lpm_mult                                      ; work         ;
;          |multcore:mult_core|                                                                                                           ; 28 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|player2:player2_inst|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                                                                    ; multcore                                      ; work         ;
;             |mpar_add:padder|                                                                                                           ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|player2:player2_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                                                    ; mpar_add                                      ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|player2:player2_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                               ; lpm_add_sub                                   ; work         ;
;                   |add_sub_kgh:auto_generated|                                                                                          ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|player2:player2_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated                                                                                                                                                                                                                                                                    ; add_sub_kgh                                   ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|player2:player2_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                                                               ; mpar_add                                      ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|player2:player2_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                          ; lpm_add_sub                                   ; work         ;
;                      |add_sub_ogh:auto_generated|                                                                                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|player2:player2_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ogh:auto_generated                                                                                                                                                                                                                                               ; add_sub_ogh                                   ; work         ;
;       |player2_RAM:player2_RAM_inst|                                                                                                    ; 4 (0)               ; 2 (0)                     ; 72000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|player2:player2_inst|player2_RAM:player2_RAM_inst                                                                                                                                                                                                                                                                                                                                         ; player2_RAM                                   ; work         ;
;          |altsyncram:mem_rtl_0|                                                                                                         ; 4 (0)               ; 2 (0)                     ; 72000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|player2:player2_inst|player2_RAM:player2_RAM_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                    ; altsyncram                                    ; work         ;
;             |altsyncram_i871:auto_generated|                                                                                            ; 4 (0)               ; 2 (2)                     ; 72000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|player2:player2_inst|player2_RAM:player2_RAM_inst|altsyncram:mem_rtl_0|altsyncram_i871:auto_generated                                                                                                                                                                                                                                                                                     ; altsyncram_i871                               ; work         ;
;                |decode_e8a:rden_decode|                                                                                                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|player2:player2_inst|player2_RAM:player2_RAM_inst|altsyncram:mem_rtl_0|altsyncram_i871:auto_generated|decode_e8a:rden_decode                                                                                                                                                                                                                                                              ; decode_e8a                                    ; work         ;
;                |mux_1nb:mux2|                                                                                                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|player2:player2_inst|player2_RAM:player2_RAM_inst|altsyncram:mem_rtl_0|altsyncram_i871:auto_generated|mux_1nb:mux2                                                                                                                                                                                                                                                                        ; mux_1nb                                       ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 146 (1)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                          ; sld_hub                                       ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 145 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                          ; alt_sld_fab_with_jtag_input                   ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 145 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                       ; alt_sld_fab                                   ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 145 (1)             ; 85 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                   ; alt_sld_fab_alt_sld_fab                       ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 144 (0)             ; 79 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                       ; alt_sld_fab_alt_sld_fab_sldfabric             ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 144 (103)           ; 79 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                          ; sld_jtag_hub                                  ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 23 (23)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                  ; sld_rom_sr                                    ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                ; sld_shadow_jsm                                ; altera_sld   ;
;    |vga_clk:vga_clk_instance|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|vga_clk:vga_clk_instance                                                                                                                                                                                                                                                                                                                                                                  ; vga_clk                                       ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|vga_clk:vga_clk_instance|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                          ; altpll                                        ; work         ;
;          |vga_clk_altpll:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj_top|vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll:auto_generated                                                                                                                                                                                                                                                                                                            ; vga_clk_altpll                                ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------------------------------------------+
; HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP1|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0|altsyncram_qk61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                           ; AUTO ; ROM              ; 400          ; 4            ; --           ; --           ; 1600    ; db/final.ram0_HP_RAM_9e7aa11f.hdl.mif         ;
; HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP2|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0|altsyncram_qk61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                           ; AUTO ; ROM              ; 400          ; 4            ; --           ; --           ; 1600    ; db/final.ram0_HP_RAM_9e7aa11f.hdl.mif         ;
; HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP3|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0|altsyncram_qk61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                           ; AUTO ; ROM              ; 400          ; 4            ; --           ; --           ; 1600    ; db/final.ram0_HP_RAM_9e7aa11f.hdl.mif         ;
; HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP4|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0|altsyncram_qk61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                           ; AUTO ; ROM              ; 400          ; 4            ; --           ; --           ; 1600    ; db/final.ram0_HP_RAM_9e7aa11f.hdl.mif         ;
; HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP5|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0|altsyncram_qk61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                           ; AUTO ; ROM              ; 400          ; 4            ; --           ; --           ; 1600    ; db/final.ram0_HP_RAM_9e7aa11f.hdl.mif         ;
; HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP1|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0|altsyncram_qk61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                           ; AUTO ; ROM              ; 400          ; 4            ; --           ; --           ; 1600    ; db/final.ram0_HP_RAM_9e7aa11f.hdl.mif         ;
; HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP2|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0|altsyncram_qk61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                           ; AUTO ; ROM              ; 400          ; 4            ; --           ; --           ; 1600    ; db/final.ram0_HP_RAM_9e7aa11f.hdl.mif         ;
; HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP3|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0|altsyncram_qk61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                           ; AUTO ; ROM              ; 400          ; 4            ; --           ; --           ; 1600    ; db/final.ram0_HP_RAM_9e7aa11f.hdl.mif         ;
; HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP4|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0|altsyncram_qk61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                           ; AUTO ; ROM              ; 400          ; 4            ; --           ; --           ; 1600    ; db/final.ram0_HP_RAM_9e7aa11f.hdl.mif         ;
; HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP5|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0|altsyncram_qk61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                           ; AUTO ; ROM              ; 400          ; 4            ; --           ; --           ; 1600    ; db/final.ram0_HP_RAM_9e7aa11f.hdl.mif         ;
; Sound_Top:Sound_Top_inst|contra_ROM:contra_ROM_inst|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                       ; M9K  ; ROM              ; 96400        ; 16           ; --           ; --           ; 1542400 ; ../Audio/contra_hex_rom.mif                   ;
; background:background_inst|game_over_RAM:bg_ram3|altsyncram:mem_rtl_0|altsyncram_eg71:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                     ; AUTO ; ROM              ; 76800        ; 4            ; --           ; --           ; 307200  ; db/final.ram0_game_over_RAM_d3a0fa25.hdl.mif  ;
; background:background_inst|in_game_RAM:bg_ram2|altsyncram:mem_rtl_0|altsyncram_l671:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                       ; AUTO ; ROM              ; 76800        ; 4            ; --           ; --           ; 307200  ; db/final.ram0_in_game_RAM_56b4381e.hdl.mif    ;
; background:background_inst|start_menu_RAM:bg_ram1|altsyncram:mem_rtl_0|altsyncram_vh71:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                    ; AUTO ; ROM              ; 76800        ; 4            ; --           ; --           ; 307200  ; db/final.ram0_start_menu_RAM_313b41d8.hdl.mif ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_ocimem:the_final_soc_game_cpu_cpu_nios2_ocimem|final_soc_game_cpu_cpu_ociram_sp_ram_module:final_soc_game_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None                                          ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_register_bank_a_module:final_soc_game_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                                          ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_register_bank_b_module:final_soc_game_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                                          ;
; final_soc:nios_system|final_soc_jtag_uart:jtag_uart|final_soc_jtag_uart_scfifo_r:the_final_soc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                          ;
; final_soc:nios_system|final_soc_jtag_uart:jtag_uart|final_soc_jtag_uart_scfifo_w:the_final_soc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                          ;
; player1:player1_inst|player1_RAM:player1_RAM_inst|altsyncram:mem_rtl_0|altsyncram_s671:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                    ; AUTO ; ROM              ; 18000        ; 4            ; --           ; --           ; 72000   ; db/final.ram0_player1_RAM_1ef3a009.hdl.mif    ;
; player2:player2_inst|player2_RAM:player2_RAM_inst|altsyncram:mem_rtl_0|altsyncram_i871:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                    ; AUTO ; ROM              ; 18000        ; 4            ; --           ; --           ; 72000   ; db/final.ram0_player2_RAM_1ea56d5c.hdl.mif    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File    ;
+--------+------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; Altera ; ALTPLL                                   ; 18.0    ; N/A          ; N/A          ; |proj_top|Sound_Top:Sound_Top_inst|USB_Clock_PLL:USB_Clock_PLL_inst                                                                                                                                                                                                           ; USB_Clock_PLL.v    ;
; Altera ; ROM: 1-PORT                              ; 18.0    ; N/A          ; N/A          ; |proj_top|Sound_Top:Sound_Top_inst|contra_ROM:contra_ROM_inst                                                                                                                                                                                                                 ; Audio/contra_ROM.v ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |proj_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                    ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |proj_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                    ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |proj_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                    ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |proj_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                    ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |proj_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                    ;
; N/A    ; Qsys                                     ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system                                                                                                                                                                                                                                               ; final_soc.qsys     ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_frame_sync:frame_sync                                                                                                                                                                                                               ; final_soc.qsys     ;
; Altera ; altera_nios2_gen2                        ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu                                                                                                                                                                                                                   ; final_soc.qsys     ;
; Altera ; altera_nios2_gen2_unit                   ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu                                                                                                                                                                                        ; final_soc.qsys     ;
; Altera ; altera_irq_mapper                        ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_irq_mapper:irq_mapper                                                                                                                                                                                                               ; final_soc.qsys     ;
; Altera ; altera_avalon_jtag_uart                  ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_jtag_uart:jtag_uart                                                                                                                                                                                                                 ; final_soc.qsys     ;
; Altera ; altera_mm_interconnect                   ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                 ; final_soc.qsys     ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_game_interface_avl_agent                                                                                                                                       ; final_soc.qsys     ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_game_interface_avl_agent_rsp_fifo                                                                                                                                  ; final_soc.qsys     ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_game_interface_avl_translator                                                                                                                             ; final_soc.qsys     ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                 ; final_soc.qsys     ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                   ; final_soc.qsys     ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                             ; final_soc.qsys     ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                               ; final_soc.qsys     ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                             ; final_soc.qsys     ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                               ; final_soc.qsys     ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                             ; final_soc.qsys     ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                               ; final_soc.qsys     ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                             ; final_soc.qsys     ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                               ; final_soc.qsys     ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                             ; final_soc.qsys     ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                               ; final_soc.qsys     ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                             ; final_soc.qsys     ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                               ; final_soc.qsys     ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                             ; final_soc.qsys     ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                               ; final_soc.qsys     ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                             ; final_soc.qsys     ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                               ; final_soc.qsys     ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                             ; final_soc.qsys     ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                               ; final_soc.qsys     ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                             ; final_soc.qsys     ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                               ; final_soc.qsys     ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                             ; final_soc.qsys     ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                               ; final_soc.qsys     ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                                                             ; final_soc.qsys     ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                               ; final_soc.qsys     ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                 ; final_soc.qsys     ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                         ; final_soc.qsys     ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                     ; final_soc.qsys     ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                 ; final_soc.qsys     ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                 ; final_soc.qsys     ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                             ; final_soc.qsys     ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_004                                                                                                                                             ; final_soc.qsys     ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_005                                                                                                                                             ; final_soc.qsys     ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                 ; final_soc.qsys     ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                 ; final_soc.qsys     ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                 ; final_soc.qsys     ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                 ; final_soc.qsys     ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                 ; final_soc.qsys     ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                 ; final_soc.qsys     ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                 ; final_soc.qsys     ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                ; final_soc.qsys     ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                            ; final_soc.qsys     ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                            ; final_soc.qsys     ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                            ; final_soc.qsys     ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:frame_sync_s1_agent                                                                                                                                                   ; final_soc.qsys     ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_sync_s1_agent_rsp_fifo                                                                                                                                              ; final_soc.qsys     ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:frame_sync_s1_translator                                                                                                                                         ; final_soc.qsys     ;
; Altera ; altera_merlin_master_agent               ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:game_cpu_data_master_agent                                                                                                                                           ; final_soc.qsys     ;
; Altera ; altera_merlin_master_translator          ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:game_cpu_data_master_translator                                                                                                                                 ; final_soc.qsys     ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:game_cpu_debug_mem_slave_agent                                                                                                                                        ; final_soc.qsys     ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                   ; final_soc.qsys     ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:game_cpu_debug_mem_slave_translator                                                                                                                              ; final_soc.qsys     ;
; Altera ; altera_merlin_master_agent               ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:game_cpu_instruction_master_agent                                                                                                                                    ; final_soc.qsys     ;
; Altera ; altera_merlin_master_translator          ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:game_cpu_instruction_master_translator                                                                                                                          ; final_soc.qsys     ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                     ; final_soc.qsys     ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                ; final_soc.qsys     ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                           ; final_soc.qsys     ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent                                                                                                                                              ; final_soc.qsys     ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo                                                                                                                                         ; final_soc.qsys     ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator                                                                                                                                    ; final_soc.qsys     ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent                                                                                                                                                   ; final_soc.qsys     ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo                                                                                                                                              ; final_soc.qsys     ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator                                                                                                                                         ; final_soc.qsys     ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent                                                                                                                                                 ; final_soc.qsys     ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo                                                                                                                                            ; final_soc.qsys     ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator                                                                                                                                       ; final_soc.qsys     ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent                                                                                                                                                    ; final_soc.qsys     ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo                                                                                                                                               ; final_soc.qsys     ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator                                                                                                                                          ; final_soc.qsys     ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent                                                                                                                                                ; final_soc.qsys     ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo                                                                                                                                           ; final_soc.qsys     ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator                                                                                                                                      ; final_soc.qsys     ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent                                                                                                                                                    ; final_soc.qsys     ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo                                                                                                                                               ; final_soc.qsys     ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator                                                                                                                                          ; final_soc.qsys     ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router:router                                                                                                                                                       ; final_soc.qsys     ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_001:router_001                                                                                                                                               ; final_soc.qsys     ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_002                                                                                                                                               ; final_soc.qsys     ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_003                                                                                                                                               ; final_soc.qsys     ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_004                                                                                                                                               ; final_soc.qsys     ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_005:router_005                                                                                                                                               ; final_soc.qsys     ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_005:router_006                                                                                                                                               ; final_soc.qsys     ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_005:router_007                                                                                                                                               ; final_soc.qsys     ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_008                                                                                                                                               ; final_soc.qsys     ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_009                                                                                                                                               ; final_soc.qsys     ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_010                                                                                                                                               ; final_soc.qsys     ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_011                                                                                                                                               ; final_soc.qsys     ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_012                                                                                                                                               ; final_soc.qsys     ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_013                                                                                                                                               ; final_soc.qsys     ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_014                                                                                                                                               ; final_soc.qsys     ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                 ; final_soc.qsys     ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                             ; final_soc.qsys     ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                             ; final_soc.qsys     ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                         ; final_soc.qsys     ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux_003:rsp_demux_004                                                                                                                                         ; final_soc.qsys     ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux_003:rsp_demux_005                                                                                                                                         ; final_soc.qsys     ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                             ; final_soc.qsys     ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                             ; final_soc.qsys     ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                             ; final_soc.qsys     ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                             ; final_soc.qsys     ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                             ; final_soc.qsys     ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                             ; final_soc.qsys     ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                             ; final_soc.qsys     ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                     ; final_soc.qsys     ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                             ; final_soc.qsys     ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                        ; final_soc.qsys     ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                 ; final_soc.qsys     ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                   ; final_soc.qsys     ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                              ; final_soc.qsys     ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                        ; final_soc.qsys     ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                   ; final_soc.qsys     ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                              ; final_soc.qsys     ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:system_pll_pll_slave_agent                                                                                                                                            ; final_soc.qsys     ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_pll_pll_slave_agent_rsp_fifo                                                                                                                                       ; final_soc.qsys     ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:system_pll_pll_slave_translator                                                                                                                                  ; final_soc.qsys     ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_otg_hpi_address:otg_hpi_address                                                                                                                                                                                                     ; final_soc.qsys     ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_otg_hpi_cs:otg_hpi_cs                                                                                                                                                                                                               ; final_soc.qsys     ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_otg_hpi_data:otg_hpi_data                                                                                                                                                                                                           ; final_soc.qsys     ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_otg_hpi_cs:otg_hpi_r                                                                                                                                                                                                                ; final_soc.qsys     ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_otg_hpi_cs:otg_hpi_reset                                                                                                                                                                                                            ; final_soc.qsys     ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_otg_hpi_cs:otg_hpi_w                                                                                                                                                                                                                ; final_soc.qsys     ;
; Altera ; altera_reset_controller                  ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|altera_reset_controller:rst_controller                                                                                                                                                                                                        ; final_soc.qsys     ;
; Altera ; altera_reset_controller                  ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|altera_reset_controller:rst_controller_001                                                                                                                                                                                                    ; final_soc.qsys     ;
; Altera ; altera_reset_controller                  ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|altera_reset_controller:rst_controller_002                                                                                                                                                                                                    ; final_soc.qsys     ;
; Altera ; altera_avalon_new_sdram_controller       ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_sdram:sdram                                                                                                                                                                                                                         ; final_soc.qsys     ;
; Altera ; altera_avalon_sysid_qsys                 ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_sysid_qsys:sysid_qsys                                                                                                                                                                                                               ; final_soc.qsys     ;
; Altera ; altpll                                   ; 18.0    ; N/A          ; N/A          ; |proj_top|final_soc:nios_system|final_soc_system_pll:system_pll                                                                                                                                                                                                               ; final_soc.qsys     ;
+--------+------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |proj_top|final_soc:nios_system|final_soc_sdram:sdram|m_next                 ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |proj_top|final_soc:nios_system|final_soc_sdram:sdram|m_state                                                                                                                         ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------+
; State Machine - |proj_top|final_soc:nios_system|final_soc_sdram:sdram|i_next ;
+------------+------------+------------+------------+--------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000               ;
+------------+------------+------------+------------+--------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                        ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                        ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                        ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                        ;
+------------+------------+------------+------------+--------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |proj_top|final_soc:nios_system|final_soc_sdram:sdram|i_state                   ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|final_soc_game_cpu_cpu_debug_slave_tck:the_final_soc_game_cpu_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                        ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                 ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                 ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                 ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                 ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                 ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                 ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                     ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|final_soc_game_cpu_cpu_debug_slave_tck:the_final_soc_game_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|final_soc_game_cpu_cpu_debug_slave_tck:the_final_soc_game_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; final_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|final_soc_game_cpu_cpu_debug_slave_tck:the_final_soc_game_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|final_soc_game_cpu_cpu_debug_slave_tck:the_final_soc_game_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; final_soc:nios_system|final_soc_jtag_uart:jtag_uart|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; final_soc:nios_system|final_soc_jtag_uart:jtag_uart|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; final_soc:nios_system|final_soc_jtag_uart:jtag_uart|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; final_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_soc:nios_system|final_soc_jtag_uart:jtag_uart|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; final_soc:nios_system|final_soc_jtag_uart:jtag_uart|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; final_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; final_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_debug:the_final_soc_game_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; final_soc:nios_system|final_soc_jtag_uart:jtag_uart|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; final_soc:nios_system|final_soc_jtag_uart:jtag_uart|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; final_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_debug:the_final_soc_game_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|final_soc_game_cpu_cpu_debug_slave_sysclk:the_final_soc_game_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|final_soc_game_cpu_cpu_debug_slave_sysclk:the_final_soc_game_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; final_soc:nios_system|final_soc_jtag_uart:jtag_uart|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; final_soc:nios_system|final_soc_jtag_uart:jtag_uart|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; final_soc:nios_system|final_soc_jtag_uart:jtag_uart|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; final_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; final_soc:nios_system|final_soc_jtag_uart:jtag_uart|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|final_soc_game_cpu_cpu_debug_slave_sysclk:the_final_soc_game_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|final_soc_game_cpu_cpu_debug_slave_sysclk:the_final_soc_game_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; final_soc:nios_system|final_soc_jtag_uart:jtag_uart|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; final_soc:nios_system|final_soc_jtag_uart:jtag_uart|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; final_soc:nios_system|final_soc_jtag_uart:jtag_uart|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; final_soc:nios_system|final_soc_jtag_uart:jtag_uart|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; final_soc:nios_system|final_soc_jtag_uart:jtag_uart|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; final_soc:nios_system|final_soc_jtag_uart:jtag_uart|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; final_soc:nios_system|final_soc_jtag_uart:jtag_uart|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; final_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_soc:nios_system|final_soc_jtag_uart:jtag_uart|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; final_soc:nios_system|final_soc_jtag_uart:jtag_uart|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; final_soc:nios_system|final_soc_jtag_uart:jtag_uart|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; final_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_soc:nios_system|final_soc_jtag_uart:jtag_uart|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; final_soc:nios_system|final_soc_jtag_uart:jtag_uart|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; final_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; final_soc:nios_system|final_soc_jtag_uart:jtag_uart|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; final_soc:nios_system|final_soc_jtag_uart:jtag_uart|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; final_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Total number of protected registers is 64                                                                                                                                                                                                                                                                                                                                                         ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                             ; Reason for Removal                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Sound_Top:Sound_Top_inst|I2C_Protocol:I2C|start_condition                                                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31,65..67,69,71,72,87..89]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31,65..67,69,71,72,87..89]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65,69,71,72,86..89]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65,69,71,72,86..89]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_005|locked[0,1]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_004|locked[0,1]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|locked[0,1]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|av_chipselect_pre                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|av_chipselect_pre                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|av_chipselect_pre                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|av_chipselect_pre                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_chipselect_pre                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|av_readdata_pre[2..31]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|av_chipselect_pre                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:system_pll_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[2,4,7,8,10,13,15..17,21,29,31]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_game_interface_avl_translator|av_chipselect_pre                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_otg_hpi_data:otg_hpi_data|readdata[16..31]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_ienable_reg[1..31]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_ipending_reg[1..31]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_im:the_final_soc_game_cpu_cpu_nios2_oci_im|trc_wrap                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_im:the_final_soc_game_cpu_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_dbrk:the_final_soc_game_cpu_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_dbrk:the_final_soc_game_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_dbrk:the_final_soc_game_cpu_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_xbrk:the_final_soc_game_cpu_cpu_nios2_oci_xbrk|xbrk_break                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_frame_sync:frame_sync|readdata[1..31]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_sync_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_sync_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_sync_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_sync_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_game_interface_avl_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_game_interface_avl_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_game_interface_avl_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_game_interface_avl_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:frame_sync_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[16..31]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_control_rd_data[1..31]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_sync_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_sync_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_sync_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_sync_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_game_interface_avl_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_game_interface_avl_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_game_interface_avl_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_game_interface_avl_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; Sound_Top:Sound_Top_inst|MUX_input[7,8,13..15]                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                    ; Merged with final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                    ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                    ; Merged with final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                    ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                    ; Merged with final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                    ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                    ; Merged with final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                    ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                    ; Merged with final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                    ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                    ; Merged with final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                    ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                    ; Merged with final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                    ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                    ; Merged with final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                    ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                    ; Merged with final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                    ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                    ; Merged with final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                     ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                     ; Merged with final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                    ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                    ; Merged with final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                    ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                    ; Merged with final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                    ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                    ; Merged with final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                    ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                    ; Merged with final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                    ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                    ; Merged with final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                    ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                    ; Merged with final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                    ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                    ; Merged with final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                    ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                    ; Merged with final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                    ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                    ; Merged with final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                    ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                    ; Merged with final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                     ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                     ; Merged with final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                     ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                     ; Merged with final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                     ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                     ; Merged with final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                     ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                     ; Merged with final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                     ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                     ; Merged with final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                    ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                    ; Merged with final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                     ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                     ; Merged with final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                     ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                     ; Merged with final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                     ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                     ; Merged with final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                    ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_sync_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                         ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_sync_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                         ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_sync_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                         ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_sync_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                         ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                      ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                      ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                      ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                      ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                         ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                         ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                         ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                         ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                          ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                          ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                          ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                          ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                          ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                          ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                          ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                          ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                       ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                       ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                       ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                       ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                    ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                    ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                    ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                    ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][72]                                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][65]                                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_pll_pll_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                  ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                  ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_pll_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                  ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                  ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                  ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                  ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_pll_pll_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                  ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                  ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_pll_pll_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                  ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                  ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_game_interface_avl_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                             ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_game_interface_avl_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                             ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_game_interface_avl_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                             ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_game_interface_avl_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                             ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                           ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                           ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[0,1,3,5,6,9,11,12,14,18..20,22..28]                                                                                                                                                ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                            ; Merged with final_soc:nios_system|final_soc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                    ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:game_cpu_instruction_master_agent|hold_waitrequest                                                                                                                                                                                         ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:game_cpu_data_master_agent|hold_waitrequest                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:game_cpu_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                         ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:game_cpu_data_master_agent|hold_waitrequest                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_game_interface_avl_translator|waitrequest_reset_override                                                                                                                                                                        ; Merged with final_soc:nios_system|final_soc_jtag_uart:jtag_uart|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                          ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:frame_sync_s1_translator|waitrequest_reset_override                                                                                                                                                                                    ; Merged with final_soc:nios_system|final_soc_jtag_uart:jtag_uart|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                          ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                      ; Merged with final_soc:nios_system|final_soc_jtag_uart:jtag_uart|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                          ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|waitrequest_reset_override                                                                                                                                                                               ; Merged with final_soc:nios_system|final_soc_jtag_uart:jtag_uart|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                          ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|waitrequest_reset_override                                                                                                                                                                                    ; Merged with final_soc:nios_system|final_soc_jtag_uart:jtag_uart|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                          ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|waitrequest_reset_override                                                                                                                                                                                  ; Merged with final_soc:nios_system|final_soc_jtag_uart:jtag_uart|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                          ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|waitrequest_reset_override                                                                                                                                                                                     ; Merged with final_soc:nios_system|final_soc_jtag_uart:jtag_uart|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                          ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|waitrequest_reset_override                                                                                                                                                                                 ; Merged with final_soc:nios_system|final_soc_jtag_uart:jtag_uart|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                          ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|waitrequest_reset_override                                                                                                                                                                                     ; Merged with final_soc:nios_system|final_soc_jtag_uart:jtag_uart|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                          ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|waitrequest_reset_override                                                                                                                                                                         ; Merged with final_soc:nios_system|final_soc_jtag_uart:jtag_uart|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                          ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:system_pll_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                             ; Merged with final_soc:nios_system|final_soc_jtag_uart:jtag_uart|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                          ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_pll_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                  ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                  ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_pll_pll_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                  ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                  ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_pll_pll_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                  ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                  ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_pll_pll_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                  ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                  ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_pll_pll_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                  ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                  ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_game_interface_avl_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                             ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_game_interface_avl_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                             ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_game_interface_avl_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                             ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_game_interface_avl_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                             ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                           ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                           ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                    ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                    ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                    ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                    ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                       ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                       ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                       ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                       ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                          ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                          ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                          ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                          ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                          ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                          ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                          ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                          ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                         ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                         ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                         ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                         ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][71]                                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][72]                                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][87]                                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][88]                                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][89]                                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][71]                                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][72]                                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][87]                                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][88]                                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][89]                                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][71]                                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][72]                                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][87]                                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][88]                                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][89]                                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][71]                                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][72]                                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][87]                                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][88]                                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][89]                                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][71]                                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][72]                                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][87]                                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][88]                                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][89]                                                                                                                                                                                                              ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                      ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                      ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                      ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                      ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_sync_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                         ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_sync_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                         ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_sync_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                         ; Merged with final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_sync_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                         ;
; Sound_Top:Sound_Top_inst|MUX_input[3]                                                                                                                                                                                                                                                                                                     ; Merged with Sound_Top:Sound_Top_inst|MUX_input[2]                                                                                                                                                                                                                                                                                                     ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_sync_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_game_interface_avl_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_break:the_final_soc_game_cpu_cpu_nios2_oci_break|trigger_state                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_sync_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:frame_sync_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:frame_sync_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:system_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:system_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:game_cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:game_cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_game_interface_avl_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_game_interface_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_game_interface_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_dbrk:the_final_soc_game_cpu_cpu_nios2_oci_dbrk|dbrk_break                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_break:the_final_soc_game_cpu_cpu_nios2_oci_break|trigbrktype                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; Sound_Top:Sound_Top_inst|ROM_output_mux_counter[0]                                                                                                                                                                                                                                                                                        ; Merged with Sound_Top:Sound_Top_inst|DAC_LR_CLK_counter[0]                                                                                                                                                                                                                                                                                            ;
; Sound_Top:Sound_Top_inst|ROM_output_mux_counter[1]                                                                                                                                                                                                                                                                                        ; Merged with Sound_Top:Sound_Top_inst|DAC_LR_CLK_counter[1]                                                                                                                                                                                                                                                                                            ;
; Sound_Top:Sound_Top_inst|ROM_output_mux_counter[2]                                                                                                                                                                                                                                                                                        ; Merged with Sound_Top:Sound_Top_inst|DAC_LR_CLK_counter[2]                                                                                                                                                                                                                                                                                            ;
; Sound_Top:Sound_Top_inst|ROM_output_mux_counter[3]                                                                                                                                                                                                                                                                                        ; Merged with Sound_Top:Sound_Top_inst|DAC_LR_CLK_counter[3]                                                                                                                                                                                                                                                                                            ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_sync_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][73]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_pll_pll_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_game_interface_avl_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_game_interface_avl_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_sync_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_pll_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_game_interface_avl_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_sync_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_pll_pll_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_005|share_count[0]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count[0]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_sdram:sdram|m_next~9                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_sdram:sdram|m_next~10                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_sdram:sdram|m_next~13                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_sdram:sdram|m_next~14                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_sdram:sdram|m_next~16                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_sdram:sdram|i_next~4                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_sdram:sdram|i_next~5                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_sdram:sdram|i_next~6                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_sdram:sdram|i_state~14                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_sdram:sdram|i_state~15                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_sdram:sdram|i_state~16                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|final_soc_game_cpu_cpu_debug_slave_tck:the_final_soc_game_cpu_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|final_soc_game_cpu_cpu_debug_slave_tck:the_final_soc_game_cpu_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|final_soc_game_cpu_cpu_debug_slave_tck:the_final_soc_game_cpu_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|final_soc_game_cpu_cpu_debug_slave_tck:the_final_soc_game_cpu_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|final_soc_game_cpu_cpu_debug_slave_tck:the_final_soc_game_cpu_cpu_debug_slave_tck|DRsize.011 ; Merged with final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|final_soc_game_cpu_cpu_debug_slave_tck:the_final_soc_game_cpu_cpu_debug_slave_tck|DRsize.001 ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|final_soc_game_cpu_cpu_debug_slave_tck:the_final_soc_game_cpu_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; final_soc:nios_system|final_soc_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; Total Number of Removed Registers = 987                                                                                                                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                           ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                                    ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                    ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                               ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                       ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                          ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_sync_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                       ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_sync_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:frame_sync_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:frame_sync_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:frame_sync_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:frame_sync_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                          ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                    ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                       ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                        ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                        ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                     ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                        ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                  ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                     ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_pll_pll_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:system_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:system_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:system_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:system_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                   ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                            ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:game_cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:game_cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:game_cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:game_cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                               ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                            ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                               ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_game_interface_avl_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                           ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_game_interface_avl_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_game_interface_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_game_interface_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_game_interface_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_game_interface_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                         ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                            ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                    ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_005|locked[1],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_005|share_count[0]                                                                                                                                                                                                    ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                        ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_005|locked[0]                                                                                                                                                                                                         ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_dbrk:the_final_soc_game_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                     ; Stuck at GND              ; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_dbrk:the_final_soc_game_cpu_cpu_nios2_oci_dbrk|dbrk_break,                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_break:the_final_soc_game_cpu_cpu_nios2_oci_break|trigbrktype                                                                                          ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                                                    ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                                                    ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                                    ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                                                    ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                                    ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                                    ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                                                    ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                                                    ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                                    ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                                                    ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                                    ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                                    ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                                    ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                                    ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                                    ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                                    ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                                                     ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                                     ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                                     ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                     ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                                     ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                                     ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                                     ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                                     ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                                     ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                                     ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                                        ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                        ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                        ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                        ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                                        ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                                        ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                        ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_otg_hpi_data:otg_hpi_data|readdata[31]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[31]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_otg_hpi_data:otg_hpi_data|readdata[30]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[30]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_otg_hpi_data:otg_hpi_data|readdata[29]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[29]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_otg_hpi_data:otg_hpi_data|readdata[28]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[28]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_otg_hpi_data:otg_hpi_data|readdata[27]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[27]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_otg_hpi_data:otg_hpi_data|readdata[26]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[26]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_otg_hpi_data:otg_hpi_data|readdata[25]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[25]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_otg_hpi_data:otg_hpi_data|readdata[24]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[24]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_otg_hpi_data:otg_hpi_data|readdata[23]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[23]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_otg_hpi_data:otg_hpi_data|readdata[22]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[22]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_otg_hpi_data:otg_hpi_data|readdata[21]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[21]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_otg_hpi_data:otg_hpi_data|readdata[20]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[20]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_otg_hpi_data:otg_hpi_data|readdata[19]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[19]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_otg_hpi_data:otg_hpi_data|readdata[18]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[18]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_otg_hpi_data:otg_hpi_data|readdata[17]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[17]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_otg_hpi_data:otg_hpi_data|readdata[16]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[16]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                ; Stuck at GND              ; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                          ; Stuck at GND              ; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                          ; Stuck at GND              ; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                          ; Stuck at GND              ; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                          ; Stuck at GND              ; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                          ; Stuck at GND              ; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                          ; Stuck at GND              ; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                          ; Stuck at GND              ; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                          ; Stuck at GND              ; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                          ; Stuck at GND              ; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                          ; Stuck at GND              ; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                          ; Stuck at GND              ; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                          ; Stuck at GND              ; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                          ; Stuck at GND              ; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                          ; Stuck at GND              ; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                          ; Stuck at GND              ; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                          ; Stuck at GND              ; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                          ; Stuck at GND              ; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                          ; Stuck at GND              ; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                          ; Stuck at GND              ; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                          ; Stuck at GND              ; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                          ; Stuck at GND              ; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                           ; Stuck at GND              ; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                           ; Stuck at GND              ; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                           ; Stuck at GND              ; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                           ; Stuck at GND              ; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                           ; Stuck at GND              ; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                           ; Stuck at GND              ; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                           ; Stuck at GND              ; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                                           ; Stuck at GND              ; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                                                                                           ; Stuck at GND              ; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_dbrk:the_final_soc_game_cpu_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                           ; Stuck at GND              ; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_break:the_final_soc_game_cpu_cpu_nios2_oci_break|trigger_state                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                          ; Stuck at GND              ; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_frame_sync:frame_sync|readdata[31]                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:frame_sync_s1_translator|av_readdata_pre[31]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_frame_sync:frame_sync|readdata[30]                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:frame_sync_s1_translator|av_readdata_pre[30]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_frame_sync:frame_sync|readdata[29]                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:frame_sync_s1_translator|av_readdata_pre[29]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_frame_sync:frame_sync|readdata[28]                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:frame_sync_s1_translator|av_readdata_pre[28]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_frame_sync:frame_sync|readdata[27]                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:frame_sync_s1_translator|av_readdata_pre[27]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_frame_sync:frame_sync|readdata[26]                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:frame_sync_s1_translator|av_readdata_pre[26]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_frame_sync:frame_sync|readdata[25]                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:frame_sync_s1_translator|av_readdata_pre[25]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_frame_sync:frame_sync|readdata[24]                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:frame_sync_s1_translator|av_readdata_pre[24]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_frame_sync:frame_sync|readdata[23]                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:frame_sync_s1_translator|av_readdata_pre[23]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_frame_sync:frame_sync|readdata[22]                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:frame_sync_s1_translator|av_readdata_pre[22]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_frame_sync:frame_sync|readdata[21]                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:frame_sync_s1_translator|av_readdata_pre[21]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_frame_sync:frame_sync|readdata[20]                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:frame_sync_s1_translator|av_readdata_pre[20]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_frame_sync:frame_sync|readdata[19]                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:frame_sync_s1_translator|av_readdata_pre[19]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_frame_sync:frame_sync|readdata[18]                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:frame_sync_s1_translator|av_readdata_pre[18]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_frame_sync:frame_sync|readdata[17]                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:frame_sync_s1_translator|av_readdata_pre[17]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_frame_sync:frame_sync|readdata[16]                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:frame_sync_s1_translator|av_readdata_pre[16]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_frame_sync:frame_sync|readdata[15]                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:frame_sync_s1_translator|av_readdata_pre[15]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_frame_sync:frame_sync|readdata[14]                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:frame_sync_s1_translator|av_readdata_pre[14]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_frame_sync:frame_sync|readdata[13]                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:frame_sync_s1_translator|av_readdata_pre[13]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_frame_sync:frame_sync|readdata[12]                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:frame_sync_s1_translator|av_readdata_pre[12]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_frame_sync:frame_sync|readdata[11]                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:frame_sync_s1_translator|av_readdata_pre[11]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_frame_sync:frame_sync|readdata[10]                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:frame_sync_s1_translator|av_readdata_pre[10]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_frame_sync:frame_sync|readdata[9]                                                                                                                                                                                                                                                                       ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:frame_sync_s1_translator|av_readdata_pre[9]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_frame_sync:frame_sync|readdata[8]                                                                                                                                                                                                                                                                       ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:frame_sync_s1_translator|av_readdata_pre[8]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_frame_sync:frame_sync|readdata[7]                                                                                                                                                                                                                                                                       ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:frame_sync_s1_translator|av_readdata_pre[7]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_frame_sync:frame_sync|readdata[6]                                                                                                                                                                                                                                                                       ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:frame_sync_s1_translator|av_readdata_pre[6]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_frame_sync:frame_sync|readdata[5]                                                                                                                                                                                                                                                                       ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:frame_sync_s1_translator|av_readdata_pre[5]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_frame_sync:frame_sync|readdata[4]                                                                                                                                                                                                                                                                       ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:frame_sync_s1_translator|av_readdata_pre[4]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_frame_sync:frame_sync|readdata[3]                                                                                                                                                                                                                                                                       ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:frame_sync_s1_translator|av_readdata_pre[3]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_frame_sync:frame_sync|readdata[2]                                                                                                                                                                                                                                                                       ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:frame_sync_s1_translator|av_readdata_pre[2]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_frame_sync:frame_sync|readdata[1]                                                                                                                                                                                                                                                                       ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:frame_sync_s1_translator|av_readdata_pre[1]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_sync_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                       ; Lost Fanouts              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_sync_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                         ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_sync_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                       ; Lost Fanouts              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_sync_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                         ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_sync_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                       ; Lost Fanouts              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_sync_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                         ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_sync_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                       ; Lost Fanouts              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_sync_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                         ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                    ; Lost Fanouts              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                      ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                    ; Lost Fanouts              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                      ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                    ; Lost Fanouts              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                      ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                    ; Lost Fanouts              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                      ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                       ; Lost Fanouts              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                         ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                       ; Lost Fanouts              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                         ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                       ; Lost Fanouts              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                         ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                       ; Lost Fanouts              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                         ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                        ; Lost Fanouts              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                          ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                        ; Lost Fanouts              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                          ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                        ; Lost Fanouts              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                          ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                        ; Lost Fanouts              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                          ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                        ; Lost Fanouts              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                          ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                        ; Lost Fanouts              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                          ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                    ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                        ; Lost Fanouts              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                          ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                     ; Lost Fanouts              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                       ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                     ; Lost Fanouts              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                       ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                     ; Lost Fanouts              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                       ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                     ; Lost Fanouts              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                       ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                  ; Lost Fanouts              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                    ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                  ; Lost Fanouts              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                    ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                  ; Lost Fanouts              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                    ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                  ; Lost Fanouts              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                    ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                            ; Lost Fanouts              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                            ; Lost Fanouts              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                            ; Lost Fanouts              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                            ; Lost Fanouts              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                              ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_game_interface_avl_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                           ; Lost Fanouts              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_game_interface_avl_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                             ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_game_interface_avl_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                           ; Lost Fanouts              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_game_interface_avl_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                             ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_game_interface_avl_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                           ; Lost Fanouts              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_game_interface_avl_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                             ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_game_interface_avl_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                           ; Lost Fanouts              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_game_interface_avl_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                             ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                         ; Lost Fanouts              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                         ; Lost Fanouts              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                         ; Lost Fanouts              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                         ; Lost Fanouts              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                    ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                                    ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                        ; Lost Fanouts              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                          ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                                    ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                                                                    ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                    ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                                    ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                                                    ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                                                    ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                                    ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                                    ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                                                    ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                        ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_game_interface_avl_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                          ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_game_interface_avl_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                           ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                 ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                    ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                       ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                       ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                      ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                   ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_sync_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                      ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_sync_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                           ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_pll_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                               ; Stuck at GND              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_pll_pll_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                           ; Stuck at VCC              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                           ; Stuck at VCC              ; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count[0]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|final_soc_game_cpu_cpu_debug_slave_tck:the_final_soc_game_cpu_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|final_soc_game_cpu_cpu_debug_slave_tck:the_final_soc_game_cpu_cpu_debug_slave_tck|DRsize.101 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4330  ;
; Number of registers using Synchronous Clear  ; 87    ;
; Number of registers using Synchronous Load   ; 185   ;
; Number of registers using Asynchronous Clear ; 1275  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3188  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; final_soc:nios_system|final_soc_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                            ; 2       ;
; final_soc:nios_system|final_soc_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                            ; 2       ;
; final_soc:nios_system|final_soc_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                            ; 2       ;
; final_soc:nios_system|final_soc_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                            ; 1       ;
; final_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                 ; 516     ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:game_cpu_data_master_agent|hold_waitrequest                                                                                                                                                                                      ; 24      ;
; final_soc:nios_system|final_soc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                          ; 11      ;
; final_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                             ; 405     ;
; final_soc:nios_system|final_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                            ; 2       ;
; final_soc:nios_system|final_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                            ; 2       ;
; final_soc:nios_system|final_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                            ; 2       ;
; final_soc:nios_system|final_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                            ; 2       ;
; final_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                  ; 1       ;
; final_soc:nios_system|final_soc_jtag_uart:jtag_uart|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                ; 16      ;
; final_soc:nios_system|final_soc_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                              ; 5       ;
; final_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                              ; 1       ;
; final_soc:nios_system|final_soc_sdram:sdram|refresh_counter[13]                                                                                                                                                                                                                                                                 ; 2       ;
; final_soc:nios_system|final_soc_sdram:sdram|refresh_counter[10]                                                                                                                                                                                                                                                                 ; 2       ;
; final_soc:nios_system|final_soc_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                                                                                  ; 2       ;
; final_soc:nios_system|final_soc_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                                                                                  ; 2       ;
; final_soc:nios_system|final_soc_sdram:sdram|refresh_counter[4]                                                                                                                                                                                                                                                                  ; 2       ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|i_read                                                                                                                                                                                                                                             ; 7       ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|F_pc[25]                                                                                                                                                                                                                                           ; 3       ;
; final_soc:nios_system|final_soc_jtag_uart:jtag_uart|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                            ; 11      ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                     ; 9       ;
; final_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                            ; 1       ;
; final_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                  ; 1       ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                        ; 2       ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                        ; 2       ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                        ; 2       ;
; final_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                              ; 1       ;
; final_soc:nios_system|final_soc_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                       ; 3       ;
; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg|oci_ienable[0]                                                                           ; 2       ;
; final_soc:nios_system|final_soc_system_pll:system_pll|pfdena_reg                                                                                                                                                                                                                                                                ; 2       ;
; final_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                         ; 1       ;
; final_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                         ; 4       ;
; final_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                            ; 2       ;
; final_soc:nios_system|final_soc_jtag_uart:jtag_uart|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                ; 3       ;
; final_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                         ; 1       ;
; final_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                            ; 1       ;
; final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                       ; 2       ;
; final_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                         ; 1       ;
; final_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                             ; 1       ;
; final_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                              ; 1       ;
; final_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 47                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                           ;
+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------+
; Register Name                                                                            ; Megafunction                                                                         ; Type ;
+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------+
; background:background_inst|start_menu_RAM:bg_ram1|start_menu_data[0..3]                  ; background:background_inst|start_menu_RAM:bg_ram1|mem_rtl_0                          ; RAM  ;
; background:background_inst|in_game_RAM:bg_ram2|in_game_data[0..3]                        ; background:background_inst|in_game_RAM:bg_ram2|mem_rtl_0                             ; RAM  ;
; background:background_inst|game_over_RAM:bg_ram3|game_over_data[0..3]                    ; background:background_inst|game_over_RAM:bg_ram3|mem_rtl_0                           ; RAM  ;
; player2:player2_inst|player2_RAM:player2_RAM_inst|player2_data[0..3]                     ; player2:player2_inst|player2_RAM:player2_RAM_inst|mem_rtl_0                          ; RAM  ;
; player1:player1_inst|player1_RAM:player1_RAM_inst|player1_data[0..3]                     ; player1:player1_inst|player1_RAM:player1_RAM_inst|mem_rtl_0                          ; RAM  ;
; HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP1|HP_RAM:HP_RAM_inst|HP_data[0..3] ; HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP1|HP_RAM:HP_RAM_inst|mem_rtl_0 ; RAM  ;
; HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP5|HP_RAM:HP_RAM_inst|HP_data[0..3] ; HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP5|HP_RAM:HP_RAM_inst|mem_rtl_0 ; RAM  ;
; HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP4|HP_RAM:HP_RAM_inst|HP_data[0..3] ; HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP4|HP_RAM:HP_RAM_inst|mem_rtl_0 ; RAM  ;
; HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP3|HP_RAM:HP_RAM_inst|HP_data[0..3] ; HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP3|HP_RAM:HP_RAM_inst|mem_rtl_0 ; RAM  ;
; HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP2|HP_RAM:HP_RAM_inst|HP_data[0..3] ; HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP2|HP_RAM:HP_RAM_inst|mem_rtl_0 ; RAM  ;
; HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP5|HP_RAM:HP_RAM_inst|HP_data[0..3] ; HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP5|HP_RAM:HP_RAM_inst|mem_rtl_0 ; RAM  ;
; HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP4|HP_RAM:HP_RAM_inst|HP_data[0..3] ; HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP4|HP_RAM:HP_RAM_inst|mem_rtl_0 ; RAM  ;
; HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP3|HP_RAM:HP_RAM_inst|HP_data[0..3] ; HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP3|HP_RAM:HP_RAM_inst|mem_rtl_0 ; RAM  ;
; HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP2|HP_RAM:HP_RAM_inst|HP_data[0..3] ; HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP2|HP_RAM:HP_RAM_inst|mem_rtl_0 ; RAM  ;
; HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP1|HP_RAM:HP_RAM_inst|HP_data[0..3] ; HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP1|HP_RAM:HP_RAM_inst|mem_rtl_0 ; RAM  ;
+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |proj_top|VGA_controller:vga_controller_instance|h_counter[0]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |proj_top|Sound_Top:Sound_Top_inst|I2C_Protocol:I2C|counter[4]                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|d_byteenable[0]                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[1]                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[0]                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|wait_latency_counter[0]                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[1]                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|wait_latency_counter[1]                                                                                                                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |proj_top|Sound_Top:Sound_Top_inst|I2C_Protocol:I2C|tick_counter[4]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|final_soc_jtag_uart:jtag_uart|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|E_src2[2]                                                                                                                                                                                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                               ;
; 3:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; Yes        ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|E_shift_rot_result[19]                                                                                                                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|D_iw[26]                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|wait_latency_counter[1]                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:frame_sync_s1_translator|wait_latency_counter[0]                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|av_ld_byte0_data[0]                                                                                                                                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|av_ld_byte2_data[7]                                                                                                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|readdata[1]                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|d_writedata[28]                                                                                                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_alu_result[29]                                                                                                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |proj_top|final_soc:nios_system|final_soc_jtag_uart:jtag_uart|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                               ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|E_src2[15]                                                                                                                                                                                                                                               ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                               ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_ocimem:the_final_soc_game_cpu_cpu_nios2_ocimem|MonDReg[9]                                                                                             ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_ocimem:the_final_soc_game_cpu_cpu_nios2_ocimem|MonDReg[4]                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_break:the_final_soc_game_cpu_cpu_nios2_oci_break|break_readreg[31]                                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|final_soc_game_cpu_cpu_debug_slave_tck:the_final_soc_game_cpu_cpu_debug_slave_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|final_soc_game_cpu_cpu_debug_slave_tck:the_final_soc_game_cpu_cpu_debug_slave_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|final_soc_game_cpu_cpu_debug_slave_tck:the_final_soc_game_cpu_cpu_debug_slave_tck|sr[2]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|final_soc_game_cpu_cpu_debug_slave_tck:the_final_soc_game_cpu_cpu_debug_slave_tck|sr[30] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |proj_top|final_soc:nios_system|final_soc_jtag_uart:jtag_uart|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |proj_top|final_soc:nios_system|final_soc_jtag_uart:jtag_uart|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                               ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|F_pc[11]                                                                                                                                                                                                                                                 ;
; 16:1               ; 10 bits   ; 100 LEs       ; 60 LEs               ; 40 LEs                 ; Yes        ; |proj_top|Sound_Top:Sound_Top_inst|MUX_input[11]                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_ocimem:the_final_soc_game_cpu_cpu_nios2_ocimem|MonAReg[4]                                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |proj_top|final_soc:nios_system|final_soc_sdram:sdram|final_soc_sdram_input_efifo_module:the_final_soc_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |proj_top|final_soc:nios_system|final_soc_sdram:sdram|m_dqm[1]                                                                                                                                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |proj_top|final_soc:nios_system|final_soc_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                                ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |proj_top|final_soc:nios_system|final_soc_sdram:sdram|m_addr[11]                                                                                                                                                                                                                                                                                ;
; 65:1               ; 32 bits   ; 1376 LEs      ; 1376 LEs             ; 0 LEs                  ; Yes        ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_game_interface_avl_translator|av_readdata_pre[12]                                                                                                                                                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |proj_top|final_soc:nios_system|final_soc_sdram:sdram|m_addr[4]                                                                                                                                                                                                                                                                                 ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |proj_top|final_soc:nios_system|final_soc_sdram:sdram|m_addr[9]                                                                                                                                                                                                                                                                                 ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[63][0]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[63][8]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[63][22]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[63][25]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[62][3]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[62][9]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[62][20]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[62][25]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[61][6]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[61][15]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[61][16]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[61][26]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[60][6]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[60][10]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[60][23]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[60][27]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[59][1]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[59][10]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[59][23]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[59][24]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[58][1]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[58][8]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[58][16]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[58][24]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[57][6]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[57][9]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[57][19]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[57][24]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[56][2]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[56][15]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[56][23]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[56][24]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[55][1]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[55][11]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[55][19]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[55][24]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[54][2]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[54][9]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[54][21]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[54][28]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[53][0]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[53][8]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[53][21]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[53][27]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[52][2]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[52][10]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[52][17]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[52][24]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[51][2]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[51][14]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[51][19]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[51][25]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[50][4]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[50][13]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[50][18]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[50][29]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[49][7]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[49][12]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[49][22]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[49][30]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[48][4]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[48][10]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[48][23]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[48][30]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[47][7]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[47][10]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[47][22]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[47][24]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[46][1]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[46][14]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[46][22]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[46][31]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[45][4]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[45][8]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[45][21]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[45][25]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[44][7]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[44][12]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[44][20]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[44][30]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[43][2]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[43][8]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[43][23]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[43][27]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[42][1]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[42][9]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[42][23]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[42][27]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[41][0]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[41][13]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[41][21]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[41][29]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[40][2]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[40][9]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[40][18]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[40][24]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[39][2]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[39][9]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[39][20]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[39][28]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[38][4]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[38][15]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[38][18]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[38][27]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[37][7]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[37][11]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[37][16]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[37][31]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[36][4]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[36][14]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[36][21]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[36][24]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[35][7]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[35][14]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[35][21]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[35][29]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[34][6]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[34][15]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[34][18]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[34][25]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[33][4]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[33][12]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[33][22]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[33][27]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[32][0]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[32][13]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[32][18]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[32][29]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[31][2]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[31][15]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[31][22]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[31][24]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[30][4]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[30][9]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[30][20]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[30][31]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[29][4]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[29][9]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[29][17]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[29][24]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[28][3]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[28][13]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[28][17]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[28][24]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[27][2]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[27][12]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[27][22]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[27][27]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[26][3]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[26][8]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[26][16]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[26][27]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[25][6]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[25][10]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[25][19]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[25][27]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[24][2]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[24][9]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[24][18]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[24][25]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[23][0]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[23][15]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[23][18]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[23][26]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[22][4]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[22][10]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[22][22]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[22][24]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[21][3]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[21][13]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[21][23]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[21][24]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[20][4]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[20][9]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[20][19]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[20][29]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[19][2]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[19][14]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[19][16]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[19][27]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[18][2]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[18][12]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[18][19]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[18][28]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[17][4]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[17][10]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[17][22]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[17][24]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[16][7]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[16][11]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[16][21]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[16][28]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[15][0]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[15][12]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[15][20]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[15][25]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[14][5]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[14][8]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[14][19]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[14][28]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[13][3]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[13][10]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[13][17]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[13][27]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[12][0]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[12][14]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[12][20]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[12][24]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[11][2]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[11][15]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[11][21]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[11][26]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[10][2]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[10][8]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[10][20]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[10][28]                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[9][3]                                                                                                                                                                                                                                                      ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[9][10]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[9][16]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[9][26]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[8][6]                                                                                                                                                                                                                                                      ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[8][8]                                                                                                                                                                                                                                                      ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[8][23]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[8][27]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[7][7]                                                                                                                                                                                                                                                      ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[7][11]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[7][16]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[7][29]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[6][3]                                                                                                                                                                                                                                                      ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[6][15]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[6][19]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[6][26]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[5][0]                                                                                                                                                                                                                                                      ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[5][11]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[5][16]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[5][25]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[4][1]                                                                                                                                                                                                                                                      ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[4][10]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[4][18]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[4][27]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[3][4]                                                                                                                                                                                                                                                      ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[3][10]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[3][20]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[3][25]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[2][6]                                                                                                                                                                                                                                                      ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[2][14]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[2][23]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[2][27]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[1][5]                                                                                                                                                                                                                                                      ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[1][12]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[1][18]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[1][30]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[0][1]                                                                                                                                                                                                                                                      ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[0][11]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[0][17]                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |proj_top|final_soc:nios_system|avalon_game_interface:avalon_game_interface|Reg_unit[0][28]                                                                                                                                                                                                                                                     ;
; 7:1                ; 62 bits   ; 248 LEs       ; 0 LEs                ; 248 LEs                ; Yes        ; |proj_top|final_soc:nios_system|final_soc_sdram:sdram|active_addr[12]                                                                                                                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |proj_top|final_soc:nios_system|final_soc_sdram:sdram|m_data[13]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |proj_top|VGA_controller:vga_controller_instance|v_counter_in[9]                                                                                                                                                                                                                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|E_logic_result[29]                                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_001:router_001|src_channel[0]                                                                                                                                                                                                  ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|W_rf_wr_data[18]                                                                                                                                                                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |proj_top|final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|D_dst_regnum[3]                                                                                                                                                                                                                                          ;
; 16:1               ; 4 bits    ; 40 LEs        ; 12 LEs               ; 28 LEs                 ; No         ; |proj_top|background:background_inst|Mux0                                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 21 bits   ; 63 LEs        ; 63 LEs               ; 0 LEs                  ; No         ; |proj_top|color_mapper:color_mapper_inst|VGA_B[4]                                                                                                                                                                                                                                                                                               ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; No         ; |proj_top|bullets:bullets_inst|range_checker_bullet:checker_inst10|read_address[0]                                                                                                                                                                                                                                                              ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; No         ; |proj_top|bullets:bullets_inst|range_checker_bullet:checker_inst9|read_address[4]                                                                                                                                                                                                                                                               ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; No         ; |proj_top|bullets:bullets_inst|range_checker_bullet:checker_inst8|read_address[3]                                                                                                                                                                                                                                                               ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; No         ; |proj_top|bullets:bullets_inst|range_checker_bullet:checker_inst7|read_address[2]                                                                                                                                                                                                                                                               ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; No         ; |proj_top|bullets:bullets_inst|range_checker_bullet:checker_inst6|read_address[2]                                                                                                                                                                                                                                                               ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; No         ; |proj_top|bullets:bullets_inst|range_checker_bullet:checker_inst5|read_address[1]                                                                                                                                                                                                                                                               ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; No         ; |proj_top|bullets:bullets_inst|range_checker_bullet:checker_inst4|read_address[5]                                                                                                                                                                                                                                                               ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; No         ; |proj_top|bullets:bullets_inst|range_checker_bullet:checker_inst3|read_address[4]                                                                                                                                                                                                                                                               ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; No         ; |proj_top|bullets:bullets_inst|range_checker_bullet:checker_inst2|read_address[0]                                                                                                                                                                                                                                                               ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; No         ; |proj_top|bullets:bullets_inst|range_checker_bullet:checker_inst1|read_address[5]                                                                                                                                                                                                                                                               ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; No         ; |proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP1|read_address[3]                                                                                                                                                                                                                                                               ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; No         ; |proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP2|read_address[1]                                                                                                                                                                                                                                                               ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; No         ; |proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP3|read_address[8]                                                                                                                                                                                                                                                               ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; No         ; |proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP4|read_address[6]                                                                                                                                                                                                                                                               ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; No         ; |proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP5|read_address[0]                                                                                                                                                                                                                                                               ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; No         ; |proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP5|read_address[4]                                                                                                                                                                                                                                                               ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; No         ; |proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP4|read_address[8]                                                                                                                                                                                                                                                               ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; No         ; |proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP3|read_address[2]                                                                                                                                                                                                                                                               ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; No         ; |proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP2|read_address[7]                                                                                                                                                                                                                                                               ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; No         ; |proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP1|read_address[5]                                                                                                                                                                                                                                                               ;
; 6:1                ; 14 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; No         ; |proj_top|player2:player2_inst|read_address[12]                                                                                                                                                                                                                                                                                                 ;
; 6:1                ; 14 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; No         ; |proj_top|player1:player1_inst|read_address[11]                                                                                                                                                                                                                                                                                                 ;
; 11:1               ; 22 bits   ; 154 LEs       ; 132 LEs              ; 22 LEs                 ; No         ; |proj_top|color_mapper:color_mapper_inst|bullet_color_selector:bullet_color_selector_inst|bullet_color[5]                                                                                                                                                                                                                                       ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |proj_top|final_soc:nios_system|final_soc_sdram:sdram|Selector35                                                                                                                                                                                                                                                                                ;
; 13:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |proj_top|final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router:router|src_channel[5]                                                                                                                                                                                                          ;
; 13:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; No         ; |proj_top|HP_bar:HP_bar_inst|HP_data[3]                                                                                                                                                                                                                                                                                                         ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |proj_top|final_soc:nios_system|final_soc_sdram:sdram|Selector28                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_register_bank_a_module:final_soc_game_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_register_bank_b_module:final_soc_game_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_debug:the_final_soc_game_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_ocimem:the_final_soc_game_cpu_cpu_nios2_ocimem|final_soc_game_cpu_cpu_ociram_sp_ram_module:final_soc_game_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|final_soc_game_cpu_cpu_debug_slave_tck:the_final_soc_game_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|final_soc_game_cpu_cpu_debug_slave_tck:the_final_soc_game_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|final_soc_game_cpu_cpu_debug_slave_sysclk:the_final_soc_game_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|final_soc_game_cpu_cpu_debug_slave_sysclk:the_final_soc_game_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:nios_system|final_soc_jtag_uart:jtag_uart|final_soc_jtag_uart_scfifo_w:the_final_soc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:nios_system|final_soc_jtag_uart:jtag_uart|final_soc_jtag_uart_scfifo_r:the_final_soc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Source assignments for final_soc:nios_system|final_soc_sdram:sdram ;
+-----------------------------+-------+------+-----------------------+
; Assignment                  ; Value ; From ; To                    ;
+-----------------------------+-------+------+-----------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[31]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[31]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[30]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[30]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[29]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[29]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[28]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[28]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[27]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[27]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[26]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[26]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[25]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[25]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[24]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[24]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[23]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[23]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[22]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[22]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[21]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[21]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[20]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[20]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[19]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[19]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[18]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[18]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[17]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[17]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[16]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[16]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[3]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[2]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0       ;
+-----------------------------+-------+------+-----------------------+


+------------------------------------------------------------------------------+
; Source assignments for final_soc:nios_system|final_soc_system_pll:system_pll ;
+----------------+-------+------+----------------------------------------------+
; Assignment     ; Value ; From ; To                                           ;
+----------------+-------+------+----------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                                   ;
+----------------+-------+------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:nios_system|final_soc_system_pll:system_pll|final_soc_system_pll_stdsync_sv6:stdsync2|final_soc_system_pll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux_003:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux_003:rsp_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux_003:rsp_demux_005 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_010 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_011 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_012 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                     ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                 ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                     ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                 ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                         ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                     ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                         ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                     ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                         ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                     ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                         ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                     ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                         ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                     ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                         ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                     ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for final_soc:nios_system|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                   ;
+-------------------+-------+------+------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]               ;
+-------------------+-------+------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sound_Top:Sound_Top_inst|contra_ROM:contra_ROM_inst|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for background:background_inst|start_menu_RAM:bg_ram1|altsyncram:mem_rtl_0|altsyncram_vh71:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for background:background_inst|in_game_RAM:bg_ram2|altsyncram:mem_rtl_0|altsyncram_l671:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for background:background_inst|game_over_RAM:bg_ram3|altsyncram:mem_rtl_0|altsyncram_eg71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for player2:player2_inst|player2_RAM:player2_RAM_inst|altsyncram:mem_rtl_0|altsyncram_i871:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for player1:player1_inst|player1_RAM:player1_RAM_inst|altsyncram:mem_rtl_0|altsyncram_s671:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP1|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0|altsyncram_qk61:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP5|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0|altsyncram_qk61:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP4|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0|altsyncram_qk61:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP3|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0|altsyncram_qk61:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP2|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0|altsyncram_qk61:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP5|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0|altsyncram_qk61:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP4|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0|altsyncram_qk61:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP3|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0|altsyncram_qk61:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP2|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0|altsyncram_qk61:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP1|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0|altsyncram_qk61:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_register_bank_a_module:final_soc_game_cpu_cpu_register_bank_a ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                               ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_register_bank_a_module:final_soc_game_cpu_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                               ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                               ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                      ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                               ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                               ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_register_bank_b_module:final_soc_game_cpu_cpu_register_bank_b ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                               ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_register_bank_b_module:final_soc_game_cpu_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                               ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                               ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                      ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                               ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                               ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_debug:the_final_soc_game_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_ocimem:the_final_soc_game_cpu_cpu_nios2_ocimem|final_soc_game_cpu_cpu_ociram_sp_ram_module:final_soc_game_cpu_cpu_ociram_sp_ram ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_ocimem:the_final_soc_game_cpu_cpu_nios2_ocimem|final_soc_game_cpu_cpu_ociram_sp_ram_module:final_soc_game_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_ac71      ; Untyped                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|final_soc_game_cpu_cpu_debug_slave_tck:the_final_soc_game_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|final_soc_game_cpu_cpu_debug_slave_tck:the_final_soc_game_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|final_soc_game_cpu_cpu_debug_slave_sysclk:the_final_soc_game_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|final_soc_game_cpu_cpu_debug_slave_sysclk:the_final_soc_game_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_game_cpu_cpu_debug_slave_phy ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                 ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                               ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                               ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                               ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                               ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_jtag_uart:jtag_uart|final_soc_jtag_uart_scfifo_w:the_final_soc_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                               ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                     ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                     ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                     ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                            ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                            ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                            ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                            ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_jtag_uart:jtag_uart|final_soc_jtag_uart_scfifo_r:the_final_soc_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                               ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                     ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                     ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                     ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                            ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                            ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                            ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                            ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:game_cpu_data_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                       ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 29    ; Signed Integer                                                                                                                             ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W               ; 29    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                             ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                             ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                             ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:game_cpu_instruction_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                              ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 29    ; Signed Integer                                                                                                                                    ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                    ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                    ;
; UAV_ADDRESS_W               ; 29    ; Signed Integer                                                                                                                                    ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                    ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                    ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                    ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                    ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                    ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                    ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                    ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                    ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                    ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                    ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_game_interface_avl_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 6     ; Signed Integer                                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:game_cpu_debug_mem_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:system_pll_pll_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:frame_sync_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:game_cpu_data_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                                     ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                                     ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                     ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                     ;
; PKT_CACHE_H               ; 101   ; Signed Integer                                                                                                                     ;
; PKT_CACHE_L               ; 98    ; Signed Integer                                                                                                                     ;
; PKT_THREAD_ID_H           ; 94    ; Signed Integer                                                                                                                     ;
; PKT_THREAD_ID_L           ; 94    ; Signed Integer                                                                                                                     ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_EXCLUSIVE       ; 70    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                     ;
; ID                        ; 0     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                     ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                     ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                     ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_ADDR_W                ; 29    ; Signed Integer                                                                                                                     ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:game_cpu_instruction_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                                            ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                                            ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                            ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                            ;
; PKT_CACHE_H               ; 101   ; Signed Integer                                                                                                                            ;
; PKT_CACHE_L               ; 98    ; Signed Integer                                                                                                                            ;
; PKT_THREAD_ID_H           ; 94    ; Signed Integer                                                                                                                            ;
; PKT_THREAD_ID_L           ; 94    ; Signed Integer                                                                                                                            ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                            ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                            ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_EXCLUSIVE       ; 70    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                            ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                            ;
; ID                        ; 1     ; Signed Integer                                                                                                                            ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                            ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                            ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                            ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                            ;
; PKT_ADDR_W                ; 29    ; Signed Integer                                                                                                                            ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                           ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                           ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                      ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_game_interface_avl_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                         ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                         ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_game_interface_avl_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_game_interface_avl_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                    ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                        ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                        ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                   ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:game_cpu_debug_mem_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                        ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                        ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:game_cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_cpu_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                   ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:system_pll_pll_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:system_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_pll_pll_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:frame_sync_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:frame_sync_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_sync_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router:router|final_soc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                               ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 5     ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 10    ; Signed Integer                                                                                                                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_001:router_001|final_soc_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 10    ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_002|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_003|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_004|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_005:router_005|final_soc_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_005:router_006|final_soc_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_005:router_007|final_soc_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_008|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_009|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_010|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_011|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_012|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_013|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_014|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                     ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                     ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                     ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 13     ; Signed Integer                                                                                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                  ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 26    ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                    ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                                          ;
; SCHEME         ; no-arb ; String                                                                                                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                      ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                                      ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                      ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                      ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                      ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 122   ; Signed Integer                                                                                                                                                               ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                               ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                         ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                         ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                                          ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                          ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                          ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                          ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 122   ; Signed Integer                                                                                                                                                                   ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                   ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                                          ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                          ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                          ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                          ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 122   ; Signed Integer                                                                                                                                                                   ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                   ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                                          ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                          ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                          ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                          ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 122   ; Signed Integer                                                                                                                                                                   ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                   ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                               ;
+---------------------------+----------+--------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                     ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                             ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                     ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                     ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                     ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                     ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                     ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                     ;
+---------------------------+----------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                   ;
+---------------------------+----------+------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                         ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                 ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                         ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                         ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                         ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                         ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                         ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                         ;
+---------------------------+----------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                   ;
+---------------------------+----------+------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                         ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                 ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                         ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                         ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                         ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                         ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                         ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                         ;
+---------------------------+----------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_clk:vga_clk_instance|altpll:altpll_component ;
+-------------------------------+---------------------------+-----------------------------------+
; Parameter Name                ; Value                     ; Type                              ;
+-------------------------------+---------------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                           ;
; PLL_TYPE                      ; AUTO                      ; Untyped                           ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=vga_clk ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                           ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                           ;
; LOCK_HIGH                     ; 1                         ; Untyped                           ;
; LOCK_LOW                      ; 1                         ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                           ;
; SKIP_VCO                      ; OFF                       ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                           ;
; BANDWIDTH                     ; 0                         ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                           ;
; DOWN_SPREAD                   ; 0                         ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK0_DIVIDE_BY                ; 2                         ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                           ;
; DPA_DIVIDER                   ; 0                         ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                           ;
; VCO_MIN                       ; 0                         ; Untyped                           ;
; VCO_MAX                       ; 0                         ; Untyped                           ;
; VCO_CENTER                    ; 0                         ; Untyped                           ;
; PFD_MIN                       ; 0                         ; Untyped                           ;
; PFD_MAX                       ; 0                         ; Untyped                           ;
; M_INITIAL                     ; 0                         ; Untyped                           ;
; M                             ; 0                         ; Untyped                           ;
; N                             ; 1                         ; Untyped                           ;
; M2                            ; 1                         ; Untyped                           ;
; N2                            ; 1                         ; Untyped                           ;
; SS                            ; 1                         ; Untyped                           ;
; C0_HIGH                       ; 0                         ; Untyped                           ;
; C1_HIGH                       ; 0                         ; Untyped                           ;
; C2_HIGH                       ; 0                         ; Untyped                           ;
; C3_HIGH                       ; 0                         ; Untyped                           ;
; C4_HIGH                       ; 0                         ; Untyped                           ;
; C5_HIGH                       ; 0                         ; Untyped                           ;
; C6_HIGH                       ; 0                         ; Untyped                           ;
; C7_HIGH                       ; 0                         ; Untyped                           ;
; C8_HIGH                       ; 0                         ; Untyped                           ;
; C9_HIGH                       ; 0                         ; Untyped                           ;
; C0_LOW                        ; 0                         ; Untyped                           ;
; C1_LOW                        ; 0                         ; Untyped                           ;
; C2_LOW                        ; 0                         ; Untyped                           ;
; C3_LOW                        ; 0                         ; Untyped                           ;
; C4_LOW                        ; 0                         ; Untyped                           ;
; C5_LOW                        ; 0                         ; Untyped                           ;
; C6_LOW                        ; 0                         ; Untyped                           ;
; C7_LOW                        ; 0                         ; Untyped                           ;
; C8_LOW                        ; 0                         ; Untyped                           ;
; C9_LOW                        ; 0                         ; Untyped                           ;
; C0_INITIAL                    ; 0                         ; Untyped                           ;
; C1_INITIAL                    ; 0                         ; Untyped                           ;
; C2_INITIAL                    ; 0                         ; Untyped                           ;
; C3_INITIAL                    ; 0                         ; Untyped                           ;
; C4_INITIAL                    ; 0                         ; Untyped                           ;
; C5_INITIAL                    ; 0                         ; Untyped                           ;
; C6_INITIAL                    ; 0                         ; Untyped                           ;
; C7_INITIAL                    ; 0                         ; Untyped                           ;
; C8_INITIAL                    ; 0                         ; Untyped                           ;
; C9_INITIAL                    ; 0                         ; Untyped                           ;
; C0_MODE                       ; BYPASS                    ; Untyped                           ;
; C1_MODE                       ; BYPASS                    ; Untyped                           ;
; C2_MODE                       ; BYPASS                    ; Untyped                           ;
; C3_MODE                       ; BYPASS                    ; Untyped                           ;
; C4_MODE                       ; BYPASS                    ; Untyped                           ;
; C5_MODE                       ; BYPASS                    ; Untyped                           ;
; C6_MODE                       ; BYPASS                    ; Untyped                           ;
; C7_MODE                       ; BYPASS                    ; Untyped                           ;
; C8_MODE                       ; BYPASS                    ; Untyped                           ;
; C9_MODE                       ; BYPASS                    ; Untyped                           ;
; C0_PH                         ; 0                         ; Untyped                           ;
; C1_PH                         ; 0                         ; Untyped                           ;
; C2_PH                         ; 0                         ; Untyped                           ;
; C3_PH                         ; 0                         ; Untyped                           ;
; C4_PH                         ; 0                         ; Untyped                           ;
; C5_PH                         ; 0                         ; Untyped                           ;
; C6_PH                         ; 0                         ; Untyped                           ;
; C7_PH                         ; 0                         ; Untyped                           ;
; C8_PH                         ; 0                         ; Untyped                           ;
; C9_PH                         ; 0                         ; Untyped                           ;
; L0_HIGH                       ; 1                         ; Untyped                           ;
; L1_HIGH                       ; 1                         ; Untyped                           ;
; G0_HIGH                       ; 1                         ; Untyped                           ;
; G1_HIGH                       ; 1                         ; Untyped                           ;
; G2_HIGH                       ; 1                         ; Untyped                           ;
; G3_HIGH                       ; 1                         ; Untyped                           ;
; E0_HIGH                       ; 1                         ; Untyped                           ;
; E1_HIGH                       ; 1                         ; Untyped                           ;
; E2_HIGH                       ; 1                         ; Untyped                           ;
; E3_HIGH                       ; 1                         ; Untyped                           ;
; L0_LOW                        ; 1                         ; Untyped                           ;
; L1_LOW                        ; 1                         ; Untyped                           ;
; G0_LOW                        ; 1                         ; Untyped                           ;
; G1_LOW                        ; 1                         ; Untyped                           ;
; G2_LOW                        ; 1                         ; Untyped                           ;
; G3_LOW                        ; 1                         ; Untyped                           ;
; E0_LOW                        ; 1                         ; Untyped                           ;
; E1_LOW                        ; 1                         ; Untyped                           ;
; E2_LOW                        ; 1                         ; Untyped                           ;
; E3_LOW                        ; 1                         ; Untyped                           ;
; L0_INITIAL                    ; 1                         ; Untyped                           ;
; L1_INITIAL                    ; 1                         ; Untyped                           ;
; G0_INITIAL                    ; 1                         ; Untyped                           ;
; G1_INITIAL                    ; 1                         ; Untyped                           ;
; G2_INITIAL                    ; 1                         ; Untyped                           ;
; G3_INITIAL                    ; 1                         ; Untyped                           ;
; E0_INITIAL                    ; 1                         ; Untyped                           ;
; E1_INITIAL                    ; 1                         ; Untyped                           ;
; E2_INITIAL                    ; 1                         ; Untyped                           ;
; E3_INITIAL                    ; 1                         ; Untyped                           ;
; L0_MODE                       ; BYPASS                    ; Untyped                           ;
; L1_MODE                       ; BYPASS                    ; Untyped                           ;
; G0_MODE                       ; BYPASS                    ; Untyped                           ;
; G1_MODE                       ; BYPASS                    ; Untyped                           ;
; G2_MODE                       ; BYPASS                    ; Untyped                           ;
; G3_MODE                       ; BYPASS                    ; Untyped                           ;
; E0_MODE                       ; BYPASS                    ; Untyped                           ;
; E1_MODE                       ; BYPASS                    ; Untyped                           ;
; E2_MODE                       ; BYPASS                    ; Untyped                           ;
; E3_MODE                       ; BYPASS                    ; Untyped                           ;
; L0_PH                         ; 0                         ; Untyped                           ;
; L1_PH                         ; 0                         ; Untyped                           ;
; G0_PH                         ; 0                         ; Untyped                           ;
; G1_PH                         ; 0                         ; Untyped                           ;
; G2_PH                         ; 0                         ; Untyped                           ;
; G3_PH                         ; 0                         ; Untyped                           ;
; E0_PH                         ; 0                         ; Untyped                           ;
; E1_PH                         ; 0                         ; Untyped                           ;
; E2_PH                         ; 0                         ; Untyped                           ;
; E3_PH                         ; 0                         ; Untyped                           ;
; M_PH                          ; 0                         ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; CLK0_COUNTER                  ; G0                        ; Untyped                           ;
; CLK1_COUNTER                  ; G0                        ; Untyped                           ;
; CLK2_COUNTER                  ; G0                        ; Untyped                           ;
; CLK3_COUNTER                  ; G0                        ; Untyped                           ;
; CLK4_COUNTER                  ; G0                        ; Untyped                           ;
; CLK5_COUNTER                  ; G0                        ; Untyped                           ;
; CLK6_COUNTER                  ; E0                        ; Untyped                           ;
; CLK7_COUNTER                  ; E1                        ; Untyped                           ;
; CLK8_COUNTER                  ; E2                        ; Untyped                           ;
; CLK9_COUNTER                  ; E3                        ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                           ;
; M_TIME_DELAY                  ; 0                         ; Untyped                           ;
; N_TIME_DELAY                  ; 0                         ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                           ;
; VCO_POST_SCALE                ; 0                         ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                           ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                           ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                           ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                           ;
; CBXI_PARAMETER                ; vga_clk_altpll            ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                           ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                    ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                           ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                    ;
+-------------------------------+---------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_controller:vga_controller_instance ;
+----------------+------------+-------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                  ;
+----------------+------------+-------------------------------------------------------+
; H_TOTAL        ; 1100100000 ; Unsigned Binary                                       ;
; V_TOTAL        ; 1000001101 ; Unsigned Binary                                       ;
+----------------+------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:background_inst ;
+----------------+------------+-------------------------------------------+
; Parameter Name ; Value      ; Type                                      ;
+----------------+------------+-------------------------------------------+
; SCREEN_WIDTH   ; 0111100000 ; Unsigned Binary                           ;
; SCREEN_LENGTH  ; 1010000000 ; Unsigned Binary                           ;
; RESHAPE_LENGTH ; 0101000000 ; Unsigned Binary                           ;
+----------------+------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sound_Top:Sound_Top_inst|USB_Clock_PLL:USB_Clock_PLL_inst|altpll:altpll_component ;
+-------------------------------+---------------------------------+--------------------------------------------------------------+
; Parameter Name                ; Value                           ; Type                                                         ;
+-------------------------------+---------------------------------+--------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                          ; Untyped                                                      ;
; PLL_TYPE                      ; AUTO                            ; Untyped                                                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=USB_Clock_PLL ; Untyped                                                      ;
; QUALIFY_CONF_DONE             ; OFF                             ; Untyped                                                      ;
; COMPENSATE_CLOCK              ; CLK0                            ; Untyped                                                      ;
; SCAN_CHAIN                    ; LONG                            ; Untyped                                                      ;
; PRIMARY_CLOCK                 ; INCLK0                          ; Untyped                                                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000                           ; Signed Integer                                               ;
; INCLK1_INPUT_FREQUENCY        ; 0                               ; Untyped                                                      ;
; GATE_LOCK_SIGNAL              ; NO                              ; Untyped                                                      ;
; GATE_LOCK_COUNTER             ; 0                               ; Untyped                                                      ;
; LOCK_HIGH                     ; 1                               ; Untyped                                                      ;
; LOCK_LOW                      ; 1                               ; Untyped                                                      ;
; VALID_LOCK_MULTIPLIER         ; 1                               ; Untyped                                                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                               ; Untyped                                                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                             ; Untyped                                                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                             ; Untyped                                                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                             ; Untyped                                                      ;
; SKIP_VCO                      ; OFF                             ; Untyped                                                      ;
; SWITCH_OVER_COUNTER           ; 0                               ; Untyped                                                      ;
; SWITCH_OVER_TYPE              ; AUTO                            ; Untyped                                                      ;
; FEEDBACK_SOURCE               ; EXTCLK0                         ; Untyped                                                      ;
; BANDWIDTH                     ; 0                               ; Untyped                                                      ;
; BANDWIDTH_TYPE                ; AUTO                            ; Untyped                                                      ;
; SPREAD_FREQUENCY              ; 0                               ; Untyped                                                      ;
; DOWN_SPREAD                   ; 0                               ; Untyped                                                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                             ; Untyped                                                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                             ; Untyped                                                      ;
; CLK9_MULTIPLY_BY              ; 0                               ; Untyped                                                      ;
; CLK8_MULTIPLY_BY              ; 0                               ; Untyped                                                      ;
; CLK7_MULTIPLY_BY              ; 0                               ; Untyped                                                      ;
; CLK6_MULTIPLY_BY              ; 0                               ; Untyped                                                      ;
; CLK5_MULTIPLY_BY              ; 1                               ; Untyped                                                      ;
; CLK4_MULTIPLY_BY              ; 1                               ; Untyped                                                      ;
; CLK3_MULTIPLY_BY              ; 1                               ; Untyped                                                      ;
; CLK2_MULTIPLY_BY              ; 1                               ; Untyped                                                      ;
; CLK1_MULTIPLY_BY              ; 8021                            ; Signed Integer                                               ;
; CLK0_MULTIPLY_BY              ; 6                               ; Signed Integer                                               ;
; CLK9_DIVIDE_BY                ; 0                               ; Untyped                                                      ;
; CLK8_DIVIDE_BY                ; 0                               ; Untyped                                                      ;
; CLK7_DIVIDE_BY                ; 0                               ; Untyped                                                      ;
; CLK6_DIVIDE_BY                ; 0                               ; Untyped                                                      ;
; CLK5_DIVIDE_BY                ; 1                               ; Untyped                                                      ;
; CLK4_DIVIDE_BY                ; 1                               ; Untyped                                                      ;
; CLK3_DIVIDE_BY                ; 1                               ; Untyped                                                      ;
; CLK2_DIVIDE_BY                ; 1                               ; Untyped                                                      ;
; CLK1_DIVIDE_BY                ; 1562500                         ; Signed Integer                                               ;
; CLK0_DIVIDE_BY                ; 25                              ; Signed Integer                                               ;
; CLK9_PHASE_SHIFT              ; 0                               ; Untyped                                                      ;
; CLK8_PHASE_SHIFT              ; 0                               ; Untyped                                                      ;
; CLK7_PHASE_SHIFT              ; 0                               ; Untyped                                                      ;
; CLK6_PHASE_SHIFT              ; 0                               ; Untyped                                                      ;
; CLK5_PHASE_SHIFT              ; 0                               ; Untyped                                                      ;
; CLK4_PHASE_SHIFT              ; 0                               ; Untyped                                                      ;
; CLK3_PHASE_SHIFT              ; 0                               ; Untyped                                                      ;
; CLK2_PHASE_SHIFT              ; 0                               ; Untyped                                                      ;
; CLK1_PHASE_SHIFT              ; 0                               ; Untyped                                                      ;
; CLK0_PHASE_SHIFT              ; 0                               ; Untyped                                                      ;
; CLK5_TIME_DELAY               ; 0                               ; Untyped                                                      ;
; CLK4_TIME_DELAY               ; 0                               ; Untyped                                                      ;
; CLK3_TIME_DELAY               ; 0                               ; Untyped                                                      ;
; CLK2_TIME_DELAY               ; 0                               ; Untyped                                                      ;
; CLK1_TIME_DELAY               ; 0                               ; Untyped                                                      ;
; CLK0_TIME_DELAY               ; 0                               ; Untyped                                                      ;
; CLK9_DUTY_CYCLE               ; 50                              ; Untyped                                                      ;
; CLK8_DUTY_CYCLE               ; 50                              ; Untyped                                                      ;
; CLK7_DUTY_CYCLE               ; 50                              ; Untyped                                                      ;
; CLK6_DUTY_CYCLE               ; 50                              ; Untyped                                                      ;
; CLK5_DUTY_CYCLE               ; 50                              ; Untyped                                                      ;
; CLK4_DUTY_CYCLE               ; 50                              ; Untyped                                                      ;
; CLK3_DUTY_CYCLE               ; 50                              ; Untyped                                                      ;
; CLK2_DUTY_CYCLE               ; 50                              ; Untyped                                                      ;
; CLK1_DUTY_CYCLE               ; 50                              ; Signed Integer                                               ;
; CLK0_DUTY_CYCLE               ; 50                              ; Signed Integer                                               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                      ;
; LOCK_WINDOW_UI                ;  0.05                           ; Untyped                                                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                          ; Untyped                                                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                          ; Untyped                                                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                          ; Untyped                                                      ;
; DPA_MULTIPLY_BY               ; 0                               ; Untyped                                                      ;
; DPA_DIVIDE_BY                 ; 1                               ; Untyped                                                      ;
; DPA_DIVIDER                   ; 0                               ; Untyped                                                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                               ; Untyped                                                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                               ; Untyped                                                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                               ; Untyped                                                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                               ; Untyped                                                      ;
; EXTCLK3_DIVIDE_BY             ; 1                               ; Untyped                                                      ;
; EXTCLK2_DIVIDE_BY             ; 1                               ; Untyped                                                      ;
; EXTCLK1_DIVIDE_BY             ; 1                               ; Untyped                                                      ;
; EXTCLK0_DIVIDE_BY             ; 1                               ; Untyped                                                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                               ; Untyped                                                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                               ; Untyped                                                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                               ; Untyped                                                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                               ; Untyped                                                      ;
; EXTCLK3_TIME_DELAY            ; 0                               ; Untyped                                                      ;
; EXTCLK2_TIME_DELAY            ; 0                               ; Untyped                                                      ;
; EXTCLK1_TIME_DELAY            ; 0                               ; Untyped                                                      ;
; EXTCLK0_TIME_DELAY            ; 0                               ; Untyped                                                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                              ; Untyped                                                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                              ; Untyped                                                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                              ; Untyped                                                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                              ; Untyped                                                      ;
; VCO_MULTIPLY_BY               ; 0                               ; Untyped                                                      ;
; VCO_DIVIDE_BY                 ; 0                               ; Untyped                                                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                               ; Untyped                                                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                               ; Untyped                                                      ;
; VCO_MIN                       ; 0                               ; Untyped                                                      ;
; VCO_MAX                       ; 0                               ; Untyped                                                      ;
; VCO_CENTER                    ; 0                               ; Untyped                                                      ;
; PFD_MIN                       ; 0                               ; Untyped                                                      ;
; PFD_MAX                       ; 0                               ; Untyped                                                      ;
; M_INITIAL                     ; 0                               ; Untyped                                                      ;
; M                             ; 0                               ; Untyped                                                      ;
; N                             ; 1                               ; Untyped                                                      ;
; M2                            ; 1                               ; Untyped                                                      ;
; N2                            ; 1                               ; Untyped                                                      ;
; SS                            ; 1                               ; Untyped                                                      ;
; C0_HIGH                       ; 0                               ; Untyped                                                      ;
; C1_HIGH                       ; 0                               ; Untyped                                                      ;
; C2_HIGH                       ; 0                               ; Untyped                                                      ;
; C3_HIGH                       ; 0                               ; Untyped                                                      ;
; C4_HIGH                       ; 0                               ; Untyped                                                      ;
; C5_HIGH                       ; 0                               ; Untyped                                                      ;
; C6_HIGH                       ; 0                               ; Untyped                                                      ;
; C7_HIGH                       ; 0                               ; Untyped                                                      ;
; C8_HIGH                       ; 0                               ; Untyped                                                      ;
; C9_HIGH                       ; 0                               ; Untyped                                                      ;
; C0_LOW                        ; 0                               ; Untyped                                                      ;
; C1_LOW                        ; 0                               ; Untyped                                                      ;
; C2_LOW                        ; 0                               ; Untyped                                                      ;
; C3_LOW                        ; 0                               ; Untyped                                                      ;
; C4_LOW                        ; 0                               ; Untyped                                                      ;
; C5_LOW                        ; 0                               ; Untyped                                                      ;
; C6_LOW                        ; 0                               ; Untyped                                                      ;
; C7_LOW                        ; 0                               ; Untyped                                                      ;
; C8_LOW                        ; 0                               ; Untyped                                                      ;
; C9_LOW                        ; 0                               ; Untyped                                                      ;
; C0_INITIAL                    ; 0                               ; Untyped                                                      ;
; C1_INITIAL                    ; 0                               ; Untyped                                                      ;
; C2_INITIAL                    ; 0                               ; Untyped                                                      ;
; C3_INITIAL                    ; 0                               ; Untyped                                                      ;
; C4_INITIAL                    ; 0                               ; Untyped                                                      ;
; C5_INITIAL                    ; 0                               ; Untyped                                                      ;
; C6_INITIAL                    ; 0                               ; Untyped                                                      ;
; C7_INITIAL                    ; 0                               ; Untyped                                                      ;
; C8_INITIAL                    ; 0                               ; Untyped                                                      ;
; C9_INITIAL                    ; 0                               ; Untyped                                                      ;
; C0_MODE                       ; BYPASS                          ; Untyped                                                      ;
; C1_MODE                       ; BYPASS                          ; Untyped                                                      ;
; C2_MODE                       ; BYPASS                          ; Untyped                                                      ;
; C3_MODE                       ; BYPASS                          ; Untyped                                                      ;
; C4_MODE                       ; BYPASS                          ; Untyped                                                      ;
; C5_MODE                       ; BYPASS                          ; Untyped                                                      ;
; C6_MODE                       ; BYPASS                          ; Untyped                                                      ;
; C7_MODE                       ; BYPASS                          ; Untyped                                                      ;
; C8_MODE                       ; BYPASS                          ; Untyped                                                      ;
; C9_MODE                       ; BYPASS                          ; Untyped                                                      ;
; C0_PH                         ; 0                               ; Untyped                                                      ;
; C1_PH                         ; 0                               ; Untyped                                                      ;
; C2_PH                         ; 0                               ; Untyped                                                      ;
; C3_PH                         ; 0                               ; Untyped                                                      ;
; C4_PH                         ; 0                               ; Untyped                                                      ;
; C5_PH                         ; 0                               ; Untyped                                                      ;
; C6_PH                         ; 0                               ; Untyped                                                      ;
; C7_PH                         ; 0                               ; Untyped                                                      ;
; C8_PH                         ; 0                               ; Untyped                                                      ;
; C9_PH                         ; 0                               ; Untyped                                                      ;
; L0_HIGH                       ; 1                               ; Untyped                                                      ;
; L1_HIGH                       ; 1                               ; Untyped                                                      ;
; G0_HIGH                       ; 1                               ; Untyped                                                      ;
; G1_HIGH                       ; 1                               ; Untyped                                                      ;
; G2_HIGH                       ; 1                               ; Untyped                                                      ;
; G3_HIGH                       ; 1                               ; Untyped                                                      ;
; E0_HIGH                       ; 1                               ; Untyped                                                      ;
; E1_HIGH                       ; 1                               ; Untyped                                                      ;
; E2_HIGH                       ; 1                               ; Untyped                                                      ;
; E3_HIGH                       ; 1                               ; Untyped                                                      ;
; L0_LOW                        ; 1                               ; Untyped                                                      ;
; L1_LOW                        ; 1                               ; Untyped                                                      ;
; G0_LOW                        ; 1                               ; Untyped                                                      ;
; G1_LOW                        ; 1                               ; Untyped                                                      ;
; G2_LOW                        ; 1                               ; Untyped                                                      ;
; G3_LOW                        ; 1                               ; Untyped                                                      ;
; E0_LOW                        ; 1                               ; Untyped                                                      ;
; E1_LOW                        ; 1                               ; Untyped                                                      ;
; E2_LOW                        ; 1                               ; Untyped                                                      ;
; E3_LOW                        ; 1                               ; Untyped                                                      ;
; L0_INITIAL                    ; 1                               ; Untyped                                                      ;
; L1_INITIAL                    ; 1                               ; Untyped                                                      ;
; G0_INITIAL                    ; 1                               ; Untyped                                                      ;
; G1_INITIAL                    ; 1                               ; Untyped                                                      ;
; G2_INITIAL                    ; 1                               ; Untyped                                                      ;
; G3_INITIAL                    ; 1                               ; Untyped                                                      ;
; E0_INITIAL                    ; 1                               ; Untyped                                                      ;
; E1_INITIAL                    ; 1                               ; Untyped                                                      ;
; E2_INITIAL                    ; 1                               ; Untyped                                                      ;
; E3_INITIAL                    ; 1                               ; Untyped                                                      ;
; L0_MODE                       ; BYPASS                          ; Untyped                                                      ;
; L1_MODE                       ; BYPASS                          ; Untyped                                                      ;
; G0_MODE                       ; BYPASS                          ; Untyped                                                      ;
; G1_MODE                       ; BYPASS                          ; Untyped                                                      ;
; G2_MODE                       ; BYPASS                          ; Untyped                                                      ;
; G3_MODE                       ; BYPASS                          ; Untyped                                                      ;
; E0_MODE                       ; BYPASS                          ; Untyped                                                      ;
; E1_MODE                       ; BYPASS                          ; Untyped                                                      ;
; E2_MODE                       ; BYPASS                          ; Untyped                                                      ;
; E3_MODE                       ; BYPASS                          ; Untyped                                                      ;
; L0_PH                         ; 0                               ; Untyped                                                      ;
; L1_PH                         ; 0                               ; Untyped                                                      ;
; G0_PH                         ; 0                               ; Untyped                                                      ;
; G1_PH                         ; 0                               ; Untyped                                                      ;
; G2_PH                         ; 0                               ; Untyped                                                      ;
; G3_PH                         ; 0                               ; Untyped                                                      ;
; E0_PH                         ; 0                               ; Untyped                                                      ;
; E1_PH                         ; 0                               ; Untyped                                                      ;
; E2_PH                         ; 0                               ; Untyped                                                      ;
; E3_PH                         ; 0                               ; Untyped                                                      ;
; M_PH                          ; 0                               ; Untyped                                                      ;
; C1_USE_CASC_IN                ; OFF                             ; Untyped                                                      ;
; C2_USE_CASC_IN                ; OFF                             ; Untyped                                                      ;
; C3_USE_CASC_IN                ; OFF                             ; Untyped                                                      ;
; C4_USE_CASC_IN                ; OFF                             ; Untyped                                                      ;
; C5_USE_CASC_IN                ; OFF                             ; Untyped                                                      ;
; C6_USE_CASC_IN                ; OFF                             ; Untyped                                                      ;
; C7_USE_CASC_IN                ; OFF                             ; Untyped                                                      ;
; C8_USE_CASC_IN                ; OFF                             ; Untyped                                                      ;
; C9_USE_CASC_IN                ; OFF                             ; Untyped                                                      ;
; CLK0_COUNTER                  ; G0                              ; Untyped                                                      ;
; CLK1_COUNTER                  ; G0                              ; Untyped                                                      ;
; CLK2_COUNTER                  ; G0                              ; Untyped                                                      ;
; CLK3_COUNTER                  ; G0                              ; Untyped                                                      ;
; CLK4_COUNTER                  ; G0                              ; Untyped                                                      ;
; CLK5_COUNTER                  ; G0                              ; Untyped                                                      ;
; CLK6_COUNTER                  ; E0                              ; Untyped                                                      ;
; CLK7_COUNTER                  ; E1                              ; Untyped                                                      ;
; CLK8_COUNTER                  ; E2                              ; Untyped                                                      ;
; CLK9_COUNTER                  ; E3                              ; Untyped                                                      ;
; L0_TIME_DELAY                 ; 0                               ; Untyped                                                      ;
; L1_TIME_DELAY                 ; 0                               ; Untyped                                                      ;
; G0_TIME_DELAY                 ; 0                               ; Untyped                                                      ;
; G1_TIME_DELAY                 ; 0                               ; Untyped                                                      ;
; G2_TIME_DELAY                 ; 0                               ; Untyped                                                      ;
; G3_TIME_DELAY                 ; 0                               ; Untyped                                                      ;
; E0_TIME_DELAY                 ; 0                               ; Untyped                                                      ;
; E1_TIME_DELAY                 ; 0                               ; Untyped                                                      ;
; E2_TIME_DELAY                 ; 0                               ; Untyped                                                      ;
; E3_TIME_DELAY                 ; 0                               ; Untyped                                                      ;
; M_TIME_DELAY                  ; 0                               ; Untyped                                                      ;
; N_TIME_DELAY                  ; 0                               ; Untyped                                                      ;
; EXTCLK3_COUNTER               ; E3                              ; Untyped                                                      ;
; EXTCLK2_COUNTER               ; E2                              ; Untyped                                                      ;
; EXTCLK1_COUNTER               ; E1                              ; Untyped                                                      ;
; EXTCLK0_COUNTER               ; E0                              ; Untyped                                                      ;
; ENABLE0_COUNTER               ; L0                              ; Untyped                                                      ;
; ENABLE1_COUNTER               ; L0                              ; Untyped                                                      ;
; CHARGE_PUMP_CURRENT           ; 2                               ; Untyped                                                      ;
; LOOP_FILTER_R                 ;  1.000000                       ; Untyped                                                      ;
; LOOP_FILTER_C                 ; 5                               ; Untyped                                                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                            ; Untyped                                                      ;
; LOOP_FILTER_R_BITS            ; 9999                            ; Untyped                                                      ;
; LOOP_FILTER_C_BITS            ; 9999                            ; Untyped                                                      ;
; VCO_POST_SCALE                ; 0                               ; Untyped                                                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                               ; Untyped                                                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                               ; Untyped                                                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                               ; Untyped                                                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                    ; Untyped                                                      ;
; PORT_CLKENA0                  ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CLKENA1                  ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CLKENA2                  ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CLKENA3                  ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CLKENA4                  ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CLKENA5                  ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY               ; Untyped                                                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY               ; Untyped                                                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY               ; Untyped                                                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY               ; Untyped                                                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CLK0                     ; PORT_USED                       ; Untyped                                                      ;
; PORT_CLK1                     ; PORT_USED                       ; Untyped                                                      ;
; PORT_CLK2                     ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CLK3                     ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CLK4                     ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CLK5                     ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CLK6                     ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CLK7                     ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CLK8                     ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CLK9                     ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_SCANDATA                 ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_SCANDONE                 ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY               ; Untyped                                                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY               ; Untyped                                                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_INCLK1                   ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_INCLK0                   ; PORT_USED                       ; Untyped                                                      ;
; PORT_FBIN                     ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_PLLENA                   ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_ARESET                   ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_PFDENA                   ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_SCANCLK                  ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_SCANACLR                 ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_SCANREAD                 ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_SCANWRITE                ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY               ; Untyped                                                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY               ; Untyped                                                      ;
; PORT_LOCKED                   ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY               ; Untyped                                                      ;
; PORT_PHASEDONE                ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_PHASESTEP                ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY               ; Untyped                                                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY               ; Untyped                                                      ;
; M_TEST_SOURCE                 ; 5                               ; Untyped                                                      ;
; C0_TEST_SOURCE                ; 5                               ; Untyped                                                      ;
; C1_TEST_SOURCE                ; 5                               ; Untyped                                                      ;
; C2_TEST_SOURCE                ; 5                               ; Untyped                                                      ;
; C3_TEST_SOURCE                ; 5                               ; Untyped                                                      ;
; C4_TEST_SOURCE                ; 5                               ; Untyped                                                      ;
; C5_TEST_SOURCE                ; 5                               ; Untyped                                                      ;
; C6_TEST_SOURCE                ; 5                               ; Untyped                                                      ;
; C7_TEST_SOURCE                ; 5                               ; Untyped                                                      ;
; C8_TEST_SOURCE                ; 5                               ; Untyped                                                      ;
; C9_TEST_SOURCE                ; 5                               ; Untyped                                                      ;
; CBXI_PARAMETER                ; USB_Clock_PLL_altpll            ; Untyped                                                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO                            ; Untyped                                                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                               ; Untyped                                                      ;
; WIDTH_CLOCK                   ; 5                               ; Signed Integer                                               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                               ; Untyped                                                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF                             ; Untyped                                                      ;
; DEVICE_FAMILY                 ; Cyclone IV E                    ; Untyped                                                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                          ; Untyped                                                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                             ; Untyped                                                      ;
; AUTO_CARRY_CHAINS             ; ON                              ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                             ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS           ; ON                              ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                             ; IGNORE_CASCADE                                               ;
+-------------------------------+---------------------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sound_Top:Sound_Top_inst|contra_ROM:contra_ROM_inst|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                                          ;
+------------------------------------+-----------------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                                       ;
; OPERATION_MODE                     ; ROM                         ; Untyped                                                       ;
; WIDTH_A                            ; 16                          ; Signed Integer                                                ;
; WIDTHAD_A                          ; 17                          ; Signed Integer                                                ;
; NUMWORDS_A                         ; 96400                       ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; CLOCK0                      ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                                       ;
; WIDTH_B                            ; 1                           ; Untyped                                                       ;
; WIDTHAD_B                          ; 1                           ; Untyped                                                       ;
; NUMWORDS_B                         ; 1                           ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                           ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; M9K                         ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                           ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                       ;
; INIT_FILE                          ; ../Audio/contra_hex_rom.mif ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                           ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                      ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                      ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_ffd1             ; Untyped                                                       ;
+------------------------------------+-----------------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: background:background_inst|start_menu_RAM:bg_ram1|altsyncram:mem_rtl_0 ;
+------------------------------------+-----------------------------------------------+------------------------------------+
; Parameter Name                     ; Value                                         ; Type                               ;
+------------------------------------+-----------------------------------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                            ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                            ;
; WIDTH_A                            ; 4                                             ; Untyped                            ;
; WIDTHAD_A                          ; 17                                            ; Untyped                            ;
; NUMWORDS_A                         ; 76800                                         ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                            ;
; WIDTH_B                            ; 1                                             ; Untyped                            ;
; WIDTHAD_B                          ; 1                                             ; Untyped                            ;
; NUMWORDS_B                         ; 1                                             ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                            ;
; BYTE_SIZE                          ; 8                                             ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                            ;
; INIT_FILE                          ; db/final.ram0_start_menu_RAM_313b41d8.hdl.mif ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone IV E                                  ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_vh71                               ; Untyped                            ;
+------------------------------------+-----------------------------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: background:background_inst|in_game_RAM:bg_ram2|altsyncram:mem_rtl_0 ;
+------------------------------------+--------------------------------------------+------------------------------------+
; Parameter Name                     ; Value                                      ; Type                               ;
+------------------------------------+--------------------------------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped                            ;
; OPERATION_MODE                     ; ROM                                        ; Untyped                            ;
; WIDTH_A                            ; 4                                          ; Untyped                            ;
; WIDTHAD_A                          ; 17                                         ; Untyped                            ;
; NUMWORDS_A                         ; 76800                                      ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped                            ;
; WIDTH_B                            ; 1                                          ; Untyped                            ;
; WIDTHAD_B                          ; 1                                          ; Untyped                            ;
; NUMWORDS_B                         ; 1                                          ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped                            ;
; BYTE_SIZE                          ; 8                                          ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped                            ;
; INIT_FILE                          ; db/final.ram0_in_game_RAM_56b4381e.hdl.mif ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone IV E                               ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_l671                            ; Untyped                            ;
+------------------------------------+--------------------------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: background:background_inst|game_over_RAM:bg_ram3|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------------------------------+------------------------------------+
; Parameter Name                     ; Value                                        ; Type                               ;
+------------------------------------+----------------------------------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                            ;
; OPERATION_MODE                     ; ROM                                          ; Untyped                            ;
; WIDTH_A                            ; 4                                            ; Untyped                            ;
; WIDTHAD_A                          ; 17                                           ; Untyped                            ;
; NUMWORDS_A                         ; 76800                                        ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                            ;
; WIDTH_B                            ; 1                                            ; Untyped                            ;
; WIDTHAD_B                          ; 1                                            ; Untyped                            ;
; NUMWORDS_B                         ; 1                                            ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                            ;
; BYTE_SIZE                          ; 8                                            ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                            ;
; INIT_FILE                          ; db/final.ram0_game_over_RAM_d3a0fa25.hdl.mif ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone IV E                                 ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_eg71                              ; Untyped                            ;
+------------------------------------+----------------------------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: player2:player2_inst|player2_RAM:player2_RAM_inst|altsyncram:mem_rtl_0 ;
+------------------------------------+--------------------------------------------+---------------------------------------+
; Parameter Name                     ; Value                                      ; Type                                  ;
+------------------------------------+--------------------------------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped                               ;
; OPERATION_MODE                     ; ROM                                        ; Untyped                               ;
; WIDTH_A                            ; 4                                          ; Untyped                               ;
; WIDTHAD_A                          ; 15                                         ; Untyped                               ;
; NUMWORDS_A                         ; 18000                                      ; Untyped                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped                               ;
; WIDTH_B                            ; 1                                          ; Untyped                               ;
; WIDTHAD_B                          ; 1                                          ; Untyped                               ;
; NUMWORDS_B                         ; 1                                          ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped                               ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped                               ;
; BYTE_SIZE                          ; 8                                          ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped                               ;
; INIT_FILE                          ; db/final.ram0_player2_RAM_1ea56d5c.hdl.mif ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone IV E                               ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_i871                            ; Untyped                               ;
+------------------------------------+--------------------------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: player1:player1_inst|player1_RAM:player1_RAM_inst|altsyncram:mem_rtl_0 ;
+------------------------------------+--------------------------------------------+---------------------------------------+
; Parameter Name                     ; Value                                      ; Type                                  ;
+------------------------------------+--------------------------------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped                               ;
; OPERATION_MODE                     ; ROM                                        ; Untyped                               ;
; WIDTH_A                            ; 4                                          ; Untyped                               ;
; WIDTHAD_A                          ; 15                                         ; Untyped                               ;
; NUMWORDS_A                         ; 18000                                      ; Untyped                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped                               ;
; WIDTH_B                            ; 1                                          ; Untyped                               ;
; WIDTHAD_B                          ; 1                                          ; Untyped                               ;
; NUMWORDS_B                         ; 1                                          ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped                               ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped                               ;
; BYTE_SIZE                          ; 8                                          ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped                               ;
; INIT_FILE                          ; db/final.ram0_player1_RAM_1ef3a009.hdl.mif ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone IV E                               ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_s671                            ; Untyped                               ;
+------------------------------------+--------------------------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP1|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0 ;
+------------------------------------+---------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                                                ;
+------------------------------------+---------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                                             ;
; OPERATION_MODE                     ; ROM                                   ; Untyped                                                             ;
; WIDTH_A                            ; 4                                     ; Untyped                                                             ;
; WIDTHAD_A                          ; 9                                     ; Untyped                                                             ;
; NUMWORDS_A                         ; 400                                   ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                                             ;
; WIDTH_B                            ; 1                                     ; Untyped                                                             ;
; WIDTHAD_B                          ; 1                                     ; Untyped                                                             ;
; NUMWORDS_B                         ; 1                                     ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                             ;
; INIT_FILE                          ; db/final.ram0_HP_RAM_9e7aa11f.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E                          ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_qk61                       ; Untyped                                                             ;
+------------------------------------+---------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP5|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0 ;
+------------------------------------+---------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                                                ;
+------------------------------------+---------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                                             ;
; OPERATION_MODE                     ; ROM                                   ; Untyped                                                             ;
; WIDTH_A                            ; 4                                     ; Untyped                                                             ;
; WIDTHAD_A                          ; 9                                     ; Untyped                                                             ;
; NUMWORDS_A                         ; 400                                   ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                                             ;
; WIDTH_B                            ; 1                                     ; Untyped                                                             ;
; WIDTHAD_B                          ; 1                                     ; Untyped                                                             ;
; NUMWORDS_B                         ; 1                                     ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                             ;
; INIT_FILE                          ; db/final.ram0_HP_RAM_9e7aa11f.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E                          ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_qk61                       ; Untyped                                                             ;
+------------------------------------+---------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP4|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0 ;
+------------------------------------+---------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                                                ;
+------------------------------------+---------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                                             ;
; OPERATION_MODE                     ; ROM                                   ; Untyped                                                             ;
; WIDTH_A                            ; 4                                     ; Untyped                                                             ;
; WIDTHAD_A                          ; 9                                     ; Untyped                                                             ;
; NUMWORDS_A                         ; 400                                   ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                                             ;
; WIDTH_B                            ; 1                                     ; Untyped                                                             ;
; WIDTHAD_B                          ; 1                                     ; Untyped                                                             ;
; NUMWORDS_B                         ; 1                                     ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                             ;
; INIT_FILE                          ; db/final.ram0_HP_RAM_9e7aa11f.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E                          ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_qk61                       ; Untyped                                                             ;
+------------------------------------+---------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP3|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0 ;
+------------------------------------+---------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                                                ;
+------------------------------------+---------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                                             ;
; OPERATION_MODE                     ; ROM                                   ; Untyped                                                             ;
; WIDTH_A                            ; 4                                     ; Untyped                                                             ;
; WIDTHAD_A                          ; 9                                     ; Untyped                                                             ;
; NUMWORDS_A                         ; 400                                   ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                                             ;
; WIDTH_B                            ; 1                                     ; Untyped                                                             ;
; WIDTHAD_B                          ; 1                                     ; Untyped                                                             ;
; NUMWORDS_B                         ; 1                                     ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                             ;
; INIT_FILE                          ; db/final.ram0_HP_RAM_9e7aa11f.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E                          ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_qk61                       ; Untyped                                                             ;
+------------------------------------+---------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP2|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0 ;
+------------------------------------+---------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                                                ;
+------------------------------------+---------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                                             ;
; OPERATION_MODE                     ; ROM                                   ; Untyped                                                             ;
; WIDTH_A                            ; 4                                     ; Untyped                                                             ;
; WIDTHAD_A                          ; 9                                     ; Untyped                                                             ;
; NUMWORDS_A                         ; 400                                   ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                                             ;
; WIDTH_B                            ; 1                                     ; Untyped                                                             ;
; WIDTHAD_B                          ; 1                                     ; Untyped                                                             ;
; NUMWORDS_B                         ; 1                                     ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                             ;
; INIT_FILE                          ; db/final.ram0_HP_RAM_9e7aa11f.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E                          ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_qk61                       ; Untyped                                                             ;
+------------------------------------+---------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP5|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0 ;
+------------------------------------+---------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                                                ;
+------------------------------------+---------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                                             ;
; OPERATION_MODE                     ; ROM                                   ; Untyped                                                             ;
; WIDTH_A                            ; 4                                     ; Untyped                                                             ;
; WIDTHAD_A                          ; 9                                     ; Untyped                                                             ;
; NUMWORDS_A                         ; 400                                   ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                                             ;
; WIDTH_B                            ; 1                                     ; Untyped                                                             ;
; WIDTHAD_B                          ; 1                                     ; Untyped                                                             ;
; NUMWORDS_B                         ; 1                                     ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                             ;
; INIT_FILE                          ; db/final.ram0_HP_RAM_9e7aa11f.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E                          ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_qk61                       ; Untyped                                                             ;
+------------------------------------+---------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP4|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0 ;
+------------------------------------+---------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                                                ;
+------------------------------------+---------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                                             ;
; OPERATION_MODE                     ; ROM                                   ; Untyped                                                             ;
; WIDTH_A                            ; 4                                     ; Untyped                                                             ;
; WIDTHAD_A                          ; 9                                     ; Untyped                                                             ;
; NUMWORDS_A                         ; 400                                   ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                                             ;
; WIDTH_B                            ; 1                                     ; Untyped                                                             ;
; WIDTHAD_B                          ; 1                                     ; Untyped                                                             ;
; NUMWORDS_B                         ; 1                                     ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                             ;
; INIT_FILE                          ; db/final.ram0_HP_RAM_9e7aa11f.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E                          ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_qk61                       ; Untyped                                                             ;
+------------------------------------+---------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP3|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0 ;
+------------------------------------+---------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                                                ;
+------------------------------------+---------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                                             ;
; OPERATION_MODE                     ; ROM                                   ; Untyped                                                             ;
; WIDTH_A                            ; 4                                     ; Untyped                                                             ;
; WIDTHAD_A                          ; 9                                     ; Untyped                                                             ;
; NUMWORDS_A                         ; 400                                   ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                                             ;
; WIDTH_B                            ; 1                                     ; Untyped                                                             ;
; WIDTHAD_B                          ; 1                                     ; Untyped                                                             ;
; NUMWORDS_B                         ; 1                                     ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                             ;
; INIT_FILE                          ; db/final.ram0_HP_RAM_9e7aa11f.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E                          ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_qk61                       ; Untyped                                                             ;
+------------------------------------+---------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP2|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0 ;
+------------------------------------+---------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                                                ;
+------------------------------------+---------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                                             ;
; OPERATION_MODE                     ; ROM                                   ; Untyped                                                             ;
; WIDTH_A                            ; 4                                     ; Untyped                                                             ;
; WIDTHAD_A                          ; 9                                     ; Untyped                                                             ;
; NUMWORDS_A                         ; 400                                   ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                                             ;
; WIDTH_B                            ; 1                                     ; Untyped                                                             ;
; WIDTHAD_B                          ; 1                                     ; Untyped                                                             ;
; NUMWORDS_B                         ; 1                                     ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                             ;
; INIT_FILE                          ; db/final.ram0_HP_RAM_9e7aa11f.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E                          ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_qk61                       ; Untyped                                                             ;
+------------------------------------+---------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP1|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0 ;
+------------------------------------+---------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                                                ;
+------------------------------------+---------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                                             ;
; OPERATION_MODE                     ; ROM                                   ; Untyped                                                             ;
; WIDTH_A                            ; 4                                     ; Untyped                                                             ;
; WIDTHAD_A                          ; 9                                     ; Untyped                                                             ;
; NUMWORDS_A                         ; 400                                   ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                                             ;
; WIDTH_B                            ; 1                                     ; Untyped                                                             ;
; WIDTHAD_B                          ; 1                                     ; Untyped                                                             ;
; NUMWORDS_B                         ; 1                                     ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                             ;
; INIT_FILE                          ; db/final.ram0_HP_RAM_9e7aa11f.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E                          ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_qk61                       ; Untyped                                                             ;
+------------------------------------+---------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: player2:player2_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------+
; Parameter Name                                 ; Value        ; Type                 ;
+------------------------------------------------+--------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 7            ; Untyped              ;
; LPM_WIDTHB                                     ; 10           ; Untyped              ;
; LPM_WIDTHP                                     ; 17           ; Untyped              ;
; LPM_WIDTHR                                     ; 17           ; Untyped              ;
; LPM_WIDTHS                                     ; 1            ; Untyped              ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped              ;
; LPM_PIPELINE                                   ; 0            ; Untyped              ;
; LATENCY                                        ; 0            ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped              ;
; USE_EAB                                        ; OFF          ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped              ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped              ;
+------------------------------------------------+--------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: player1:player1_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------+
; Parameter Name                                 ; Value        ; Type                 ;
+------------------------------------------------+--------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 7            ; Untyped              ;
; LPM_WIDTHB                                     ; 10           ; Untyped              ;
; LPM_WIDTHP                                     ; 17           ; Untyped              ;
; LPM_WIDTHR                                     ; 17           ; Untyped              ;
; LPM_WIDTHS                                     ; 1            ; Untyped              ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped              ;
; LPM_PIPELINE                                   ; 0            ; Untyped              ;
; LATENCY                                        ; 0            ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped              ;
; USE_EAB                                        ; OFF          ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped              ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped              ;
+------------------------------------------------+--------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 19                                                                                                                                                                                                                                                                                                                                        ;
; Entity Instance                           ; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_register_bank_a_module:final_soc_game_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_register_bank_b_module:final_soc_game_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_ocimem:the_final_soc_game_cpu_cpu_nios2_ocimem|final_soc_game_cpu_cpu_ociram_sp_ram_module:final_soc_game_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; Sound_Top:Sound_Top_inst|contra_ROM:contra_ROM_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 96400                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; background:background_inst|start_menu_RAM:bg_ram1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                    ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 76800                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; background:background_inst|in_game_RAM:bg_ram2|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 76800                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; background:background_inst|game_over_RAM:bg_ram3|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                     ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 76800                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; player2:player2_inst|player2_RAM:player2_RAM_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                    ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 18000                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; player1:player1_inst|player1_RAM:player1_RAM_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                    ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 18000                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP1|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 400                                                                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP5|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 400                                                                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP4|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 400                                                                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP3|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 400                                                                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP2|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 400                                                                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP5|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 400                                                                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP4|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 400                                                                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP3|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 400                                                                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP2|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 400                                                                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP1|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 400                                                                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                          ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                              ;
; Entity Instance            ; final_soc:nios_system|final_soc_jtag_uart:jtag_uart|final_soc_jtag_uart_scfifo_w:the_final_soc_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                                              ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                                             ;
; Entity Instance            ; final_soc:nios_system|final_soc_jtag_uart:jtag_uart|final_soc_jtag_uart_scfifo_r:the_final_soc_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                                              ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                                             ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                      ;
+-------------------------------+-----------------------------------------------------------------------------------+
; Name                          ; Value                                                                             ;
+-------------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                                 ;
; Entity Instance               ; vga_clk:vga_clk_instance|altpll:altpll_component                                  ;
;     -- OPERATION_MODE         ; NORMAL                                                                            ;
;     -- PLL_TYPE               ; AUTO                                                                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                 ;
; Entity Instance               ; Sound_Top:Sound_Top_inst|USB_Clock_PLL:USB_Clock_PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                            ;
;     -- PLL_TYPE               ; AUTO                                                                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                 ;
+-------------------------------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                              ;
+---------------------------------------+-------------------------------------+
; Name                                  ; Value                               ;
+---------------------------------------+-------------------------------------+
; Number of entity instances            ; 2                                   ;
; Entity Instance                       ; player2:player2_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 7                                   ;
;     -- LPM_WIDTHB                     ; 10                                  ;
;     -- LPM_WIDTHP                     ; 17                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                  ;
;     -- USE_EAB                        ; OFF                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                  ;
; Entity Instance                       ; player1:player1_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 7                                   ;
;     -- LPM_WIDTHB                     ; 10                                  ;
;     -- LPM_WIDTHP                     ; 17                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                  ;
;     -- USE_EAB                        ; OFF                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                  ;
+---------------------------------------+-------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "HexDriver:hexdrv7" ;
+------+-------+----------+---------------------+
; Port ; Type  ; Severity ; Details             ;
+------+-------+----------+---------------------+
; In   ; Input ; Info     ; Stuck at GND        ;
+------+-------+----------+---------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "HexDriver:hexdrv6" ;
+------+-------+----------+---------------------+
; Port ; Type  ; Severity ; Details             ;
+------+-------+----------+---------------------+
; In   ; Input ; Info     ; Stuck at GND        ;
+------+-------+----------+---------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "HexDriver:hexdrv5" ;
+------+-------+----------+---------------------+
; Port ; Type  ; Severity ; Details             ;
+------+-------+----------+---------------------+
; In   ; Input ; Info     ; Stuck at GND        ;
+------+-------+----------+---------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "HexDriver:hexdrv4" ;
+------+-------+----------+---------------------+
; Port ; Type  ; Severity ; Details             ;
+------+-------+----------+---------------------+
; In   ; Input ; Info     ; Stuck at GND        ;
+------+-------+----------+---------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "HexDriver:hexdrv3" ;
+------+-------+----------+---------------------+
; Port ; Type  ; Severity ; Details             ;
+------+-------+----------+---------------------+
; In   ; Input ; Info     ; Stuck at GND        ;
+------+-------+----------+---------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "HexDriver:hexdrv2" ;
+------+-------+----------+---------------------+
; Port ; Type  ; Severity ; Details             ;
+------+-------+----------+---------------------+
; In   ; Input ; Info     ; Stuck at GND        ;
+------+-------+----------+---------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "HexDriver:hexdrv1" ;
+------+-------+----------+---------------------+
; Port ; Type  ; Severity ; Details             ;
+------+-------+----------+---------------------+
; In   ; Input ; Info     ; Stuck at GND        ;
+------+-------+----------+---------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "HexDriver:hexdrv0" ;
+------+-------+----------+---------------------+
; Port ; Type  ; Severity ; Details             ;
+------+-------+----------+---------------------+
; In   ; Input ; Info     ; Stuck at GND        ;
+------+-------+----------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sound_Top:Sound_Top_inst|contra_ROM:contra_ROM_inst"                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (17 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+---------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                 ;
+----------------+--------+----------+---------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                  ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                            ;
+----------------+--------+----------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                       ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                  ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+----------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                  ;
+----------------+-------+----------+----------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                             ;
+----------------+-------+----------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                   ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                              ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-----------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                             ;
+----------------+--------+----------+-----------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                              ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                        ;
+----------------+--------+----------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                              ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                              ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                              ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                          ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[25..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_005:router_005|final_soc_mm_interconnect_0_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                       ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_002|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                       ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_001:router_001|final_soc_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                           ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router:router|final_soc_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                               ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_sync_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:frame_sync_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                               ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                          ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                 ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                            ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_pll_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:system_pll_pll_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_cpu_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                               ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:game_cpu_debug_mem_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                       ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                  ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                               ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                       ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                  ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_game_interface_avl_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_game_interface_avl_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                        ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                   ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                          ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                     ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:game_cpu_instruction_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                          ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:game_cpu_data_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                   ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:frame_sync_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:system_pll_pll_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:game_cpu_debug_mem_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                               ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                               ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_game_interface_avl_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:game_cpu_instruction_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:game_cpu_data_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_system_pll:system_pll|final_soc_system_pll_altpll_lqa2:sd1" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                ;
+-----------+--------+----------+----------------------------------------------------------------------------------------+
; clk[4..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                           ;
+-----------+--------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_system_pll:system_pll" ;
+--------------------+--------+----------+------------------------------------------+
; Port               ; Type   ; Severity ; Details                                  ;
+--------------------+--------+----------+------------------------------------------+
; scandone           ; Output ; Info     ; Explicitly unconnected                   ;
; scandataout        ; Output ; Info     ; Explicitly unconnected                   ;
; areset             ; Input  ; Info     ; Stuck at GND                             ;
; locked             ; Output ; Info     ; Explicitly unconnected                   ;
; phasedone          ; Output ; Info     ; Explicitly unconnected                   ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                             ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                             ;
; phasestep          ; Input  ; Info     ; Stuck at GND                             ;
; scanclk            ; Input  ; Info     ; Stuck at GND                             ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                             ;
; scandata           ; Input  ; Info     ; Stuck at GND                             ;
; configupdate       ; Input  ; Info     ; Stuck at GND                             ;
+--------------------+--------+----------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_sdram:sdram|final_soc_sdram_input_efifo_module:the_final_soc_sdram_input_efifo_module" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                        ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                            ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                            ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_jtag_uart:jtag_uart|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic"                                           ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_jtag_uart:jtag_uart"                                                              ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_game_cpu_cpu_debug_slave_phy" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                       ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                      ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                      ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                      ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                      ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                      ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                      ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                      ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                      ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                      ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                      ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                      ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                      ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                      ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                      ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                      ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                      ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                      ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                      ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                      ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                      ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|final_soc_game_cpu_cpu_debug_slave_sysclk:the_final_soc_game_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|final_soc_game_cpu_cpu_debug_slave_sysclk:the_final_soc_game_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_pib:the_final_soc_game_cpu_cpu_nios2_oci_pib" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                            ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_fifo:the_final_soc_game_cpu_cpu_nios2_oci_fifo|final_soc_game_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_final_soc_game_cpu_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                       ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_dtrace:the_final_soc_game_cpu_cpu_nios2_oci_dtrace|final_soc_game_cpu_cpu_nios2_oci_td_mode:final_soc_game_cpu_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                             ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_itrace:the_final_soc_game_cpu_cpu_nios2_oci_itrace" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                  ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                      ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_dbrk:the_final_soc_game_cpu_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                     ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                         ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_xbrk:the_final_soc_game_cpu_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                     ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                         ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_debug:the_final_soc_game_cpu_cpu_nios2_oci_debug" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                               ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_test_bench:the_final_soc_game_cpu_cpu_test_bench" ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                    ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system|final_soc_game_cpu:game_cpu" ;
+---------------+--------+----------+-------------------------------------------+
; Port          ; Type   ; Severity ; Details                                   ;
+---------------+--------+----------+-------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                    ;
+---------------+--------+----------+-------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "final_soc:nios_system" ;
+---------------+-------+----------+----------------+
; Port          ; Type  ; Severity ; Details        ;
+---------------+-------+----------+----------------+
; reset_reset_n ; Input ; Info     ; Stuck at VCC   ;
+---------------+-------+----------+----------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 255                         ;
; cycloneiii_ff         ; 4245                        ;
;     CLR               ; 657                         ;
;     CLR SCLR          ; 2                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 87                          ;
;     ENA               ; 2670                        ;
;     ENA CLR           ; 429                         ;
;     ENA CLR SCLR      ; 3                           ;
;     ENA CLR SLD       ; 18                          ;
;     ENA SLD           ; 12                          ;
;     SCLR              ; 23                          ;
;     SLD               ; 10                          ;
;     plain             ; 287                         ;
; cycloneiii_io_obuf    ; 49                          ;
; cycloneiii_lcell_comb ; 6998                        ;
;     arith             ; 1296                        ;
;         2 data inputs ; 216                         ;
;         3 data inputs ; 1080                        ;
;     normal            ; 5702                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 55                          ;
;         2 data inputs ; 641                         ;
;         3 data inputs ; 770                         ;
;         4 data inputs ; 4232                        ;
; cycloneiii_pll        ; 3                           ;
; cycloneiii_ram_block  ; 488                         ;
;                       ;                             ;
; Max LUT depth         ; 24.20                       ;
; Average LUT depth     ; 7.60                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:24     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Wed Dec 30 23:00:56 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off final -c final
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file color_mapper.sv
    Info (12023): Found entity 1: color_mapper File: D:/MyCode/Verilog/ECE385/finalproj/final/Color_Mapper.sv Line: 6
    Info (12023): Found entity 2: bullet_color_selector File: D:/MyCode/Verilog/ECE385/finalproj/final/Color_Mapper.sv Line: 87
Info (12021): Found 1 design units, including 1 entities, in source file audio/contra_rom.v
    Info (12023): Found entity 1: contra_ROM File: D:/MyCode/Verilog/ECE385/finalproj/final/Audio/contra_ROM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file usb_clock_pll.v
    Info (12023): Found entity 1: USB_Clock_PLL File: D:/MyCode/Verilog/ECE385/finalproj/final/USB_Clock_PLL.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sound_top.v
    Info (12023): Found entity 1: Sound_Top File: D:/MyCode/Verilog/ECE385/finalproj/final/Sound_Top.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file i2c_protocol.v
    Info (12023): Found entity 1: I2C_Protocol File: D:/MyCode/Verilog/ECE385/finalproj/final/I2C_Protocol.v Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file sprites/bullets.sv
    Info (12023): Found entity 1: bullets File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/bullets.sv Line: 1
    Info (12023): Found entity 2: range_checker_bullet File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/bullets.sv Line: 134
    Info (12023): Found entity 3: bullet_RAM File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/bullets.sv Line: 179
Info (12021): Found 4 design units, including 4 entities, in source file sprites/background.sv
    Info (12023): Found entity 1: background File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/background.sv Line: 6
    Info (12023): Found entity 2: start_menu_RAM File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/background.sv Line: 38
    Info (12023): Found entity 3: in_game_RAM File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/background.sv Line: 62
    Info (12023): Found entity 4: game_over_RAM File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/background.sv Line: 86
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/final_soc.v
    Info (12023): Found entity 1: final_soc File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/final_soc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_irq_mapper.sv
    Info (12023): Found entity 1: final_soc_irq_mapper File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v
    Info (12023): Found entity 1: final_soc_mm_interconnect_0 File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_avalon_st_adapter File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_rsp_mux_001 File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_rsp_mux File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux_003.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_rsp_demux_003 File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux_003.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_rsp_demux File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux_003.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_cmd_mux_003 File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux_003.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_cmd_mux File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_cmd_demux_001 File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_cmd_demux File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_router_005_default_decode File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: final_soc_mm_interconnect_0_router_005 File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_router_002_default_decode File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: final_soc_mm_interconnect_0_router_002 File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_router_001_default_decode File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: final_soc_mm_interconnect_0_router_001 File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_router_default_decode File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: final_soc_mm_interconnect_0_router File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 4 design units, including 4 entities, in source file final_soc/synthesis/submodules/final_soc_system_pll.v
    Info (12023): Found entity 1: final_soc_system_pll_dffpipe_l2c File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_system_pll.v Line: 37
    Info (12023): Found entity 2: final_soc_system_pll_stdsync_sv6 File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_system_pll.v Line: 98
    Info (12023): Found entity 3: final_soc_system_pll_altpll_lqa2 File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_system_pll.v Line: 130
    Info (12023): Found entity 4: final_soc_system_pll File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_system_pll.v Line: 217
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_sysid_qsys.v
    Info (12023): Found entity 1: final_soc_sysid_qsys File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_sysid_qsys.v Line: 34
Info (12021): Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_sdram.v
    Info (12023): Found entity 1: final_soc_sdram_input_efifo_module File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_sdram.v Line: 21
    Info (12023): Found entity 2: final_soc_sdram File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_sdram.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_otg_hpi_data.v
    Info (12023): Found entity 1: final_soc_otg_hpi_data File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_otg_hpi_data.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_otg_hpi_cs.v
    Info (12023): Found entity 1: final_soc_otg_hpi_cs File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_otg_hpi_cs.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_otg_hpi_address.v
    Info (12023): Found entity 1: final_soc_otg_hpi_address File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_otg_hpi_address.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file final_soc/synthesis/submodules/final_soc_jtag_uart.v
    Info (12023): Found entity 1: final_soc_jtag_uart_sim_scfifo_w File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_jtag_uart.v Line: 21
    Info (12023): Found entity 2: final_soc_jtag_uart_scfifo_w File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_jtag_uart.v Line: 78
    Info (12023): Found entity 3: final_soc_jtag_uart_sim_scfifo_r File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_jtag_uart.v Line: 164
    Info (12023): Found entity 4: final_soc_jtag_uart_scfifo_r File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_jtag_uart.v Line: 243
    Info (12023): Found entity 5: final_soc_jtag_uart File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_game_cpu.v
    Info (12023): Found entity 1: final_soc_game_cpu File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v
    Info (12023): Found entity 1: final_soc_game_cpu_cpu_register_bank_a_module File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v Line: 21
    Info (12023): Found entity 2: final_soc_game_cpu_cpu_register_bank_b_module File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v Line: 87
    Info (12023): Found entity 3: final_soc_game_cpu_cpu_nios2_oci_debug File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v Line: 153
    Info (12023): Found entity 4: final_soc_game_cpu_cpu_nios2_oci_break File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v Line: 295
    Info (12023): Found entity 5: final_soc_game_cpu_cpu_nios2_oci_xbrk File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v Line: 588
    Info (12023): Found entity 6: final_soc_game_cpu_cpu_nios2_oci_dbrk File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v Line: 795
    Info (12023): Found entity 7: final_soc_game_cpu_cpu_nios2_oci_itrace File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v Line: 982
    Info (12023): Found entity 8: final_soc_game_cpu_cpu_nios2_oci_td_mode File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v Line: 1115
    Info (12023): Found entity 9: final_soc_game_cpu_cpu_nios2_oci_dtrace File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v Line: 1183
    Info (12023): Found entity 10: final_soc_game_cpu_cpu_nios2_oci_compute_input_tm_cnt File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v Line: 1265
    Info (12023): Found entity 11: final_soc_game_cpu_cpu_nios2_oci_fifo_wrptr_inc File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v Line: 1337
    Info (12023): Found entity 12: final_soc_game_cpu_cpu_nios2_oci_fifo_cnt_inc File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v Line: 1380
    Info (12023): Found entity 13: final_soc_game_cpu_cpu_nios2_oci_fifo File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v Line: 1427
    Info (12023): Found entity 14: final_soc_game_cpu_cpu_nios2_oci_pib File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v Line: 1913
    Info (12023): Found entity 15: final_soc_game_cpu_cpu_nios2_oci_im File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v Line: 1936
    Info (12023): Found entity 16: final_soc_game_cpu_cpu_nios2_performance_monitors File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v Line: 2006
    Info (12023): Found entity 17: final_soc_game_cpu_cpu_nios2_avalon_reg File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v Line: 2023
    Info (12023): Found entity 18: final_soc_game_cpu_cpu_ociram_sp_ram_module File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v Line: 2116
    Info (12023): Found entity 19: final_soc_game_cpu_cpu_nios2_ocimem File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v Line: 2181
    Info (12023): Found entity 20: final_soc_game_cpu_cpu_nios2_oci File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v Line: 2362
    Info (12023): Found entity 21: final_soc_game_cpu_cpu File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_game_cpu_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: final_soc_game_cpu_cpu_debug_slave_sysclk File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_game_cpu_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: final_soc_game_cpu_cpu_debug_slave_tck File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_game_cpu_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: final_soc_game_cpu_cpu_debug_slave_wrapper File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_game_cpu_cpu_test_bench.v
    Info (12023): Found entity 1: final_soc_game_cpu_cpu_test_bench File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_frame_sync.v
    Info (12023): Found entity 1: final_soc_frame_sync File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_frame_sync.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/avalon_game_interface.sv
    Info (12023): Found entity 1: avalon_game_interface File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/avalon_game_interface.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: VGA_controller File: D:/MyCode/Verilog/ECE385/finalproj/final/VGA_controller.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file proj_top.sv
    Info (12023): Found entity 1: proj_top File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file hpi_io_intf.sv
    Info (12023): Found entity 1: hpi_io_intf File: D:/MyCode/Verilog/ECE385/finalproj/final/hpi_io_intf.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver File: D:/MyCode/Verilog/ECE385/finalproj/final/HexDriver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_clk.v
    Info (12023): Found entity 1: vga_clk File: D:/MyCode/Verilog/ECE385/finalproj/final/vga_clk.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file avalon_game_interface.sv
    Info (12023): Found entity 1: avalon_game_interface File: D:/MyCode/Verilog/ECE385/finalproj/final/avalon_game_interface.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file gamefile_reader.sv
    Info (12023): Found entity 1: gamefile_reader File: D:/MyCode/Verilog/ECE385/finalproj/final/gamefile_reader.sv Line: 1
Info (12021): Found 4 design units, including 4 entities, in source file sprites/players.sv
    Info (12023): Found entity 1: player1 File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/players.sv Line: 1
    Info (12023): Found entity 2: player2 File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/players.sv Line: 77
    Info (12023): Found entity 3: player1_RAM File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/players.sv Line: 154
    Info (12023): Found entity 4: player2_RAM File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/players.sv Line: 175
Info (12021): Found 3 design units, including 3 entities, in source file sprites/hp_bar.sv
    Info (12023): Found entity 1: HP_bar File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/HP_bar.sv Line: 1
    Info (12023): Found entity 2: range_checker_HP File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/HP_bar.sv Line: 227
    Info (12023): Found entity 3: HP_RAM File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/HP_bar.sv Line: 273
Warning (10037): Verilog HDL or VHDL warning at final_soc_sdram.v(318): conditional expression evaluates to a constant File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at final_soc_sdram.v(328): conditional expression evaluates to a constant File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at final_soc_sdram.v(338): conditional expression evaluates to a constant File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at final_soc_sdram.v(682): conditional expression evaluates to a constant File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_sdram.v Line: 682
Info (12127): Elaborating entity "proj_top" for the top level hierarchy
Warning (10034): Output port "LEDG" at proj_top.sv(18) has no driver File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 18
Warning (10034): Output port "LEDR[17..3]" at proj_top.sv(49) has no driver File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 49
Info (12128): Elaborating entity "hpi_io_intf" for hierarchy "hpi_io_intf:hpi_io_inst" File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 139
Info (12128): Elaborating entity "final_soc" for hierarchy "final_soc:nios_system" File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 165
Info (12128): Elaborating entity "avalon_game_interface" for hierarchy "final_soc:nios_system|avalon_game_interface:avalon_game_interface" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/final_soc.v Line: 132
Info (12128): Elaborating entity "final_soc_frame_sync" for hierarchy "final_soc:nios_system|final_soc_frame_sync:frame_sync" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/final_soc.v Line: 140
Info (12128): Elaborating entity "final_soc_game_cpu" for hierarchy "final_soc:nios_system|final_soc_game_cpu:game_cpu" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/final_soc.v Line: 169
Info (12128): Elaborating entity "final_soc_game_cpu_cpu" for hierarchy "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu.v Line: 65
Info (12128): Elaborating entity "final_soc_game_cpu_cpu_test_bench" for hierarchy "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_test_bench:the_final_soc_game_cpu_cpu_test_bench" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v Line: 3546
Info (12128): Elaborating entity "final_soc_game_cpu_cpu_register_bank_a_module" for hierarchy "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_register_bank_a_module:final_soc_game_cpu_cpu_register_bank_a" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v Line: 4063
Info (12128): Elaborating entity "altsyncram" for hierarchy "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_register_bank_a_module:final_soc_game_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_register_bank_a_module:final_soc_game_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v Line: 58
Info (12133): Instantiated megafunction "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_register_bank_a_module:final_soc_game_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1 File: D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_6mc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_register_bank_a_module:final_soc_game_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated" File: d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "final_soc_game_cpu_cpu_register_bank_b_module" for hierarchy "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_register_bank_b_module:final_soc_game_cpu_cpu_register_bank_b" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v Line: 4081
Info (12128): Elaborating entity "final_soc_game_cpu_cpu_nios2_oci" for hierarchy "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v Line: 4577
Info (12128): Elaborating entity "final_soc_game_cpu_cpu_nios2_oci_debug" for hierarchy "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_debug:the_final_soc_game_cpu_cpu_nios2_oci_debug" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_debug:the_final_soc_game_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_debug:the_final_soc_game_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v Line: 220
Info (12133): Instantiated megafunction "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_debug:the_final_soc_game_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "final_soc_game_cpu_cpu_nios2_oci_break" for hierarchy "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_break:the_final_soc_game_cpu_cpu_nios2_oci_break" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v Line: 2561
Info (12128): Elaborating entity "final_soc_game_cpu_cpu_nios2_oci_xbrk" for hierarchy "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_xbrk:the_final_soc_game_cpu_cpu_nios2_oci_xbrk" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v Line: 2582
Info (12128): Elaborating entity "final_soc_game_cpu_cpu_nios2_oci_dbrk" for hierarchy "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_dbrk:the_final_soc_game_cpu_cpu_nios2_oci_dbrk" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v Line: 2608
Info (12128): Elaborating entity "final_soc_game_cpu_cpu_nios2_oci_itrace" for hierarchy "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_itrace:the_final_soc_game_cpu_cpu_nios2_oci_itrace" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v Line: 2624
Info (12128): Elaborating entity "final_soc_game_cpu_cpu_nios2_oci_dtrace" for hierarchy "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_dtrace:the_final_soc_game_cpu_cpu_nios2_oci_dtrace" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v Line: 2639
Info (12128): Elaborating entity "final_soc_game_cpu_cpu_nios2_oci_td_mode" for hierarchy "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_dtrace:the_final_soc_game_cpu_cpu_nios2_oci_dtrace|final_soc_game_cpu_cpu_nios2_oci_td_mode:final_soc_game_cpu_cpu_nios2_oci_trc_ctrl_td_mode" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v Line: 1233
Info (12128): Elaborating entity "final_soc_game_cpu_cpu_nios2_oci_fifo" for hierarchy "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_fifo:the_final_soc_game_cpu_cpu_nios2_oci_fifo" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v Line: 2654
Info (12128): Elaborating entity "final_soc_game_cpu_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_fifo:the_final_soc_game_cpu_cpu_nios2_oci_fifo|final_soc_game_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_final_soc_game_cpu_cpu_nios2_oci_compute_input_tm_cnt" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v Line: 1546
Info (12128): Elaborating entity "final_soc_game_cpu_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_fifo:the_final_soc_game_cpu_cpu_nios2_oci_fifo|final_soc_game_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_final_soc_game_cpu_cpu_nios2_oci_fifo_wrptr_inc" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v Line: 1555
Info (12128): Elaborating entity "final_soc_game_cpu_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_fifo:the_final_soc_game_cpu_cpu_nios2_oci_fifo|final_soc_game_cpu_cpu_nios2_oci_fifo_cnt_inc:the_final_soc_game_cpu_cpu_nios2_oci_fifo_cnt_inc" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v Line: 1564
Info (12128): Elaborating entity "final_soc_game_cpu_cpu_nios2_oci_pib" for hierarchy "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_pib:the_final_soc_game_cpu_cpu_nios2_oci_pib" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v Line: 2659
Info (12128): Elaborating entity "final_soc_game_cpu_cpu_nios2_oci_im" for hierarchy "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_oci_im:the_final_soc_game_cpu_cpu_nios2_oci_im" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v Line: 2673
Info (12128): Elaborating entity "final_soc_game_cpu_cpu_nios2_avalon_reg" for hierarchy "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v Line: 2692
Info (12128): Elaborating entity "final_soc_game_cpu_cpu_nios2_ocimem" for hierarchy "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_ocimem:the_final_soc_game_cpu_cpu_nios2_ocimem" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v Line: 2712
Info (12128): Elaborating entity "final_soc_game_cpu_cpu_ociram_sp_ram_module" for hierarchy "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_ocimem:the_final_soc_game_cpu_cpu_nios2_ocimem|final_soc_game_cpu_cpu_ociram_sp_ram_module:final_soc_game_cpu_cpu_ociram_sp_ram" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_ocimem:the_final_soc_game_cpu_cpu_nios2_ocimem|final_soc_game_cpu_cpu_ociram_sp_ram_module:final_soc_game_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_ocimem:the_final_soc_game_cpu_cpu_nios2_ocimem|final_soc_game_cpu_cpu_ociram_sp_ram_module:final_soc_game_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v Line: 2156
Info (12133): Instantiated megafunction "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_ocimem:the_final_soc_game_cpu_cpu_nios2_ocimem|final_soc_game_cpu_cpu_ociram_sp_ram_module:final_soc_game_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_ac71.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_nios2_ocimem:the_final_soc_game_cpu_cpu_nios2_ocimem|final_soc_game_cpu_cpu_ociram_sp_ram_module:final_soc_game_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "final_soc_game_cpu_cpu_debug_slave_wrapper" for hierarchy "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v Line: 2814
Info (12128): Elaborating entity "final_soc_game_cpu_cpu_debug_slave_tck" for hierarchy "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|final_soc_game_cpu_cpu_debug_slave_tck:the_final_soc_game_cpu_cpu_debug_slave_tck" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "final_soc_game_cpu_cpu_debug_slave_sysclk" for hierarchy "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|final_soc_game_cpu_cpu_debug_slave_sysclk:the_final_soc_game_cpu_cpu_debug_slave_sysclk" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_game_cpu_cpu_debug_slave_phy" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_game_cpu_cpu_debug_slave_phy" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_game_cpu_cpu_debug_slave_phy" with the following parameter: File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_game_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_game_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_game_cpu_cpu_debug_slave_phy" File: d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_game_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "final_soc:nios_system|final_soc_game_cpu:game_cpu|final_soc_game_cpu_cpu:cpu|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_game_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "final_soc_jtag_uart" for hierarchy "final_soc:nios_system|final_soc_jtag_uart:jtag_uart" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/final_soc.v Line: 182
Info (12128): Elaborating entity "final_soc_jtag_uart_scfifo_w" for hierarchy "final_soc:nios_system|final_soc_jtag_uart:jtag_uart|final_soc_jtag_uart_scfifo_w:the_final_soc_jtag_uart_scfifo_w" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "final_soc:nios_system|final_soc_jtag_uart:jtag_uart|final_soc_jtag_uart_scfifo_w:the_final_soc_jtag_uart_scfifo_w|scfifo:wfifo" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "final_soc:nios_system|final_soc_jtag_uart:jtag_uart|final_soc_jtag_uart_scfifo_w:the_final_soc_jtag_uart_scfifo_w|scfifo:wfifo" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "final_soc:nios_system|final_soc_jtag_uart:jtag_uart|final_soc_jtag_uart_scfifo_w:the_final_soc_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: D:/MyCode/Verilog/ECE385/finalproj/final/db/scfifo_jr21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "final_soc:nios_system|final_soc_jtag_uart:jtag_uart|final_soc_jtag_uart_scfifo_w:the_final_soc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: D:/MyCode/Verilog/ECE385/finalproj/final/db/a_dpfifo_l011.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "final_soc:nios_system|final_soc_jtag_uart:jtag_uart|final_soc_jtag_uart_scfifo_w:the_final_soc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: D:/MyCode/Verilog/ECE385/finalproj/final/db/scfifo_jr21.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: D:/MyCode/Verilog/ECE385/finalproj/final/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "final_soc:nios_system|final_soc_jtag_uart:jtag_uart|final_soc_jtag_uart_scfifo_w:the_final_soc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: D:/MyCode/Verilog/ECE385/finalproj/final/db/a_dpfifo_l011.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: D:/MyCode/Verilog/ECE385/finalproj/final/db/cntr_do7.tdf Line: 25
Info (12128): Elaborating entity "cntr_do7" for hierarchy "final_soc:nios_system|final_soc_jtag_uart:jtag_uart|final_soc_jtag_uart_scfifo_w:the_final_soc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: D:/MyCode/Verilog/ECE385/finalproj/final/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_nio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "final_soc:nios_system|final_soc_jtag_uart:jtag_uart|final_soc_jtag_uart_scfifo_w:the_final_soc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: D:/MyCode/Verilog/ECE385/finalproj/final/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: D:/MyCode/Verilog/ECE385/finalproj/final/db/cntr_1ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "final_soc:nios_system|final_soc_jtag_uart:jtag_uart|final_soc_jtag_uart_scfifo_w:the_final_soc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: D:/MyCode/Verilog/ECE385/finalproj/final/db/a_dpfifo_l011.tdf Line: 44
Info (12128): Elaborating entity "final_soc_jtag_uart_scfifo_r" for hierarchy "final_soc:nios_system|final_soc_jtag_uart:jtag_uart|final_soc_jtag_uart_scfifo_r:the_final_soc_jtag_uart_scfifo_r" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "final_soc:nios_system|final_soc_jtag_uart:jtag_uart|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "final_soc:nios_system|final_soc_jtag_uart:jtag_uart|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "final_soc:nios_system|final_soc_jtag_uart:jtag_uart|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic" with the following parameter: File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "final_soc:nios_system|final_soc_jtag_uart:jtag_uart|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "final_soc:nios_system|final_soc_jtag_uart:jtag_uart|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "final_soc_otg_hpi_address" for hierarchy "final_soc:nios_system|final_soc_otg_hpi_address:otg_hpi_address" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/final_soc.v Line: 193
Info (12128): Elaborating entity "final_soc_otg_hpi_cs" for hierarchy "final_soc:nios_system|final_soc_otg_hpi_cs:otg_hpi_cs" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/final_soc.v Line: 204
Info (12128): Elaborating entity "final_soc_otg_hpi_data" for hierarchy "final_soc:nios_system|final_soc_otg_hpi_data:otg_hpi_data" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/final_soc.v Line: 216
Info (12128): Elaborating entity "final_soc_sdram" for hierarchy "final_soc:nios_system|final_soc_sdram:sdram" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/final_soc.v Line: 272
Info (12128): Elaborating entity "final_soc_sdram_input_efifo_module" for hierarchy "final_soc:nios_system|final_soc_sdram:sdram|final_soc_sdram_input_efifo_module:the_final_soc_sdram_input_efifo_module" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_sdram.v Line: 298
Info (12128): Elaborating entity "final_soc_sysid_qsys" for hierarchy "final_soc:nios_system|final_soc_sysid_qsys:sysid_qsys" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/final_soc.v Line: 279
Info (12128): Elaborating entity "final_soc_system_pll" for hierarchy "final_soc:nios_system|final_soc_system_pll:system_pll" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/final_soc.v Line: 303
Info (12128): Elaborating entity "final_soc_system_pll_stdsync_sv6" for hierarchy "final_soc:nios_system|final_soc_system_pll:system_pll|final_soc_system_pll_stdsync_sv6:stdsync2" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_system_pll.v Line: 282
Info (12128): Elaborating entity "final_soc_system_pll_dffpipe_l2c" for hierarchy "final_soc:nios_system|final_soc_system_pll:system_pll|final_soc_system_pll_stdsync_sv6:stdsync2|final_soc_system_pll_dffpipe_l2c:dffpipe3" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_system_pll.v Line: 116
Info (12128): Elaborating entity "final_soc_system_pll_altpll_lqa2" for hierarchy "final_soc:nios_system|final_soc_system_pll:system_pll|final_soc_system_pll_altpll_lqa2:sd1" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_system_pll.v Line: 288
Info (12128): Elaborating entity "final_soc_mm_interconnect_0" for hierarchy "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/final_soc.v Line: 393
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:game_cpu_data_master_translator" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 1018
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:game_cpu_instruction_master_translator" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 1078
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 1142
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_game_interface_avl_translator" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 1206
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 1270
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:game_cpu_debug_mem_slave_translator" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 1334
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:system_pll_pll_slave_translator" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 1398
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 1462
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 1526
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:game_cpu_data_master_agent" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 1991
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:game_cpu_instruction_master_agent" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 2072
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 2156
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 2197
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 2822
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 2863
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_router" for hierarchy "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router:router" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 3754
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_router_default_decode" for hierarchy "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router:router|final_soc_mm_interconnect_0_router_default_decode:the_default_decode" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv Line: 196
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_router_001" for hierarchy "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_001:router_001" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 3770
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_router_001_default_decode" for hierarchy "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_001:router_001|final_soc_mm_interconnect_0_router_001_default_decode:the_default_decode" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv Line: 181
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_router_002" for hierarchy "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_002" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 3786
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_router_002_default_decode" for hierarchy "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_002|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_router_005" for hierarchy "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_005:router_005" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 3834
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_router_005_default_decode" for hierarchy "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_005:router_005|final_soc_mm_interconnect_0_router_005_default_decode:the_default_decode" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_005.sv Line: 178
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_cmd_demux" for hierarchy "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:cmd_demux" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 4067
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_cmd_demux_001" for hierarchy "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 4096
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_cmd_mux" for hierarchy "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 4113
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_cmd_mux_003" for hierarchy "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 4170
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux_003.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_rsp_demux" for hierarchy "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 4352
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_rsp_demux_003" for hierarchy "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux_003:rsp_demux_003" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 4409
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_rsp_mux" for hierarchy "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux:rsp_mux" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 4663
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv Line: 486
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_rsp_mux_001" for hierarchy "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 4692
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux_001.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 4726
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_avalon_st_adapter" for hierarchy "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 4857
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "final_soc_irq_mapper" for hierarchy "final_soc:nios_system|final_soc_irq_mapper:irq_mapper" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/final_soc.v Line: 400
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "final_soc:nios_system|altera_reset_controller:rst_controller" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/final_soc.v Line: 463
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "final_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "final_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "final_soc:nios_system|altera_reset_controller:rst_controller_001" File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/final_soc.v Line: 526
Info (12128): Elaborating entity "vga_clk" for hierarchy "vga_clk:vga_clk_instance" File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 168
Info (12128): Elaborating entity "altpll" for hierarchy "vga_clk:vga_clk_instance|altpll:altpll_component" File: D:/MyCode/Verilog/ECE385/finalproj/final/vga_clk.v Line: 91
Info (12130): Elaborated megafunction instantiation "vga_clk:vga_clk_instance|altpll:altpll_component" File: D:/MyCode/Verilog/ECE385/finalproj/final/vga_clk.v Line: 91
Info (12133): Instantiated megafunction "vga_clk:vga_clk_instance|altpll:altpll_component" with the following parameter: File: D:/MyCode/Verilog/ECE385/finalproj/final/vga_clk.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=vga_clk"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/vga_clk_altpll.v
    Info (12023): Found entity 1: vga_clk_altpll File: D:/MyCode/Verilog/ECE385/finalproj/final/db/vga_clk_altpll.v Line: 29
Info (12128): Elaborating entity "vga_clk_altpll" for hierarchy "vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll:auto_generated" File: d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "VGA_controller" for hierarchy "VGA_controller:vga_controller_instance" File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 180
Info (12128): Elaborating entity "color_mapper" for hierarchy "color_mapper:color_mapper_inst" File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 183
Info (12128): Elaborating entity "bullet_color_selector" for hierarchy "color_mapper:color_mapper_inst|bullet_color_selector:bullet_color_selector_inst" File: D:/MyCode/Verilog/ECE385/finalproj/final/Color_Mapper.sv Line: 60
Info (12128): Elaborating entity "background" for hierarchy "background:background_inst" File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 193
Warning (10230): Verilog HDL assignment warning at background.sv(19): truncated value with size 41 to match size of target (19) File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/background.sv Line: 19
Info (12128): Elaborating entity "start_menu_RAM" for hierarchy "background:background_inst|start_menu_RAM:bg_ram1" File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/background.sv Line: 32
Warning (10030): Net "mem.data_a" at background.sv(49) has no driver or initial value, using a default initial value '0' File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/background.sv Line: 49
Warning (10030): Net "mem.waddr_a" at background.sv(49) has no driver or initial value, using a default initial value '0' File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/background.sv Line: 49
Warning (10030): Net "mem.we_a" at background.sv(49) has no driver or initial value, using a default initial value '0' File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/background.sv Line: 49
Info (12128): Elaborating entity "in_game_RAM" for hierarchy "background:background_inst|in_game_RAM:bg_ram2" File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/background.sv Line: 33
Warning (10030): Net "mem.data_a" at background.sv(73) has no driver or initial value, using a default initial value '0' File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/background.sv Line: 73
Warning (10030): Net "mem.waddr_a" at background.sv(73) has no driver or initial value, using a default initial value '0' File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/background.sv Line: 73
Warning (10030): Net "mem.we_a" at background.sv(73) has no driver or initial value, using a default initial value '0' File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/background.sv Line: 73
Info (12128): Elaborating entity "game_over_RAM" for hierarchy "background:background_inst|game_over_RAM:bg_ram3" File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/background.sv Line: 34
Warning (10030): Net "mem.data_a" at background.sv(97) has no driver or initial value, using a default initial value '0' File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/background.sv Line: 97
Warning (10030): Net "mem.waddr_a" at background.sv(97) has no driver or initial value, using a default initial value '0' File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/background.sv Line: 97
Warning (10030): Net "mem.we_a" at background.sv(97) has no driver or initial value, using a default initial value '0' File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/background.sv Line: 97
Info (12128): Elaborating entity "gamefile_reader" for hierarchy "gamefile_reader:gamefile_reader_inst" File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 196
Info (12128): Elaborating entity "bullets" for hierarchy "bullets:bullets_inst" File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 199
Info (12128): Elaborating entity "range_checker_bullet" for hierarchy "bullets:bullets_inst|range_checker_bullet:checker_inst1" File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/bullets.sv Line: 40
Info (12128): Elaborating entity "bullet_RAM" for hierarchy "bullets:bullets_inst|range_checker_bullet:checker_inst1|bullet_RAM:bullet_RAM_inst" File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/bullets.sv Line: 175
Warning (10030): Net "mem.data_a" at bullets.sv(188) has no driver or initial value, using a default initial value '0' File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/bullets.sv Line: 188
Warning (10030): Net "mem.waddr_a" at bullets.sv(188) has no driver or initial value, using a default initial value '0' File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/bullets.sv Line: 188
Warning (10030): Net "mem.we_a" at bullets.sv(188) has no driver or initial value, using a default initial value '0' File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/bullets.sv Line: 188
Info (12128): Elaborating entity "player1" for hierarchy "player1:player1_inst" File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 202
Warning (10036): Verilog HDL or VHDL warning at players.sv(20): object "source_image_size_y" assigned a value but never read File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/players.sv Line: 20
Info (12128): Elaborating entity "player1_RAM" for hierarchy "player1:player1_inst|player1_RAM:player1_RAM_inst" File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/players.sv Line: 72
Warning (10030): Net "mem.data_a" at players.sv(163) has no driver or initial value, using a default initial value '0' File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/players.sv Line: 163
Warning (10030): Net "mem.waddr_a" at players.sv(163) has no driver or initial value, using a default initial value '0' File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/players.sv Line: 163
Warning (10030): Net "mem.we_a" at players.sv(163) has no driver or initial value, using a default initial value '0' File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/players.sv Line: 163
Info (12128): Elaborating entity "player2" for hierarchy "player2:player2_inst" File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 204
Warning (10036): Verilog HDL or VHDL warning at players.sv(98): object "source_image_size_y" assigned a value but never read File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/players.sv Line: 98
Info (12128): Elaborating entity "player2_RAM" for hierarchy "player2:player2_inst|player2_RAM:player2_RAM_inst" File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/players.sv Line: 150
Warning (10030): Net "mem.data_a" at players.sv(184) has no driver or initial value, using a default initial value '0' File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/players.sv Line: 184
Warning (10030): Net "mem.waddr_a" at players.sv(184) has no driver or initial value, using a default initial value '0' File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/players.sv Line: 184
Warning (10030): Net "mem.we_a" at players.sv(184) has no driver or initial value, using a default initial value '0' File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/players.sv Line: 184
Info (12128): Elaborating entity "HP_bar" for hierarchy "HP_bar:HP_bar_inst" File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 207
Info (12128): Elaborating entity "range_checker_HP" for hierarchy "HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP1" File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/HP_bar.sv Line: 63
Info (12128): Elaborating entity "HP_RAM" for hierarchy "HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP1|HP_RAM:HP_RAM_inst" File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/HP_bar.sv Line: 268
Warning (10030): Net "mem.data_a" at HP_bar.sv(282) has no driver or initial value, using a default initial value '0' File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/HP_bar.sv Line: 282
Warning (10030): Net "mem.waddr_a" at HP_bar.sv(282) has no driver or initial value, using a default initial value '0' File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/HP_bar.sv Line: 282
Warning (10030): Net "mem.we_a" at HP_bar.sv(282) has no driver or initial value, using a default initial value '0' File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/HP_bar.sv Line: 282
Info (12128): Elaborating entity "Sound_Top" for hierarchy "Sound_Top:Sound_Top_inst" File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 213
Warning (10230): Verilog HDL assignment warning at Sound_Top.v(57): truncated value with size 32 to match size of target (18) File: D:/MyCode/Verilog/ECE385/finalproj/final/Sound_Top.v Line: 57
Warning (10230): Verilog HDL assignment warning at Sound_Top.v(67): truncated value with size 32 to match size of target (4) File: D:/MyCode/Verilog/ECE385/finalproj/final/Sound_Top.v Line: 67
Warning (10230): Verilog HDL assignment warning at Sound_Top.v(76): truncated value with size 32 to match size of target (5) File: D:/MyCode/Verilog/ECE385/finalproj/final/Sound_Top.v Line: 76
Warning (10230): Verilog HDL assignment warning at Sound_Top.v(123): truncated value with size 32 to match size of target (4) File: D:/MyCode/Verilog/ECE385/finalproj/final/Sound_Top.v Line: 123
Info (12128): Elaborating entity "I2C_Protocol" for hierarchy "Sound_Top:Sound_Top_inst|I2C_Protocol:I2C" File: D:/MyCode/Verilog/ECE385/finalproj/final/Sound_Top.v Line: 39
Warning (10230): Verilog HDL assignment warning at I2C_Protocol.v(36): truncated value with size 32 to match size of target (14) File: D:/MyCode/Verilog/ECE385/finalproj/final/I2C_Protocol.v Line: 36
Warning (10230): Verilog HDL assignment warning at I2C_Protocol.v(50): truncated value with size 32 to match size of target (5) File: D:/MyCode/Verilog/ECE385/finalproj/final/I2C_Protocol.v Line: 50
Info (12128): Elaborating entity "USB_Clock_PLL" for hierarchy "Sound_Top:Sound_Top_inst|USB_Clock_PLL:USB_Clock_PLL_inst" File: D:/MyCode/Verilog/ECE385/finalproj/final/Sound_Top.v Line: 44
Info (12128): Elaborating entity "altpll" for hierarchy "Sound_Top:Sound_Top_inst|USB_Clock_PLL:USB_Clock_PLL_inst|altpll:altpll_component" File: D:/MyCode/Verilog/ECE385/finalproj/final/USB_Clock_PLL.v Line: 94
Info (12130): Elaborated megafunction instantiation "Sound_Top:Sound_Top_inst|USB_Clock_PLL:USB_Clock_PLL_inst|altpll:altpll_component" File: D:/MyCode/Verilog/ECE385/finalproj/final/USB_Clock_PLL.v Line: 94
Info (12133): Instantiated megafunction "Sound_Top:Sound_Top_inst|USB_Clock_PLL:USB_Clock_PLL_inst|altpll:altpll_component" with the following parameter: File: D:/MyCode/Verilog/ECE385/finalproj/final/USB_Clock_PLL.v Line: 94
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "6"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1562500"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "8021"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=USB_Clock_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/usb_clock_pll_altpll.v
    Info (12023): Found entity 1: USB_Clock_PLL_altpll File: D:/MyCode/Verilog/ECE385/finalproj/final/db/usb_clock_pll_altpll.v Line: 29
Info (12128): Elaborating entity "USB_Clock_PLL_altpll" for hierarchy "Sound_Top:Sound_Top_inst|USB_Clock_PLL:USB_Clock_PLL_inst|altpll:altpll_component|USB_Clock_PLL_altpll:auto_generated" File: d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "contra_ROM" for hierarchy "Sound_Top:Sound_Top_inst|contra_ROM:contra_ROM_inst" File: D:/MyCode/Verilog/ECE385/finalproj/final/Sound_Top.v Line: 50
Info (12128): Elaborating entity "altsyncram" for hierarchy "Sound_Top:Sound_Top_inst|contra_ROM:contra_ROM_inst|altsyncram:altsyncram_component" File: D:/MyCode/Verilog/ECE385/finalproj/final/Audio/contra_ROM.v Line: 84
Info (12130): Elaborated megafunction instantiation "Sound_Top:Sound_Top_inst|contra_ROM:contra_ROM_inst|altsyncram:altsyncram_component" File: D:/MyCode/Verilog/ECE385/finalproj/final/Audio/contra_ROM.v Line: 84
Info (12133): Instantiated megafunction "Sound_Top:Sound_Top_inst|contra_ROM:contra_ROM_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/MyCode/Verilog/ECE385/finalproj/final/Audio/contra_ROM.v Line: 84
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Audio/contra_hex_rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "96400"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ffd1.tdf
    Info (12023): Found entity 1: altsyncram_ffd1 File: D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_ffd1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_ffd1" for hierarchy "Sound_Top:Sound_Top_inst|contra_ROM:contra_ROM_inst|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated" File: d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (113028): 1 out of 96377 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: D:/MyCode/Verilog/ECE385/finalproj/final/Audio/contra_hex_rom.mif Line: 1
    Warning (113026): Memory Initialization File Address 0 is not initialized File: D:/MyCode/Verilog/ECE385/finalproj/final/Audio/contra_hex_rom.mif Line: 1
Critical Warning (127005): Memory depth (96400) in the design file differs from memory depth (96377) in the Memory Initialization File "D:/MyCode/Verilog/ECE385/finalproj/final/Audio/contra_hex_rom.mif" -- setting initial value for remaining addresses to 0 File: D:/MyCode/Verilog/ECE385/finalproj/final/Audio/contra_ROM.v Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7ua.tdf
    Info (12023): Found entity 1: decode_7ua File: D:/MyCode/Verilog/ECE385/finalproj/final/db/decode_7ua.tdf Line: 22
Info (12128): Elaborating entity "decode_7ua" for hierarchy "Sound_Top:Sound_Top_inst|contra_ROM:contra_ROM_inst|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|decode_7ua:rden_decode" File: D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_ffd1.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_6qb.tdf
    Info (12023): Found entity 1: mux_6qb File: D:/MyCode/Verilog/ECE385/finalproj/final/db/mux_6qb.tdf Line: 22
Info (12128): Elaborating entity "mux_6qb" for hierarchy "Sound_Top:Sound_Top_inst|contra_ROM:contra_ROM_inst|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|mux_6qb:mux2" File: D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_ffd1.tdf Line: 43
Info (12128): Elaborating entity "HexDriver" for hierarchy "HexDriver:hexdrv0" File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 218
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.12.30.23:02:05 Progress: Loading sld72322c81/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld72322c81/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/MyCode/Verilog/ECE385/finalproj/final/db/ip/sld72322c81/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/MyCode/Verilog/ECE385/finalproj/final/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/MyCode/Verilog/ECE385/finalproj/final/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/MyCode/Verilog/ECE385/finalproj/final/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/MyCode/Verilog/ECE385/finalproj/final/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/MyCode/Verilog/ECE385/finalproj/final/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/MyCode/Verilog/ECE385/finalproj/final/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 11 instances of uninferred RAM logic
    Info (276004): RAM logic "bullets:bullets_inst|range_checker_bullet:checker_inst10|bullet_RAM:bullet_RAM_inst|mem" is uninferred due to inappropriate RAM size File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/bullets.sv Line: 188
    Info (276004): RAM logic "bullets:bullets_inst|range_checker_bullet:checker_inst9|bullet_RAM:bullet_RAM_inst|mem" is uninferred due to inappropriate RAM size File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/bullets.sv Line: 188
    Info (276004): RAM logic "bullets:bullets_inst|range_checker_bullet:checker_inst8|bullet_RAM:bullet_RAM_inst|mem" is uninferred due to inappropriate RAM size File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/bullets.sv Line: 188
    Info (276004): RAM logic "bullets:bullets_inst|range_checker_bullet:checker_inst7|bullet_RAM:bullet_RAM_inst|mem" is uninferred due to inappropriate RAM size File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/bullets.sv Line: 188
    Info (276004): RAM logic "bullets:bullets_inst|range_checker_bullet:checker_inst6|bullet_RAM:bullet_RAM_inst|mem" is uninferred due to inappropriate RAM size File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/bullets.sv Line: 188
    Info (276004): RAM logic "bullets:bullets_inst|range_checker_bullet:checker_inst5|bullet_RAM:bullet_RAM_inst|mem" is uninferred due to inappropriate RAM size File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/bullets.sv Line: 188
    Info (276004): RAM logic "bullets:bullets_inst|range_checker_bullet:checker_inst4|bullet_RAM:bullet_RAM_inst|mem" is uninferred due to inappropriate RAM size File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/bullets.sv Line: 188
    Info (276004): RAM logic "bullets:bullets_inst|range_checker_bullet:checker_inst3|bullet_RAM:bullet_RAM_inst|mem" is uninferred due to inappropriate RAM size File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/bullets.sv Line: 188
    Info (276004): RAM logic "bullets:bullets_inst|range_checker_bullet:checker_inst2|bullet_RAM:bullet_RAM_inst|mem" is uninferred due to inappropriate RAM size File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/bullets.sv Line: 188
    Info (276004): RAM logic "bullets:bullets_inst|range_checker_bullet:checker_inst1|bullet_RAM:bullet_RAM_inst|mem" is uninferred due to inappropriate RAM size File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/bullets.sv Line: 188
    Info (276004): RAM logic "final_soc:nios_system|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 108
Info (19000): Inferred 15 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "background:background_inst|start_menu_RAM:bg_ram1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 17
        Info (286033): Parameter NUMWORDS_A set to 76800
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final.ram0_start_menu_RAM_313b41d8.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "background:background_inst|in_game_RAM:bg_ram2|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 17
        Info (286033): Parameter NUMWORDS_A set to 76800
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final.ram0_in_game_RAM_56b4381e.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "background:background_inst|game_over_RAM:bg_ram3|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 17
        Info (286033): Parameter NUMWORDS_A set to 76800
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final.ram0_game_over_RAM_d3a0fa25.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "player2:player2_inst|player2_RAM:player2_RAM_inst|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 18000
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final.ram0_player2_RAM_1ea56d5c.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "player1:player1_inst|player1_RAM:player1_RAM_inst|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 18000
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final.ram0_player1_RAM_1ef3a009.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP1|HP_RAM:HP_RAM_inst|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 400
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final.ram0_HP_RAM_9e7aa11f.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP5|HP_RAM:HP_RAM_inst|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 400
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final.ram0_HP_RAM_9e7aa11f.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP4|HP_RAM:HP_RAM_inst|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 400
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final.ram0_HP_RAM_9e7aa11f.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP3|HP_RAM:HP_RAM_inst|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 400
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final.ram0_HP_RAM_9e7aa11f.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP2|HP_RAM:HP_RAM_inst|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 400
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final.ram0_HP_RAM_9e7aa11f.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP5|HP_RAM:HP_RAM_inst|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 400
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final.ram0_HP_RAM_9e7aa11f.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP4|HP_RAM:HP_RAM_inst|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 400
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final.ram0_HP_RAM_9e7aa11f.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP3|HP_RAM:HP_RAM_inst|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 400
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final.ram0_HP_RAM_9e7aa11f.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP2|HP_RAM:HP_RAM_inst|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 400
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final.ram0_HP_RAM_9e7aa11f.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP1|HP_RAM:HP_RAM_inst|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 400
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final.ram0_HP_RAM_9e7aa11f.hdl.mif
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "player2:player2_inst|Mult0" File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/players.sv Line: 131
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "player1:player1_inst|Mult0" File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/players.sv Line: 53
Info (12130): Elaborated megafunction instantiation "background:background_inst|start_menu_RAM:bg_ram1|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "background:background_inst|start_menu_RAM:bg_ram1|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "76800"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/final.ram0_start_menu_RAM_313b41d8.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vh71.tdf
    Info (12023): Found entity 1: altsyncram_vh71 File: D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_vh71.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u9a.tdf
    Info (12023): Found entity 1: decode_u9a File: D:/MyCode/Verilog/ECE385/finalproj/final/db/decode_u9a.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hob.tdf
    Info (12023): Found entity 1: mux_hob File: D:/MyCode/Verilog/ECE385/finalproj/final/db/mux_hob.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "background:background_inst|in_game_RAM:bg_ram2|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "background:background_inst|in_game_RAM:bg_ram2|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "76800"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/final.ram0_in_game_RAM_56b4381e.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l671.tdf
    Info (12023): Found entity 1: altsyncram_l671 File: D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_l671.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "background:background_inst|game_over_RAM:bg_ram3|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "background:background_inst|game_over_RAM:bg_ram3|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "76800"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/final.ram0_game_over_RAM_d3a0fa25.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eg71.tdf
    Info (12023): Found entity 1: altsyncram_eg71 File: D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_eg71.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "player2:player2_inst|player2_RAM:player2_RAM_inst|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "player2:player2_inst|player2_RAM:player2_RAM_inst|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "18000"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/final.ram0_player2_RAM_1ea56d5c.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i871.tdf
    Info (12023): Found entity 1: altsyncram_i871 File: D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_i871.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf
    Info (12023): Found entity 1: decode_e8a File: D:/MyCode/Verilog/ECE385/finalproj/final/db/decode_e8a.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1nb.tdf
    Info (12023): Found entity 1: mux_1nb File: D:/MyCode/Verilog/ECE385/finalproj/final/db/mux_1nb.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "player1:player1_inst|player1_RAM:player1_RAM_inst|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "player1:player1_inst|player1_RAM:player1_RAM_inst|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "18000"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/final.ram0_player1_RAM_1ef3a009.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s671.tdf
    Info (12023): Found entity 1: altsyncram_s671 File: D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_s671.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP1|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "HP_bar:HP_bar_inst|range_checker_HP:checker_player2_HP1|HP_RAM:HP_RAM_inst|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "400"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/final.ram0_HP_RAM_9e7aa11f.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qk61.tdf
    Info (12023): Found entity 1: altsyncram_qk61 File: D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_qk61.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "player2:player2_inst|lpm_mult:Mult0" File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/players.sv Line: 131
Info (12133): Instantiated megafunction "player2:player2_inst|lpm_mult:Mult0" with the following parameter: File: D:/MyCode/Verilog/ECE385/finalproj/final/sprites/players.sv Line: 131
    Info (12134): Parameter "LPM_WIDTHA" = "7"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "player2:player2_inst|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "player2:player2_inst|lpm_mult:Mult0" File: d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "player2:player2_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "player2:player2_inst|lpm_mult:Mult0" File: d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "player2:player2_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "player2:player2_inst|lpm_mult:Mult0" File: d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf
    Info (12023): Found entity 1: add_sub_kgh File: D:/MyCode/Verilog/ECE385/finalproj/final/db/add_sub_kgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "player2:player2_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "player2:player2_inst|lpm_mult:Mult0" File: d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "player2:player2_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "player2:player2_inst|lpm_mult:Mult0" File: d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf
    Info (12023): Found entity 1: add_sub_ogh File: D:/MyCode/Verilog/ECE385/finalproj/final/db/add_sub_ogh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "player2:player2_inst|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "player2:player2_inst|lpm_mult:Mult0" File: d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_sdram.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 10
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 10
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 10
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 10
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 10
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 10
    Warning (13410): Pin "HEX0[6]" is stuck at VCC File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 10
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 11
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 11
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 11
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 11
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 11
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 11
    Warning (13410): Pin "HEX1[6]" is stuck at VCC File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 11
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 12
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 12
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 12
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 12
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 12
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 12
    Warning (13410): Pin "HEX2[6]" is stuck at VCC File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 12
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 13
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 13
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 13
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 13
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 13
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 13
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 13
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 14
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 14
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 14
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 14
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 14
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 14
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 14
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 15
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 15
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 15
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 15
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 15
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 15
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 15
    Warning (13410): Pin "HEX6[0]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 16
    Warning (13410): Pin "HEX6[1]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 16
    Warning (13410): Pin "HEX6[2]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 16
    Warning (13410): Pin "HEX6[3]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 16
    Warning (13410): Pin "HEX6[4]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 16
    Warning (13410): Pin "HEX6[5]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 16
    Warning (13410): Pin "HEX6[6]" is stuck at VCC File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 16
    Warning (13410): Pin "HEX7[0]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 17
    Warning (13410): Pin "HEX7[1]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 17
    Warning (13410): Pin "HEX7[2]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 17
    Warning (13410): Pin "HEX7[3]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 17
    Warning (13410): Pin "HEX7[4]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 17
    Warning (13410): Pin "HEX7[5]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 17
    Warning (13410): Pin "HEX7[6]" is stuck at VCC File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 17
    Warning (13410): Pin "LEDG[0]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 18
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 18
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 18
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 18
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 24
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 44
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 49
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 49
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 49
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 49
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 49
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 49
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 49
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 49
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 49
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 49
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 49
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 49
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 49
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 49
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 49
Warning (332009): The launch and latch times for the relationship between source clock: CLOCK_50 and destination clock: Sound_Top_inst|USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (332009): The launch and latch times for the relationship between source clock: CLOCK_50 and destination clock: Sound_Top_inst|USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: CLOCK_50 and destination clock: Sound_Top_inst|USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info (17049): 113 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 27 assignments for entity "DE2_115_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "project_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity project_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity project_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity project_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity project_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity project_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity project_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity project_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity project_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity project_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity project_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity project_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity project_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity project_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity project_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity project_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity project_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity project_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity project_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity project_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity project_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity project_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity project_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity project_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity project_top -section_id Top was ignored
Info (144001): Generated suppressed messages file D:/MyCode/Verilog/ECE385/finalproj/final/final.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 3 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 22 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 9
    Warning (15610): No output dependent on input pin "KEY[2]" File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 9
    Warning (15610): No output dependent on input pin "KEY[3]" File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 9
    Warning (15610): No output dependent on input pin "OTG_INT" File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 36
    Warning (15610): No output dependent on input pin "SW[0]" File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 48
    Warning (15610): No output dependent on input pin "SW[1]" File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 48
    Warning (15610): No output dependent on input pin "SW[2]" File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 48
    Warning (15610): No output dependent on input pin "SW[3]" File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 48
    Warning (15610): No output dependent on input pin "SW[4]" File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 48
    Warning (15610): No output dependent on input pin "SW[5]" File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 48
    Warning (15610): No output dependent on input pin "SW[6]" File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 48
    Warning (15610): No output dependent on input pin "SW[7]" File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 48
    Warning (15610): No output dependent on input pin "SW[8]" File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 48
    Warning (15610): No output dependent on input pin "SW[9]" File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 48
    Warning (15610): No output dependent on input pin "SW[10]" File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 48
    Warning (15610): No output dependent on input pin "SW[11]" File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 48
    Warning (15610): No output dependent on input pin "SW[12]" File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 48
    Warning (15610): No output dependent on input pin "SW[13]" File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 48
    Warning (15610): No output dependent on input pin "SW[14]" File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 48
    Warning (15610): No output dependent on input pin "SW[15]" File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 48
    Warning (15610): No output dependent on input pin "SW[16]" File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 48
    Warning (15610): No output dependent on input pin "SW[17]" File: D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv Line: 48
Info (21057): Implemented 11035 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 27 input pins
    Info (21059): Implemented 144 output pins
    Info (21060): Implemented 49 bidirectional pins
    Info (21061): Implemented 10323 logic cells
    Info (21064): Implemented 488 RAM segments
    Info (21065): Implemented 3 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 198 warnings
    Info: Peak virtual memory: 5079 megabytes
    Info: Processing ended: Wed Dec 30 23:02:44 2020
    Info: Elapsed time: 00:01:48
    Info: Total CPU time (on all processors): 00:02:12


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/MyCode/Verilog/ECE385/finalproj/final/final.map.smsg.


