// Seed: 227574170
module module_0 #(
    parameter id_16 = 32'd22
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  parameter id_16 = 1;
  wire id_17;
  defparam id_16.id_16 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd23
) (
    input uwire id_0,
    input supply0 id_1
    , id_12 = -1,
    input wor _id_2,
    output supply1 id_3,
    input tri0 id_4,
    output wor id_5,
    input wire id_6,
    input tri id_7,
    input supply1 id_8,
    input tri id_9,
    input tri0 id_10
);
  wire [id_2 : -1  ==  -1  +  -1] id_13;
  assign id_3 = id_2 ? 1 : 1;
  module_0 modCall_1 (
      id_13,
      id_12,
      id_13,
      id_12,
      id_13,
      id_12,
      id_12,
      id_13,
      id_12,
      id_12,
      id_13,
      id_13,
      id_13,
      id_12,
      id_12
  );
endmodule
