

@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 55 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 89 clock pin(s) of sequential element(s)
0 instances converted, 89 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@KP:ckid0_2       clk_50M             Unconstrained_port     55         cnt[24:0]      
=======================================================================================
=============================================================== Gated/Generated Clocks ===============================================================
Clock Tree ID     Driving Element      Drive Element Type     Unconverted Fanout     Sample Instance        Explanation                               
------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       wr_spi_0.Q[0]        dffr                   12                     spi0.inbufffullp_0     Derived clock on input (not legal for GCC)
@KP:ckid0_3       rd_spi_0.Q[0]        dffr                   1                      spi0.charreceivedn     Derived clock on input (not legal for GCC)
@KP:ckid0_5       clk_ssd1306.Q[0]     dffre                  76                     wr_spi_0               Derived clock on input (not legal for GCC)
======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

