// Seed: 4192408313
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  module_0 modCall_1 ();
  output wire id_2;
  input wire id_1;
  parameter id_6 = 1 + (-1);
endmodule
module module_2 (
    input supply0 id_0,
    output tri0 id_1,
    input wor id_2,
    input wire id_3,
    input wor id_4,
    input wand id_5,
    input supply1 id_6
    , id_28,
    input supply1 id_7,
    input tri id_8,
    output logic id_9,
    output logic id_10,
    input tri1 id_11,
    output tri0 id_12,
    input wor id_13
    , id_29,
    input tri id_14,
    output logic id_15,
    input tri0 id_16,
    input tri0 id_17,
    input wire id_18,
    output uwire id_19,
    output logic id_20,
    input wire id_21,
    input supply1 id_22,
    input tri id_23,
    input tri1 id_24,
    output wire id_25,
    output wor id_26
);
  always @(id_8)
    if (-1 <= 1'b0)
      if (1) begin : LABEL_0
        id_10 <= 1;
        id_20 <= -1'b0;
        if (1) id_9 <= 1;
      end else cover (-1);
    else id_15 = -1;
  module_0 modCall_1 ();
endmodule
