
---------- Begin Simulation Statistics ----------
final_tick                               1058405230000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  70191                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701636                       # Number of bytes of host memory used
host_op_rate                                    70421                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 15755.67                       # Real time elapsed on the host
host_tick_rate                               67176144                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105899741                       # Number of instructions simulated
sim_ops                                    1109525118                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.058405                       # Number of seconds simulated
sim_ticks                                1058405230000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.275009                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              139964960                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           164133621                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         10972873                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        223658669                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          22043856                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22175736                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          131880                       # Number of indirect misses.
system.cpu0.branchPred.lookups              287627719                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1863035                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811474                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7587232                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260700585                       # Number of branches committed
system.cpu0.commit.bw_lim_events             35522857                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441413                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      106449271                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050816208                       # Number of instructions committed
system.cpu0.commit.committedOps            1052630209                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1885957514                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.558141                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.382685                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1397741991     74.11%     74.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    290334725     15.39%     89.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     68079519      3.61%     93.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     62210444      3.30%     96.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     19636129      1.04%     97.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3480255      0.18%     97.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3284691      0.17%     97.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5666903      0.30%     98.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     35522857      1.88%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1885957514                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20858481                       # Number of function calls committed.
system.cpu0.commit.int_insts               1016003105                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326230471                       # Number of loads committed
system.cpu0.commit.membars                    3625355                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625364      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583959104     55.48%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030383      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811041      0.17%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328041933     31.16%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127162319     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052630209                       # Class of committed instruction
system.cpu0.commit.refs                     455204287                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050816208                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052630209                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.009212                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.009212                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            366873788                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3394038                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           138667072                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1178087958                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               702487366                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                820027095                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7602597                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             11946907                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6950035                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  287627719                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                205157030                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1192713896                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4382374                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          124                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1196966089                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          110                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               21976512                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.136232                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         700238461                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         162008816                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.566930                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1903940881                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.629632                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.878814                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1043808447     54.82%     54.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               642326056     33.74%     88.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               131032997      6.88%     95.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                65886442      3.46%     98.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12043073      0.63%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6538092      0.34%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  380941      0.02%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1816616      0.10%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  108217      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1903940881                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      32                       # number of floating regfile writes
system.cpu0.idleCycles                      207371689                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7696527                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               273762229                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.544514                       # Inst execution rate
system.cpu0.iew.exec_refs                   515205411                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 143177799                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              293959316                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            370946382                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1816656                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3358804                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           144804975                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1159060443                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            372027612                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5534809                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1149638544                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1432117                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5045683                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7602597                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              8737704                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       138851                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        21337462                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        42423                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        15815                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      7351170                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     44715911                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     15831159                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         15815                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1167445                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       6529082                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                489938986                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1136737743                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.848682                       # average fanout of values written-back
system.cpu0.iew.wb_producers                415802468                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.538403                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1136907245                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1401644343                       # number of integer regfile reads
system.cpu0.int_regfile_writes              727975876                       # number of integer regfile writes
system.cpu0.ipc                              0.497708                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.497708                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626864      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            624288278     54.04%     54.36% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8036885      0.70%     55.05% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811575      0.16%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           375634274     32.52%     87.73% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          141775403     12.27%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             22      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1155173354                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     78                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                153                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           66                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                85                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2427825                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002102                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 485224     19.99%     19.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     19.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1668819     68.74%     88.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               273779     11.28%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1153974237                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4216855481                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1136737677                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1265505217                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1153618199                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1155173354                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5442244                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      106430230                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           140221                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           831                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     22685706                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1903940881                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.606728                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.820622                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1069746888     56.19%     56.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          579628732     30.44%     86.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          205870632     10.81%     97.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           37144891      1.95%     99.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7253884      0.38%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3026437      0.16%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             832165      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             270042      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             167210      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1903940881                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.547135                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         17120037                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3476812                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           370946382                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          144804975                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1519                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      2111312570                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     5498468                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              315973557                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670657499                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              12740651                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               711439567                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              18757128                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                46034                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1428491248                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1170080064                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          752375457                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                816776586                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              19729953                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7602597                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             51843973                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                81717953                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1428491192                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        304601                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4718                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 28024316                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4717                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3009495001                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2336165013                       # The number of ROB writes
system.cpu0.timesIdled                       21840564                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1475                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            95.105357                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9787919                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10291659                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1932560                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         19052957                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            330650                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         475062                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          144412                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20762700                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4865                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811198                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1133608                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12203740                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1418651                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434274                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       22998839                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55083533                       # Number of instructions committed
system.cpu1.commit.committedOps              56894909                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    337503838                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.168576                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.824747                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    314720153     93.25%     93.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11105661      3.29%     96.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3541982      1.05%     97.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3584226      1.06%     98.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       986776      0.29%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       333320      0.10%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1701789      0.50%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       111280      0.03%     99.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1418651      0.42%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    337503838                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              502682                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52980632                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16126948                       # Number of loads committed
system.cpu1.commit.membars                    3622525                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622525      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32015839     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17938146     31.53%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3318258      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56894909                       # Class of committed instruction
system.cpu1.commit.refs                      21256416                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55083533                       # Number of Instructions Simulated
system.cpu1.committedOps                     56894909                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.201053                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.201053                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            297131642                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               804831                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8791364                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              87628048                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10723583                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 27319342                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1134315                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1162897                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4859630                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20762700                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9370099                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    328564385                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                90388                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     101711219                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3866534                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.060785                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10670840                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10118569                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.297770                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         341168512                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.309802                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.818927                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               282447841     82.79%     82.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                30668087      8.99%     91.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16896652      4.95%     96.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6744457      1.98%     98.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1957740      0.57%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1560502      0.46%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  889654      0.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     110      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3469      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           341168512                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         407401                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1203169                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14916550                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.190938                       # Inst execution rate
system.cpu1.iew.exec_refs                    22739539                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5235672                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              251555219                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22581913                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2719794                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2145801                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7143170                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           79885622                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17503867                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           805424                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             65219705                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1941800                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1985239                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1134315                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5708822                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        37013                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          365255                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        10000                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          801                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         3389                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6454965                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2013702                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           801                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       211756                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        991413                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 38623098                       # num instructions consuming a value
system.cpu1.iew.wb_count                     64680890                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.837915                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 32362883                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.189360                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      64700173                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                81431357                       # number of integer regfile reads
system.cpu1.int_regfile_writes               43022590                       # number of integer regfile writes
system.cpu1.ipc                              0.161263                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.161263                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622631      5.49%      5.49% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             39512012     59.84%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19451679     29.46%     94.79% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3438661      5.21%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              66025129                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2029808                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030743                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 380416     18.74%     18.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1454918     71.68%     90.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               194471      9.58%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              64432291                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         475399550                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     64680878                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        102876971                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  71727403                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 66025129                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8158219                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       22990712                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           150999                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2723945                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     15070694                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    341168512                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.193526                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.656534                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          301110885     88.26%     88.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26326973      7.72%     95.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7109112      2.08%     98.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2952845      0.87%     98.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2574609      0.75%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             465750      0.14%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             465435      0.14%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             101623      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              61280      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      341168512                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.193296                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16177782                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1948328                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22581913                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7143170                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    106                       # number of misc regfile reads
system.cpu1.numCycles                       341575913                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1775225284                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              270334948                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             37999835                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10781694                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13291159                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1979460                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                51510                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            103941070                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              84362163                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           56844259                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 27998570                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              14313338                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1134315                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             28385277                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                18844424                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       103941058                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         24243                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               606                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 23565683                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           606                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   415978688                       # The number of ROB reads
system.cpu1.rob.rob_writes                  163458743                       # The number of ROB writes
system.cpu1.timesIdled                          15313                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6247044                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1565035                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             8614606                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              27264                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1862962                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9002882                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      17973034                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       172497                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        35016                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     64287484                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5214594                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    128557274                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5249610                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1058405230000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6378003                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2825259                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6144786                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              379                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            286                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2624089                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2624083                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6378003                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           232                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     26975120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               26975120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    756950080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               756950080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              558                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9002989                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9002989    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9002989                       # Request fanout histogram
system.membus.respLayer1.occupancy        46836845596                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         31329853527                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1058405230000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1058405230000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1058405230000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1058405230000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1058405230000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1058405230000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1058405230000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1058405230000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1058405230000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1058405230000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  8                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       687309000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   591405201.907852                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value     10459500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1380601500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1055655994000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2749236000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1058405230000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    176803418                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       176803418                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    176803418                       # number of overall hits
system.cpu0.icache.overall_hits::total      176803418                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     28353612                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      28353612                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     28353612                       # number of overall misses
system.cpu0.icache.overall_misses::total     28353612                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 406796414494                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 406796414494                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 406796414494                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 406796414494                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    205157030                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    205157030                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    205157030                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    205157030                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.138204                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.138204                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.138204                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.138204                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 14347.251930                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14347.251930                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 14347.251930                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14347.251930                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3580                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               53                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    67.547170                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26481229                       # number of writebacks
system.cpu0.icache.writebacks::total         26481229                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1872348                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1872348                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1872348                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1872348                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26481264                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26481264                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26481264                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26481264                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 360388957497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 360388957497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 360388957497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 360388957497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.129078                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.129078                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.129078                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.129078                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13609.205267                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13609.205267                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13609.205267                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13609.205267                       # average overall mshr miss latency
system.cpu0.icache.replacements              26481229                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    176803418                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      176803418                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     28353612                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     28353612                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 406796414494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 406796414494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    205157030                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    205157030                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.138204                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.138204                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 14347.251930                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14347.251930                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1872348                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1872348                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26481264                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26481264                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 360388957497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 360388957497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.129078                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.129078                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13609.205267                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13609.205267                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1058405230000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999941                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          203284462                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26481230                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.676549                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999941                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        436795322                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       436795322                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1058405230000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    419512051                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       419512051                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    419512051                       # number of overall hits
system.cpu0.dcache.overall_hits::total      419512051                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     50448949                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      50448949                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     50448949                       # number of overall misses
system.cpu0.dcache.overall_misses::total     50448949                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1385440584107                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1385440584107                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1385440584107                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1385440584107                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    469961000                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    469961000                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    469961000                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    469961000                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.107347                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.107347                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.107347                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.107347                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 27462.228878                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27462.228878                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 27462.228878                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27462.228878                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      8114761                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       558108                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           159742                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           7081                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.799170                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    78.817681                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     35978762                       # number of writebacks
system.cpu0.dcache.writebacks::total         35978762                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     15220434                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     15220434                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     15220434                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     15220434                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     35228515                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     35228515                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     35228515                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     35228515                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 657453359070                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 657453359070                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 657453359070                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 657453359070                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.074961                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.074961                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.074961                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.074961                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18662.534003                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18662.534003                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18662.534003                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18662.534003                       # average overall mshr miss latency
system.cpu0.dcache.replacements              35978762                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    303246759                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      303246759                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     39554999                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     39554999                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 872613196500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 872613196500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    342801758                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    342801758                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.115387                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.115387                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22060.756379                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22060.756379                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8985944                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8985944                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     30569055                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     30569055                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 492221094000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 492221094000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.089174                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.089174                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16101.940148                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16101.940148                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    116265292                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     116265292                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     10893950                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     10893950                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 512827387607                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 512827387607                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127159242                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127159242                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.085672                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.085672                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 47074.512698                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 47074.512698                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6234490                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6234490                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4659460                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4659460                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 165232265070                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 165232265070                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.036643                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036643                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 35461.676905                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 35461.676905                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1740                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1740                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1413                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1413                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    101350500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    101350500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.448145                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.448145                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 71727.176221                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 71727.176221                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1397                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1397                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1075500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1075500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005075                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005075                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 67218.750000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 67218.750000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2956                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2956                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          144                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          144                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       578000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       578000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3100                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3100                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.046452                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.046452                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4013.888889                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4013.888889                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          144                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          144                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       434000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       434000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.046452                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.046452                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3013.888889                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3013.888889                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1051828                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1051828                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       759646                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       759646                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  65512155500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  65512155500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811474                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811474                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.419352                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.419352                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86240.374464                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86240.374464                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       759646                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       759646                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  64752509500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  64752509500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.419352                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.419352                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85240.374464                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85240.374464                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1058405230000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.988116                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          456556265                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         35987861                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.686396                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.988116                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999629                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999629                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        979545347                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       979545347                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1058405230000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26054140                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            33456035                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               17957                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              248210                       # number of demand (read+write) hits
system.l2.demand_hits::total                 59776342                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26054140                       # number of overall hits
system.l2.overall_hits::.cpu0.data           33456035                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              17957                       # number of overall hits
system.l2.overall_hits::.cpu1.data             248210                       # number of overall hits
system.l2.overall_hits::total                59776342                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            427123                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2521964                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2630                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1539007                       # number of demand (read+write) misses
system.l2.demand_misses::total                4490724                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           427123                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2521964                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2630                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1539007                       # number of overall misses
system.l2.overall_misses::total               4490724                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  34899831497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 250933793661                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    241720500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 159947060611                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     446022406269                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  34899831497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 250933793661                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    241720500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 159947060611                       # number of overall miss cycles
system.l2.overall_miss_latency::total    446022406269                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26481263                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        35977999                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           20587                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1787217                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             64267066                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26481263                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       35977999                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          20587                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1787217                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            64267066                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.016129                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.070097                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.127751                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.861119                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.069876                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.016129                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.070097                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.127751                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.861119                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.069876                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81709.089646                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 99499.355923                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91908.935361                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103928.741462                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99320.823606                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81709.089646                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 99499.355923                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91908.935361                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103928.741462                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99320.823606                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             220520                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      7519                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      29.328368                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4467996                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2825259                       # number of writebacks
system.l2.writebacks::total                   2825259                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             26                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          67527                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             24                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           5315                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               72892                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            26                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         67527                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            24                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          5315                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              72892                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       427097                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2454437                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2606                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1533692                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4417832                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       427097                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2454437                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2606                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1533692                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4650854                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9068686                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  30627775998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 221747539337                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    214301000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 144291073620                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 396880689955                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  30627775998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 221747539337                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    214301000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 144291073620                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 436845349659                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 833726039614                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.016128                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.068220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.126585                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.858145                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.068742                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.016128                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.068220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.126585                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.858145                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.141109                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71711.522202                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90345.582037                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82233.691481                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94080.867358                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89836.075694                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71711.522202                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90345.582037                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82233.691481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94080.867358                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 93927.986056                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91934.602170                       # average overall mshr miss latency
system.l2.replacements                       14059931                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8664207                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8664207                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8664207                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8664207                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     55434223                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         55434223                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     55434223                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     55434223                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4650854                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4650854                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 436845349659                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 436845349659                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 93927.986056                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 93927.986056                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   11                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            76                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 80                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       183000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       183000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           87                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               91                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.873563                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.879121                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2407.894737                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2287.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           76                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            80                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1526500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        79000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1605500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.873563                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.879121                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20085.526316                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19750                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20068.750000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu1.data           29                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               29                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu1.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           29                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           29                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       581500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       581500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20051.724138                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20051.724138                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3864584                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           122775                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3987359                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1544819                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1114654                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2659473                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 150980909144                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 114119642936                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  265100552080                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5409403                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1237429                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6646832                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.285580                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.900782                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.400111                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97733.721002                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102381.225866                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99681.610635                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        33565                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         2326                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            35891                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1511254                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1112328                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2623582                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 133318338217                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 102823826439                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 236142164656                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.279375                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.898902                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.394712                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88217.029180                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92440.203284                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90007.541085                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26054140                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         17957                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26072097                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       427123                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2630                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           429753                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  34899831497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    241720500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  35141551997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26481263                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        20587                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26501850                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.016129                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.127751                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.016216                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81709.089646                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91908.935361                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81771.510605                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           26                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           24                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            50                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       427097                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2606                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       429703                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  30627775998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    214301000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  30842076998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.016128                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.126585                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.016214                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71711.522202                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82233.691481                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71775.335518                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     29591451                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       125435                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          29716886                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       977145                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       424353                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1401498                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  99952884517                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  45827417675                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 145780302192                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     30568596                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       549788                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      31118384                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.031966                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.771848                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.045038                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 102290.739365                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 107993.622468                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104017.488567                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        33962                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         2989                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        36951                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       943183                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       421364                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1364547                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  88429201120                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  41467247181                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 129896448301                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.030855                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.766412                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.043850                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 93756.143951                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 98411.936428                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95193.824984                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           50                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                50                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          322                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           19                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             341                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      7380993                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       427992                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      7808985                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          372                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           19                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           391                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.865591                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.872123                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 22922.338509                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 22525.894737                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 22900.249267                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          101                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            8                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          109                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          221                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           11                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          232                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4355996                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       221999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4577995                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.594086                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.578947                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.593350                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19710.389140                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20181.727273                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19732.737069                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1058405230000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1058405230000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999906                       # Cycle average of tags in use
system.l2.tags.total_refs                   132874616                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  14060090                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.450481                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      33.745840                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.500254                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       14.419284                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.011721                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.869149                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    13.453658                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.527279                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.023441                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.225301                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000183                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.013580                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.210213                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.093750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1040988226                       # Number of tag accesses
system.l2.tags.data_accesses               1040988226                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1058405230000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      27334208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     157126464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        166784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      98158144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    293347904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          576133504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     27334208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       166784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      27500992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    180816576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       180816576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         427097                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2455101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2606                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1533721                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4583561                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9002086                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2825259                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2825259                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         25825844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        148455865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           157580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         92741552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    277160293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             544341135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     25825844                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       157580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         25983424                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      170838702                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            170838702                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      170838702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        25825844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       148455865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          157580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        92741552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    277160293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            715179837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2714742.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    427097.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2320513.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2606.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1511770.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4579742.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009088922750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       166772                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       166772                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            16608914                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2553436                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9002086                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2825259                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9002086                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2825259                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 160358                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                110517                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            373118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            380047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            433416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2034378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            569475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            756451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            463399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            464476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            523386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            463178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           426775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           392963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           426244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           372916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           372247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           389259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            135132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            136784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            128809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            120188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            184739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            208435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            199440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            217175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            231821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            219019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           174223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           154061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           179439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           140052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           138882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           146521                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 340694061929                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                44208640000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            506476461929                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     38532.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57282.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6449755                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1602237                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                59.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9002086                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2825259                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2785507                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1447729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  612669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  501004                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  435040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  376344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  346811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  322751                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  290673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  255387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 254752                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 420950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 247373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 169190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 147492                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 118587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  82929                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  24369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  16221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  69624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 151194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 168271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 170363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 169717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 169516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 169992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 170000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 171097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 176768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 170379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 170106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 167540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 165483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 165090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 165718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3504441                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    211.049365                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   121.092460                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   281.908952                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2065024     58.93%     58.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       676668     19.31%     78.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       180703      5.16%     83.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       101638      2.90%     86.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        83672      2.39%     88.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        63805      1.82%     90.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        38754      1.11%     91.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        37229      1.06%     92.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       256948      7.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3504441                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       166772                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      53.016819                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.450939                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    463.418457                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       166767    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-24575            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::180224-188415            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        166772                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       166772                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.278032                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.258822                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.833416                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           147131     88.22%     88.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2154      1.29%     89.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11523      6.91%     96.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3848      2.31%     98.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1419      0.85%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              422      0.25%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              161      0.10%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               65      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               37      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        166772                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              565870592                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                10262912                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               173742080                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               576133504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            180816576                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       534.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       164.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    544.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    170.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1058405160500                       # Total gap between requests
system.mem_ctrls.avgGap                      89487.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     27334208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    148512832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       166784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     96753280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    293103488                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    173742080                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 25825843.661033309996                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 140317553.041569918394                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 157580.476052636281                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 91414211.927127391100                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 276929364.757579684258                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 164154593.227019488811                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       427097                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2455101                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2606                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1533721                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4583561                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2825259                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  13005819414                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 121248764191                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    105127125                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  80849620673                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 291267130526                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 25398058479010                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30451.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49386.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40340.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52714.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     63546.04                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8989639.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11754139320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6247446645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         24040151520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7224573960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     83549244480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     230289654090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     212499478560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       575604688575                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        543.841501                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 549413156252                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  35342320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 473649753748                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          13267676520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7051906950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         39089786400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6946264440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     83549244480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     391069311840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      77106082560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       618080273190                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        583.973185                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 195768625775                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  35342320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 827294284225                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                173                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10197893063.218391                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   47226982360.984856                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     95.40%     95.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.15%     96.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.15%     97.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.15%     98.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3.5e+11-4e+11            1      1.15%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        34000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 352882738500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   171188533500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 887216696500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1058405230000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9346106                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9346106                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9346106                       # number of overall hits
system.cpu1.icache.overall_hits::total        9346106                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        23993                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         23993                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        23993                       # number of overall misses
system.cpu1.icache.overall_misses::total        23993                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    583530499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    583530499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    583530499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    583530499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9370099                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9370099                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9370099                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9370099                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002561                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002561                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002561                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002561                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 24320.864377                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 24320.864377                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 24320.864377                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 24320.864377                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          321                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          107                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        20555                       # number of writebacks
system.cpu1.icache.writebacks::total            20555                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3406                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3406                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3406                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3406                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        20587                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        20587                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        20587                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        20587                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    477876000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    477876000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    477876000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    477876000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002197                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002197                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002197                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002197                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 23212.512751                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 23212.512751                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 23212.512751                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 23212.512751                       # average overall mshr miss latency
system.cpu1.icache.replacements                 20555                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9346106                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9346106                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        23993                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        23993                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    583530499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    583530499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9370099                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9370099                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002561                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002561                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 24320.864377                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 24320.864377                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3406                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3406                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        20587                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        20587                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    477876000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    477876000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002197                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002197                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 23212.512751                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 23212.512751                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1058405230000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.396215                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9000065                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            20555                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           437.852834                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        400694500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.396215                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.949882                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.949882                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18760785                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18760785                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1058405230000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15782292                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15782292                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15782292                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15782292                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4507664                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4507664                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4507664                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4507664                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 462456113377                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 462456113377                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 462456113377                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 462456113377                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20289956                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20289956                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20289956                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20289956                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.222162                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.222162                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.222162                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.222162                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 102593.297410                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 102593.297410                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 102593.297410                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 102593.297410                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1874350                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       444858                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            34811                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           5214                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    53.843613                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    85.319908                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1787017                       # number of writebacks
system.cpu1.dcache.writebacks::total          1787017                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3418916                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3418916                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3418916                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3418916                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1088748                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1088748                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1088748                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1088748                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 105050312716                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 105050312716                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 105050312716                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 105050312716                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053659                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053659                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053659                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053659                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 96487.261254                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 96487.261254                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 96487.261254                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 96487.261254                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1787017                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14279943                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14279943                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2692188                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2692188                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 224054525000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 224054525000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16972131                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16972131                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.158624                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.158624                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 83223.952042                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 83223.952042                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2141885                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2141885                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       550303                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       550303                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  48485502000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  48485502000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032424                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032424                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 88106.919279                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88106.919279                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1502349                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1502349                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1815476                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1815476                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 238401588377                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 238401588377                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3317825                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3317825                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.547189                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.547189                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 131316.298523                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 131316.298523                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1277031                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1277031                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       538445                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       538445                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  56564810716                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  56564810716                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.162289                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.162289                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 105052.160789                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 105052.160789                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          296                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          296                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          163                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          163                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4537500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4537500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          459                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          459                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.355120                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.355120                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27837.423313                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27837.423313                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          161                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          161                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         6000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         6000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.004357                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.004357                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          301                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          301                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          142                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          142                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1399000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1399000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          443                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          443                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.320542                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.320542                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9852.112676                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9852.112676                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          142                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          142                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1257000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1257000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.320542                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.320542                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8852.112676                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8852.112676                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1103257                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1103257                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       707941                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       707941                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  62104919500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  62104919500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.390869                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.390869                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 87726.123363                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 87726.123363                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       707941                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       707941                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  61396978500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  61396978500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.390869                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.390869                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 86726.123363                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 86726.123363                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1058405230000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.732375                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18681797                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1796561                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.398643                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        400706000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.732375                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.929137                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.929137                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         46000701                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        46000701                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1058405230000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          57621190                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11489466                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     55603340                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11234672                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8535494                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             386                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           286                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            672                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6664750                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6664750                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26501850                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     31119341                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          391                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          391                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     79443754                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    107945531                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        61729                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5371113                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             192822127                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3389599424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4605232064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2633088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    228750592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8226215168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        22614852                       # Total snoops (count)
system.tol2bus.snoopTraffic                 182024576                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         86883913                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.063024                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.244659                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               81443171     93.74%     93.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5405726      6.22%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  35016      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           86883913                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       128547499363                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       53983559238                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       39760078476                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2695464042                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          30914931                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4275187082500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59801                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703488                       # Number of bytes of host memory used
host_op_rate                                    59867                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 61849.04                       # Real time elapsed on the host
host_tick_rate                               52010213                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3698661421                       # Number of instructions simulated
sim_ops                                    3702689401                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.216782                       # Number of seconds simulated
sim_ticks                                3216781852500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            96.037779                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              213284073                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           222083512                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12860512                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        248044124                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            330533                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         341850                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           11317                       # Number of indirect misses.
system.cpu0.branchPred.lookups              249059860                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         9315                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        201135                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         12848079                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 171945304                       # Number of branches committed
system.cpu0.commit.bw_lim_events             38596578                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         610406                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      230457341                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1295316614                       # Number of instructions committed
system.cpu0.commit.committedOps            1295517812                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   6378534690                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.203106                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.066047                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   6040667117     94.70%     94.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    136147016      2.13%     96.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     25776241      0.40%     97.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     10038950      0.16%     97.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      8097706      0.13%     97.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7288319      0.11%     97.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     83362920      1.31%     98.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     28559843      0.45%     99.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     38596578      0.61%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   6378534690                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 426145015                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              682989                       # Number of function calls committed.
system.cpu0.commit.int_insts               1076106714                       # Number of committed integer instructions.
system.cpu0.commit.loads                    353841390                       # Number of loads committed
system.cpu0.commit.membars                     398709                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       399720      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       671166479     51.81%     51.84% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          12663      0.00%     51.84% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1996      0.00%     51.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     169396280     13.08%     64.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     64.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      37190263      2.87%     67.79% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     12404992      0.96%     68.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      12377649      0.96%     69.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     12405379      0.96%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      197076237     15.21%     85.87% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        715702      0.06%     85.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    156966288     12.12%     98.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     25403170      1.96%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1295517812                       # Class of committed instruction
system.cpu0.commit.refs                     380161397                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1295316614                       # Number of Instructions Simulated
system.cpu0.committedOps                   1295517812                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.966447                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.966447                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           5928181560                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                12490                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           183929163                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1641747251                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                91853671                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                273022405                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13751059                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                18727                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles            108985947                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  249059860                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 48461354                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   6348397449                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               389240                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           87                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1890311092                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  51                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               27526984                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.038715                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          53633563                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         213614606                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.293840                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        6415794642                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.294680                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.829682                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              5241609809     81.70%     81.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               889617416     13.87%     95.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                41794128      0.65%     96.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               177244656      2.76%     98.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 9765207      0.15%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  743194      0.01%     99.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                42263276      0.66%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                12743995      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   12961      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          6415794642                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                457356462                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               409879649                       # number of floating regfile writes
system.cpu0.idleCycles                       17326363                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13557123                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               188770059                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.381426                       # Inst execution rate
system.cpu0.iew.exec_refs                  1478011770                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  26775642                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             2765178341                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            415792262                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            291712                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         10967320                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            31090010                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1522875201                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts           1451236128                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         11632709                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2453760617                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              21893238                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1765375908                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13751059                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1812336519                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked    106743422                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          395962                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          146                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      1034262                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     61950872                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4770003                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       1034262                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      4034411                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9522712                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1181660368                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1369360455                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.826691                       # average fanout of values written-back
system.cpu0.iew.wb_producers                976867965                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.212861                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1371476556                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2566638313                       # number of integer regfile reads
system.cpu0.int_regfile_writes              746481795                       # number of integer regfile writes
system.cpu0.ipc                              0.201351                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.201351                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           402683      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            731919630     29.69%     29.70% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               13306      0.00%     29.70% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1997      0.00%     29.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          171337300      6.95%     36.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                995      0.00%     36.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt           41311779      1.68%     38.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          12928194      0.52%     38.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     38.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           12377649      0.50%     39.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          12772882      0.52%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           890001638     36.10%     75.97% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             725559      0.03%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      565718571     22.95%     98.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      25881142      1.05%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2465393325                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              967744156                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         1810855782                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    435534795                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         587673405                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  337381969                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.136847                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               10709278      3.17%      3.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      3.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 8197      0.00%      3.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                74629      0.02%      3.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               69148      0.02%      3.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             56184494     16.65%     19.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               44952      0.01%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead             201247345     59.65%     79.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9702      0.00%     79.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         69034224     20.46%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1834628455                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        9880178568                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    933825660                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1163592363                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1522026417                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2465393325                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             848784                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      227357392                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          7071088                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        238378                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    215222325                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   6415794642                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.384269                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.165725                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         5547846853     86.47%     86.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          293313348      4.57%     91.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          143102080      2.23%     93.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           85145690      1.33%     94.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          190782518      2.97%     97.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5          106553919      1.66%     99.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           23106672      0.36%     99.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7           11649448      0.18%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8           14294114      0.22%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     6415794642                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.383234                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16909236                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        10863703                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           415792262                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           31090010                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              459171441                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             243775557                       # number of misc regfile writes
system.cpu0.numCycles                      6433121005                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      442826                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             4844330017                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1097501581                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             307473741                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               139253276                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             927823981                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              7967719                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2243857643                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1576460921                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1338951511                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                309183052                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2238483                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13751059                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles           1108816066                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               241449935                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        572363370                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1671494273                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        461172                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             11155                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                706086508                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         11151                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  7865842129                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3089252724                       # The number of ROB writes
system.cpu0.timesIdled                         162323                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2963                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            95.091063                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              213656573                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           224686282                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         12799201                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        248175041                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            302292                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         306402                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4110                       # Number of indirect misses.
system.cpu1.branchPred.lookups              249108111                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3302                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        198763                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         12792508                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 172197164                       # Number of branches committed
system.cpu1.commit.bw_lim_events             38503546                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         607151                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      229890791                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts          1297445066                       # Number of instructions committed
system.cpu1.commit.committedOps            1297646471                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   6374880441                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.203556                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.068097                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   6037652270     94.71%     94.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    135348549      2.12%     96.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     25555748      0.40%     97.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9991690      0.16%     97.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      8005505      0.13%     97.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      7236529      0.11%     97.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     83127905      1.30%     98.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     29458699      0.46%     99.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     38503546      0.60%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   6374880441                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 426946112                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              619871                       # Number of function calls committed.
system.cpu1.commit.int_insts               1077928678                       # Number of committed integer instructions.
system.cpu1.commit.loads                    354610579                       # Number of loads committed
system.cpu1.commit.membars                     398678                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       398678      0.03%      0.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       672587546     51.83%     51.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            976      0.00%     51.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     51.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     169881496     13.09%     64.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      37078976      2.86%     67.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     12350208      0.95%     68.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      12377600      0.95%     69.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     12350208      0.95%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      197249366     15.20%     85.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        463121      0.04%     85.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    157559976     12.14%     98.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     25347648      1.95%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total       1297646471                       # Class of committed instruction
system.cpu1.commit.refs                     380620111                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                 1297445066                       # Number of Instructions Simulated
system.cpu1.committedOps                   1297646471                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.944781                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.944781                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           5926658330                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 6753                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           184355857                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            1642983261                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                88999851                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                273531179                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              13688436                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                16248                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles            109151397                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  249108111                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 48043859                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   6347866947                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               365320                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1890839925                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               27390258                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.038829                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          50467117                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         213958865                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.294726                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        6412029193                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.294937                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.829217                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              5236512004     81.67%     81.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               890929257     13.89%     95.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                41629732      0.65%     96.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               177788508      2.77%     98.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 9690491      0.15%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  733436      0.01%     99.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                42064708      0.66%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                12677545      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3512      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          6412029193                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                457956897                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               410694186                       # number of floating regfile writes
system.cpu1.idleCycles                        3552537                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            13502537                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               188968456                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.381982                       # Inst execution rate
system.cpu1.iew.exec_refs                  1473427124                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  26460890                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             2770489653                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            416417362                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            288936                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         10955866                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            30758350                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         1524449727                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts           1446966234                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         11574715                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           2450635020                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              22127109                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents           1759880215                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              13688436                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           1807117541                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked    106330594                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          387226                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation      1027351                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     61806783                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      4748818                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents       1027351                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4016690                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9485847                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers               1183101476                       # num instructions consuming a value
system.cpu1.iew.wb_count                   1371184144                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.827404                       # average fanout of values written-back
system.cpu1.iew.wb_producers                978902862                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.213727                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    1373289405                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              2563904636                       # number of integer regfile reads
system.cpu1.int_regfile_writes              747564313                       # number of integer regfile writes
system.cpu1.ipc                              0.202233                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.202233                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           400981      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            733122848     29.77%     29.79% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 981      0.00%     29.79% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     29.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          171811422      6.98%     36.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     36.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt           41183679      1.67%     38.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          12869167      0.52%     38.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     38.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           12377600      0.50%     39.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          12716272      0.52%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           886985676     36.02%     76.01% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             469418      0.02%     76.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      564447820     22.92%     98.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      25823199      1.05%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            2462209735                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              966564572                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         1808584670                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    436288347                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         588112956                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  336392915                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.136622                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               10793579      3.21%      3.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 8170      0.00%      3.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt               110090      0.03%      3.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               68872      0.02%      3.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             56276265     16.73%     19.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               45246      0.01%     20.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead             200263798     59.53%     79.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  125      0.00%     79.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         68826767     20.46%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            1831637097                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        9871330261                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    934895797                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1164166172                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                1523603484                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               2462209735                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             846243                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      226803256                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          7073353                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        239092                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    214894009                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   6412029193                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.383999                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.165421                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         5544816234     86.48%     86.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          293356777      4.58%     91.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          143100496      2.23%     93.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           85307668      1.33%     94.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          190222347      2.97%     97.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5          106003597      1.65%     99.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           23138089      0.36%     99.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7           11678825      0.18%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8           14405160      0.22%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     6412029193                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.383786                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16829078                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        10824057                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           416417362                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           30758350                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              459817094                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             244038488                       # number of misc regfile writes
system.cpu1.numCycles                      6415581730                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    17852738                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             4843499520                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps           1099654761                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             306462945                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               136452945                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             927278695                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              8026317                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           2246031244                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            1577846518                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         1340489812                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                309755524                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2253486                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              13688436                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles           1108254446                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               240835051                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        572711339                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      1673319905                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        378322                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             11277                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                705837555                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         11268                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  7863862378                       # The number of ROB reads
system.cpu1.rob.rob_writes                 3092265289                       # The number of ROB writes
system.cpu1.timesIdled                          34625                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        114656471                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             33787942                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           173434103                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             152013                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              49546366                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    301715220                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     598365283                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     10244302                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      4765795                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    252980324                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    225630589                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    505784605                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      230396384                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3216781852500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          299065630                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5027036                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1692                       # Transaction distribution
system.membus.trans_dist::CleanEvict        291625221                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           277807                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4990                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2362906                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2359020                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     299065631                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    899789933                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              899789933                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  19613016192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             19613016192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           216095                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         301711334                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               301711334    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           301711334                       # Request fanout histogram
system.membus.respLayer1.occupancy       1564346905084                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             48.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        713567333409                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              22.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   3216781852500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3216781852500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3216781852500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3216781852500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3216781852500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   3216781852500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3216781852500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3216781852500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3216781852500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3216781852500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1004                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          502                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    441561.752988                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   230088.131105                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          502    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      1084500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            502                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   3216560188500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    221664000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3216781852500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     48299430                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        48299430                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     48299430                       # number of overall hits
system.cpu0.icache.overall_hits::total       48299430                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       161923                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        161923                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       161923                       # number of overall misses
system.cpu0.icache.overall_misses::total       161923                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  12547148498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  12547148498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  12547148498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  12547148498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     48461353                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     48461353                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     48461353                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     48461353                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.003341                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003341                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.003341                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003341                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 77488.364828                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 77488.364828                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 77488.364828                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 77488.364828                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3298                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               61                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    54.065574                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       148639                       # number of writebacks
system.cpu0.icache.writebacks::total           148639                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        13284                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        13284                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        13284                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        13284                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       148639                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       148639                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       148639                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       148639                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  11576023999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  11576023999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  11576023999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  11576023999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003067                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003067                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003067                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003067                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 77880.125667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 77880.125667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 77880.125667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 77880.125667                       # average overall mshr miss latency
system.cpu0.icache.replacements                148639                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     48299430                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       48299430                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       161923                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       161923                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  12547148498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  12547148498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     48461353                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     48461353                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.003341                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003341                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 77488.364828                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 77488.364828                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        13284                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        13284                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       148639                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       148639                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  11576023999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  11576023999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003067                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003067                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 77880.125667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 77880.125667                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3216781852500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           48448287                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           148671                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           325.875840                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         97071345                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        97071345                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3216781852500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    178576984                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       178576984                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    178576984                       # number of overall hits
system.cpu0.dcache.overall_hits::total      178576984                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    225713297                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     225713297                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    225713297                       # number of overall misses
system.cpu0.dcache.overall_misses::total    225713297                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 17756856605929                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 17756856605929                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 17756856605929                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 17756856605929                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    404290281                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    404290281                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    404290281                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    404290281                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.558295                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.558295                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.558295                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.558295                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 78669.962479                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 78669.962479                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 78669.962479                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 78669.962479                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   4904039038                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       790765                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs        107969968                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          12810                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    45.420399                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    61.730289                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks    126116579                       # number of writebacks
system.cpu0.dcache.writebacks::total        126116579                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     99439424                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     99439424                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     99439424                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     99439424                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data    126273873                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total    126273873                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data    126273873                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total    126273873                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 11443108330058                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 11443108330058                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 11443108330058                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 11443108330058                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.312335                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.312335                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.312335                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.312335                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 90621.345954                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90621.345954                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 90621.345954                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90621.345954                       # average overall mshr miss latency
system.cpu0.dcache.replacements             126116461                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    160041677                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      160041677                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    218136320                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    218136320                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 17406723496000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 17406723496000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    378177997                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    378177997                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.576809                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.576809                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 79797.456453                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 79797.456453                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     93469601                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     93469601                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data    124666719                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total    124666719                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 11340016159000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 11340016159000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.329651                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.329651                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 90962.658278                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 90962.658278                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     18535307                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      18535307                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7576977                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7576977                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 350133109929                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 350133109929                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     26112284                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     26112284                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.290169                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.290169                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 46210.132343                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 46210.132343                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5969823                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5969823                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1607154                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1607154                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 103092171058                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 103092171058                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.061548                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.061548                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 64145.795025                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64145.795025                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5456                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5456                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1672                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1672                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     64493000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     64493000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7128                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7128                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.234568                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.234568                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 38572.368421                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 38572.368421                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1588                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1588                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           84                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           84                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1324000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1324000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.011785                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.011785                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 15761.904762                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15761.904762                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4255                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4255                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2298                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2298                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     10613000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     10613000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6553                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6553                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.350679                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.350679                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4618.363795                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4618.363795                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2298                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2298                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      8315000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      8315000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.350679                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.350679                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3618.363795                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3618.363795                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         5014                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           5014                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       196121                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       196121                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   6676002500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   6676002500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       201135                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       201135                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.975071                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.975071                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 34040.222618                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 34040.222618                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       196121                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       196121                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   6479881500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   6479881500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.975071                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.975071                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 33040.222618                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 33040.222618                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3216781852500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.975821                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          305152933                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs        126345991                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.415217                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.975821                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999244                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999244                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        935356153                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       935356153                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3216781852500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                7903                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            12634676                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                4135                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            12700320                       # number of demand (read+write) hits
system.l2.demand_hits::total                 25347034                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               7903                       # number of overall hits
system.l2.overall_hits::.cpu0.data           12634676                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               4135                       # number of overall hits
system.l2.overall_hits::.cpu1.data           12700320                       # number of overall hits
system.l2.overall_hits::total                25347034                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            140737                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data         113480008                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             30845                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data         113217003                       # number of demand (read+write) misses
system.l2.demand_misses::total              226868593                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           140737                       # number of overall misses
system.l2.overall_misses::.cpu0.data        113480008                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            30845                       # number of overall misses
system.l2.overall_misses::.cpu1.data        113217003                       # number of overall misses
system.l2.overall_misses::total             226868593                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  11246802979                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 11049334941602                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2549538461                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 11023938744708                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     22087070027750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  11246802979                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 11049334941602                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2549538461                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 11023938744708                       # number of overall miss cycles
system.l2.overall_miss_latency::total    22087070027750                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          148640                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data       126114684                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           34980                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data       125917323                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            252215627                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         148640                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data      126114684                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          34980                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data      125917323                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           252215627                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.946831                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.899816                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.881790                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.899138                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.899503                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.946831                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.899816                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.881790                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.899138                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.899503                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 79913.618871                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 97368.119163                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 82656.458454                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 97369.992604                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97356.226068                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 79913.618871                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 97368.119163                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 82656.458454                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 97369.992604                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97356.226068                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           30056313                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   1331032                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      22.581210                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  75815077                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5027024                       # number of writebacks
system.l2.writebacks::total                   5027024                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            209                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        1496000                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            649                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        1509825                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             3006683                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           209                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       1496000                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           649                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       1509825                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            3006683                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       140528                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data    111984008                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        30196                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data    111707178                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         223861910                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       140528                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data    111984008                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        30196                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data    111707178                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     81938963                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        305800873                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9827651486                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 9846637747220                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2223951463                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 9823456863366                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 19682146213535                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9827651486                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 9846637747220                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2223951463                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 9823456863366                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 7290490509480                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 26972636723015                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.945425                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.887954                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.863236                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.887147                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.887581                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.945425                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.887954                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.863236                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.887147                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.212458                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 69933.760432                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87928.963457                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 73650.531958                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 87939.352146                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87920.925063                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 69933.760432                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87928.963457                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 73650.531958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 87939.352146                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 88974.649453                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88203.269201                       # average overall mshr miss latency
system.l2.replacements                      522646242                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6743799                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6743799                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           12                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             12                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      6743811                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6743811                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           12                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           12                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    235606047                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        235606047                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks         1692                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total           1692                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    235607739                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    235607739                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000007                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000007                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks         1692                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total         1692                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000007                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000007                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     81938963                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       81938963                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 7290490509480                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 7290490509480                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 88974.649453                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 88974.649453                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            7854                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            8111                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                15965                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         36248                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         34789                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              71037                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    381504969                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    394849978                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    776354947                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        44102                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        42900                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            87002                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.821913                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.810932                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.816498                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 10524.855689                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 11349.851332                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 10928.881386                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data         3460                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data         3587                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total            7047                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        32788                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        31202                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         63990                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    862720513                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    827267010                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1689987523                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.743458                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.727319                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.735500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 26312.081036                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 26513.268701                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 26410.181638                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           42                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          153                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              195                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       172500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        62000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       234500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           44                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          157                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            201                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.954545                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.974522                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.970149                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4107.142857                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data   405.228758                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1202.564103                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           40                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          152                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          192                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       813000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      3072000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      3885000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.909091                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.968153                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.955224                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20325                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20210.526316                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20234.375000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           400908                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           387179                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                788087                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1189733                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1174761                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2364494                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  98383823466                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  97100878809                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  195484702275                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1590641                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1561940                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3152581                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.747958                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.752117                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.750018                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 82694.035944                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 82655.858348                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82675.068017                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         3123                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         3198                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             6321                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1186610                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1171563                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2358173                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  86336712968                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  85191107311                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 171527820279                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.745995                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.750069                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.748013                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 72759.131448                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 72715.771419                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72737.589769                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          7903                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          4135                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              12038                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       140737                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        30845                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           171582                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  11246802979                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2549538461                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  13796341440                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       148640                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        34980                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         183620                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.946831                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.881790                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.934441                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 79913.618871                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 82656.458454                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80406.694409                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          209                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          649                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           858                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       140528                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        30196                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       170724                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9827651486                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2223951463                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  12051602949                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.945425                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.863236                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.929768                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 69933.760432                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 73650.531958                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70591.146816                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12233768                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     12313141                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          24546909                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data    112290275                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data    112042242                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       224332517                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 10950951118136                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 10926837865899                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 21877788984035                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data    124524043                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data    124355383                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     248879426                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.901756                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.900984                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.901370                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 97523.593367                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 97524.270051                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97523.931335                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      1492877                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      1506627                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      2999504                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data    110797398                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data    110535615                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    221333013                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 9760301034252                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 9738265756055                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 19498566790307                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.889767                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.888869                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.889318                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88091.428232                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 88100.706329                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88096.061794                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 3216781852500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3216781852500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   569145127                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 522646306                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.088968                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      38.257760                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.027027                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.563112                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.015026                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.657623                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.479451                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.597778                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000422                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.040049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000235                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.041525                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.319991                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.062500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                4479906594                       # Number of tag accesses
system.l2.tags.data_accesses               4479906594                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3216781852500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       8993728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    7167359616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1932544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    7149657600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   4963234112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        19291177600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      8993728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1932544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      10926272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    321730304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       321730304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         140527                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data      111989994                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          30196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data      111713400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     77550533                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           301424650                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5027036                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5027036                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2795877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2228114913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           600769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       2222611892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1542919085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5997042536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2795877                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       600769                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3396647                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      100016202                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            100016202                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      100016202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2795877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2228114913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          600769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      2222611892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1542919085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           6097058739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3361100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    140528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples 111117643.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     30196.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples 110843219.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  76715421.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002420432250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       209656                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       209656                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           477895384                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3166778                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   301424651                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5028728                       # Number of write requests accepted
system.mem_ctrls.readBursts                 301424651                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5028728                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                2577644                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1667628                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          13354114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          11259499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          11000169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           9945482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          10717147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           9621320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           9208049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          25878916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          32950731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          34748617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         25339129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         28855402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         25734052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         19295057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         16316520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         14622803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            170194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            170416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            169796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            214539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            249047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            256771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            213519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            212002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            262788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            234269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           272063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           214337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           210634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           170252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           170102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           170361                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.82                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 9617807374467                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               1494235035000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            15221188755717                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32183.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50933.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                239539081                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3069240                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.32                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             301424651                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5028728                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                17130621                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                31635906                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                46282408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                50082503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                36166651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                26008204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                18388581                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                13350425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                10287915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 8705403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                8557491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               12300101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                7319645                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                4252927                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                3323232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                2481515                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                1647564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 768048                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 126640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  31227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 128638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 184370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 210507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 216484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 218426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 218192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 217760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 219590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 221468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 223581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 214218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 213208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 213094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 212294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 211873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 211853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     59599779                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    324.519970                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   190.942319                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   334.653661                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     21484626     36.05%     36.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     13631386     22.87%     58.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      5869492      9.85%     68.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      3772247      6.33%     75.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      2710942      4.55%     79.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      2018570      3.39%     83.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      1587099      2.66%     85.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023      1268286      2.13%     87.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      7257131     12.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     59599779                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       209656                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1425.415504                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    306.226080                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2942.734964                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       151070     72.06%     72.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047        21017     10.02%     82.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071        10622      5.07%     87.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095         6285      3.00%     90.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119         4157      1.98%     92.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143         3026      1.44%     93.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167         2532      1.21%     94.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191         2162      1.03%     95.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215         1882      0.90%     96.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239         1494      0.71%     97.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263         1109      0.53%     97.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287          775      0.37%     98.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311          679      0.32%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335          541      0.26%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359          406      0.19%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-16383          343      0.16%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407          256      0.12%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431          182      0.09%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455          204      0.10%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479          180      0.09%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503          149      0.07%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21504-22527          120      0.06%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-23551          100      0.05%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23552-24575          102      0.05%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-25599           94      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::25600-26623           80      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-27647           55      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671           29      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-29695            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        209656                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       209656                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.031452                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.029261                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.281017                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           206393     98.44%     98.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1058      0.50%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1481      0.71%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              480      0.23%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              140      0.07%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               58      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               41      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        209656                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            19126208448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               164969216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               215109760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             19291177664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            321838592                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5945.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        66.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5997.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    100.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        46.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    46.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3216781898500                       # Total gap between requests
system.mem_ctrls.avgGap                      10496.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      8993792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   7111529152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1932544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   7093966016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   4909786944                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    215109760                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2795897.394475244451                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2210758913.127137660980                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 600769.367838256294                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 2205299066.359365463257                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1526303979.918389558792                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 66871105.926198333502                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       140528                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data    111989994                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        30196                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data    111713400                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     77550533                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5028728                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4019006163                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 5199124558431                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    971430042                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 5187368694362                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 4829705066719                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 80016644289475                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28599.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46424.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     32170.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     46434.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     62278.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15911905.41                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         268496408460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         142709236890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1412736900540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8899087320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     253929911040.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1459778272980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5957264640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       3552507081870                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1104.366800                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3462396290                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 107415360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 3105904096210                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         157045985040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          83471924415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        721030722300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8645802480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     253929911040.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1448889935760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      15126390720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2688140671755                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        835.661476                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  26893502878                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 107415360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 3082472989622                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2548                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1275                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7052254.509804                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   9518788.303261                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1275    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     69250500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1275                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   3207790228000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8991624500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3216781852500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     48006210                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        48006210                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     48006210                       # number of overall hits
system.cpu1.icache.overall_hits::total       48006210                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37649                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         37649                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37649                       # number of overall misses
system.cpu1.icache.overall_misses::total        37649                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2845459500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2845459500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2845459500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2845459500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     48043859                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     48043859                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     48043859                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     48043859                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000784                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000784                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000784                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000784                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 75578.620946                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 75578.620946                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 75578.620946                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 75578.620946                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           62                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    20.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        34980                       # number of writebacks
system.cpu1.icache.writebacks::total            34980                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2669                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2669                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2669                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2669                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        34980                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        34980                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        34980                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        34980                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2652773500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2652773500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2652773500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2652773500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000728                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000728                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000728                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000728                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 75836.863922                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 75836.863922                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 75836.863922                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 75836.863922                       # average overall mshr miss latency
system.cpu1.icache.replacements                 34980                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     48006210                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       48006210                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37649                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        37649                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2845459500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2845459500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     48043859                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     48043859                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000784                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000784                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 75578.620946                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 75578.620946                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2669                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2669                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        34980                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        34980                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2652773500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2652773500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000728                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000728                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 75836.863922                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 75836.863922                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3216781852500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           48407818                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            35012                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1382.606478                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         96122698                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        96122698                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3216781852500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    177333326                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       177333326                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    177333326                       # number of overall hits
system.cpu1.dcache.overall_hits::total      177333326                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    227296824                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     227296824                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    227296824                       # number of overall misses
system.cpu1.dcache.overall_misses::total    227296824                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 17834931080480                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 17834931080480                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 17834931080480                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 17834931080480                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    404630150                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    404630150                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    404630150                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    404630150                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.561740                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.561740                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.561740                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.561740                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 78465.377415                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 78465.377415                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 78465.377415                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 78465.377415                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   4885662330                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       760981                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs        107556164                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          12250                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    45.424289                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    62.120898                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks    125907666                       # number of writebacks
system.cpu1.dcache.writebacks::total        125907666                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data    101224533                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total    101224533                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data    101224533                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total    101224533                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data    126072291                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total    126072291                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data    126072291                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total    126072291                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 11417803585698                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 11417803585698                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 11417803585698                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 11417803585698                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.311574                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.311574                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.311574                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.311574                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 90565.527882                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90565.527882                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 90565.527882                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90565.527882                       # average overall mshr miss latency
system.cpu1.dcache.replacements             125907570                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    159149835                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      159149835                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    219676953                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    219676953                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 17486946596000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 17486946596000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    378826788                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    378826788                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.579888                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.579888                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 79603.009588                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 79603.009588                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     95178404                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     95178404                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data    124498549                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total    124498549                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 11316381247000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 11316381247000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.328642                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.328642                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 90895.687845                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90895.687845                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     18183491                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      18183491                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      7619871                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      7619871                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 347984484480                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 347984484480                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     25803362                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     25803362                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.295305                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.295305                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 45668.028301                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 45668.028301                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      6046129                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      6046129                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1573742                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1573742                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 101422338698                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 101422338698                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.060990                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.060990                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 64446.611133                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 64446.611133                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         6731                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6731                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1734                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1734                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     82838000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     82838000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         8465                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8465                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.204843                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.204843                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 47772.779700                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 47772.779700                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1564                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1564                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          170                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          170                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1936000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1936000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.020083                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.020083                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 11388.235294                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11388.235294                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         4570                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4570                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2703                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2703                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     15252000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     15252000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7273                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7273                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.371649                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.371649                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5642.619312                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5642.619312                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2700                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2700                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     12552000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     12552000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.371236                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.371236                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4648.888889                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4648.888889                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         3916                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           3916                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       194847                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       194847                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   6664434999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   6664434999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       198763                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       198763                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.980298                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.980298                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 34203.426273                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 34203.426273                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       194847                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       194847                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   6469587999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   6469587999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.980298                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.980298                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 33203.426273                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 33203.426273                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3216781852500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.960246                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          303706687                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs        126144793                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.407604                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.960246                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998758                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998758                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        935834067                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       935834067                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3216781852500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         249348884                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11770835                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    245463648                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       517619688                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        140535223                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             494                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          294414                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4998                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         299412                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3325673                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3325673                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        183620                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    249165265                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       445918                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    378771801                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       104940                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    378162093                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             757484752                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19025792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  16142802880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4477440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  16116802944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            32283109056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       663853569                       # Total snoops (count)
system.tol2bus.snoopTraffic                 351132736                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        916395169                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.268230                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.454625                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              675356242     73.70%     73.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1              236273132     25.78%     99.48% # Request fanout histogram
system.tol2bus.snoop_fanout::2                4765795      0.52%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          916395169                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       505402838149                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      189813817129                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         223100207                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      189512297004                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          52836266                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           741426                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
