INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/spencer_stinson1/Documents/GitHub/Lab07/Lab07/Lab07.srcs/sources_1/new/add3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/spencer_stinson1/Documents/GitHub/Lab07/Lab07/Lab07.srcs/sim_1/new/add3_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3_testbench
