// Seed: 3757087544
module module_0 (
    input wand id_0
);
  id_2 :
  assert  property  (  @  (  posedge  id_0  or  negedge  -1  or  posedge  (  id_0  .  id_0  ==  ~ $realtime )  )  -1 'b0 ^  1 'b0 +  id_0  )
    @(posedge id_0, id_2 or id_2 or posedge 1) @(posedge -1) id_2 = 1;
endmodule
module module_1 #(
    parameter id_11 = 32'd94,
    parameter id_2  = 32'd99
) (
    output wand id_0,
    input supply1 id_1,
    input uwire _id_2,
    input uwire id_3,
    input wand id_4,
    output wand id_5,
    output uwire id_6,
    input wire id_7
);
  assign id_5 = id_3;
  wire id_9, id_10;
  logic _id_11;
  module_0 modCall_1 (id_3);
  wire [id_11 : id_2] id_12, id_13, id_14;
  assign id_9 = id_12;
  logic id_15;
  ;
  assign id_5 = id_14;
endmodule
