#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002ea98aacfd0 .scope module, "tb_instruction_fetch" "tb_instruction_fetch" 2 4;
 .timescale -9 -12;
P_000002ea98a7b9f0 .param/l "AWIDTH_INSTR" 0 2 7, +C4<00000000000000000000000000100000>;
P_000002ea98a7ba28 .param/l "DEPTH" 0 2 9, +C4<00000000000000000000000001000000>;
P_000002ea98a7ba60 .param/l "IWIDTH" 0 2 6, +C4<00000000000000000000000000100000>;
P_000002ea98a7ba98 .param/l "PC_WIDTH" 0 2 8, +C4<00000000000000000000000000100000>;
v000002ea98b04e40_0 .var "f_alu_pc_value", 31 0;
v000002ea98b05200_0 .var "f_change_pc", 0 0;
v000002ea98b058e0_0 .var "f_clk", 0 0;
v000002ea98b04300_0 .var "f_i_ack", 0 0;
v000002ea98b04bc0_0 .var "f_i_ce", 0 0;
v000002ea98b03d60_0 .var "f_i_flush", 0 0;
v000002ea98b04800_0 .var "f_i_instr", 31 0;
v000002ea98b04080_0 .var "f_i_stall", 0 0;
v000002ea98b044e0_0 .net "f_o_addr_instr", 31 0, v000002ea98aabbf0_0;  1 drivers
v000002ea98b048a0_0 .net "f_o_ce", 0 0, v000002ea98aabfb0_0;  1 drivers
v000002ea98b05700_0 .net "f_o_flush", 0 0, v000002ea98aab830_0;  1 drivers
v000002ea98b04a80_0 .net "f_o_instr", 31 0, v000002ea98aac190_0;  1 drivers
v000002ea98b04440_0 .net "f_o_stall", 0 0, v000002ea98aac230_0;  1 drivers
v000002ea98b043a0_0 .net "f_o_syn", 0 0, v000002ea98aac2d0_0;  1 drivers
v000002ea98b05980_0 .net "f_pc", 31 0, v000002ea98aac410_0;  1 drivers
v000002ea98b03e00_0 .var "f_rst", 0 0;
v000002ea98b04b20_0 .var/i "i", 31 0;
v000002ea98b04580 .array "mem", 63 0, 31 0;
v000002ea98b05160_0 .var/i "mem_ptr", 31 0;
S_000002ea98a7b360 .scope task, "do_flush" "do_flush" 2 103, 2 103 0, S_000002ea98aacfd0;
 .timescale -9 -12;
v000002ea98aac550_0 .var/i "cycles", 31 0;
v000002ea98aabab0_0 .var/i "i", 31 0;
E_000002ea98a81f00 .event posedge, v000002ea98aaba10_0;
TD_tb_instruction_fetch.do_flush ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ea98b03d60_0, 0, 1;
    %wait E_000002ea98a81f00;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002ea98aabab0_0, 0, 32;
T_0.0 ;
    %load/vec4 v000002ea98aabab0_0;
    %load/vec4 v000002ea98aac550_0;
    %cmp/s;
    %jmp/0xz T_0.1, 5;
    %wait E_000002ea98a81f00;
    %load/vec4 v000002ea98aabab0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002ea98aabab0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ea98b03d60_0, 0, 1;
    %wait E_000002ea98a81f00;
    %end;
S_000002ea98a92170 .scope task, "do_jump" "do_jump" 2 92, 2 92 0, S_000002ea98aacfd0;
 .timescale -9 -12;
v000002ea98aabd30_0 .var "pc", 31 0;
TD_tb_instruction_fetch.do_jump ;
    %load/vec4 v000002ea98aabd30_0;
    %store/vec4 v000002ea98b04e40_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ea98b05200_0, 0, 1;
    %wait E_000002ea98a81f00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ea98b05200_0, 0, 1;
    %wait E_000002ea98a81f00;
    %end;
S_000002ea98a92300 .scope task, "do_reset" "do_reset" 2 72, 2 72 0, S_000002ea98aacfd0;
 .timescale -9 -12;
v000002ea98aab970_0 .var/i "cycles", 31 0;
TD_tb_instruction_fetch.do_reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ea98b03e00_0, 0, 1;
    %load/vec4 v000002ea98aab970_0;
T_2.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.3, 5;
    %jmp/1 T_2.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002ea98a81f00;
    %jmp T_2.2;
T_2.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ea98b03e00_0, 0, 1;
    %wait E_000002ea98a81f00;
    %end;
S_000002ea98b039d0 .scope module, "dut" "instruction_fetch" 2 36, 3 4 0, S_000002ea98aacfd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "f_clk";
    .port_info 1 /INPUT 1 "f_rst";
    .port_info 2 /INPUT 32 "f_i_instr";
    .port_info 3 /OUTPUT 32 "f_o_instr";
    .port_info 4 /OUTPUT 32 "f_o_addr_instr";
    .port_info 5 /INPUT 1 "f_change_pc";
    .port_info 6 /INPUT 32 "f_alu_pc_value";
    .port_info 7 /OUTPUT 32 "f_pc";
    .port_info 8 /OUTPUT 1 "f_o_syn";
    .port_info 9 /INPUT 1 "f_i_ack";
    .port_info 10 /INPUT 1 "f_i_stall";
    .port_info 11 /OUTPUT 1 "f_o_ce";
    .port_info 12 /OUTPUT 1 "f_o_stall";
    .port_info 13 /INPUT 1 "f_i_flush";
    .port_info 14 /OUTPUT 1 "f_o_flush";
    .port_info 15 /INPUT 1 "f_i_ce";
P_000002ea98a53130 .param/l "AWIDTH_INSTR" 0 3 6, +C4<00000000000000000000000000100000>;
P_000002ea98a53168 .param/l "IWIDTH" 0 3 5, +C4<00000000000000000000000000100000>;
P_000002ea98a531a0 .param/l "PC_WIDTH" 0 3 7, +C4<00000000000000000000000000100000>;
L_000002ea98a7a3a0 .functor OR 1, v000002ea98aac230_0, v000002ea98b04080_0, C4<0>, C4<0>;
L_000002ea98a7a8e0 .functor AND 1, v000002ea98aac370_0, L_000002ea98b03f40, C4<1>, C4<1>;
L_000002ea98a7ad40 .functor OR 1, L_000002ea98a7a3a0, L_000002ea98a7a8e0, C4<0>, C4<0>;
v000002ea98aabc90_0 .net *"_ivl_1", 0 0, L_000002ea98a7a3a0;  1 drivers
v000002ea98aac4b0_0 .net *"_ivl_3", 0 0, L_000002ea98b03f40;  1 drivers
v000002ea98aab8d0_0 .net *"_ivl_5", 0 0, L_000002ea98a7a8e0;  1 drivers
v000002ea98aac0f0_0 .var "ce", 0 0;
v000002ea98aac5f0_0 .var "ce_d", 0 0;
v000002ea98aac730_0 .net "f_alu_pc_value", 31 0, v000002ea98b04e40_0;  1 drivers
v000002ea98aac050_0 .net "f_change_pc", 0 0, v000002ea98b05200_0;  1 drivers
v000002ea98aaba10_0 .net "f_clk", 0 0, v000002ea98b058e0_0;  1 drivers
v000002ea98aabdd0_0 .net "f_i_ack", 0 0, v000002ea98b04300_0;  1 drivers
v000002ea98aabb50_0 .net "f_i_ce", 0 0, v000002ea98b04bc0_0;  1 drivers
v000002ea98aabf10_0 .net "f_i_flush", 0 0, v000002ea98b03d60_0;  1 drivers
v000002ea98aac690_0 .net "f_i_instr", 31 0, v000002ea98b04800_0;  1 drivers
v000002ea98aabe70_0 .net "f_i_stall", 0 0, v000002ea98b04080_0;  1 drivers
v000002ea98aabbf0_0 .var "f_o_addr_instr", 31 0;
v000002ea98aabfb0_0 .var "f_o_ce", 0 0;
v000002ea98aab830_0 .var "f_o_flush", 0 0;
v000002ea98aac190_0 .var "f_o_instr", 31 0;
v000002ea98aac230_0 .var "f_o_stall", 0 0;
v000002ea98aac2d0_0 .var "f_o_syn", 0 0;
v000002ea98aac370_0 .var "f_o_syn_r", 0 0;
v000002ea98aac410_0 .var "f_pc", 31 0;
v000002ea98b03cc0_0 .net "f_rst", 0 0, v000002ea98b03e00_0;  1 drivers
v000002ea98b03ea0_0 .var "init_done", 0 0;
v000002ea98b04d00_0 .var "prev_pc", 31 0;
v000002ea98b04260_0 .net "stall", 0 0, L_000002ea98a7ad40;  1 drivers
E_000002ea98a81f40/0 .event negedge, v000002ea98b03cc0_0;
E_000002ea98a81f40/1 .event posedge, v000002ea98aaba10_0;
E_000002ea98a81f40 .event/or E_000002ea98a81f40/0, E_000002ea98a81f40/1;
L_000002ea98b03f40 .reduce/nor v000002ea98b04300_0;
S_000002ea98b05c80 .scope task, "introduce_stall" "introduce_stall" 2 82, 2 82 0, S_000002ea98aacfd0;
 .timescale -9 -12;
v000002ea98b05660_0 .var/i "cycles", 31 0;
TD_tb_instruction_fetch.introduce_stall ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ea98b04080_0, 0, 1;
    %load/vec4 v000002ea98b05660_0;
T_3.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.5, 5;
    %jmp/1 T_3.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002ea98a81f00;
    %jmp T_3.4;
T_3.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ea98b04080_0, 0, 1;
    %wait E_000002ea98a81f00;
    %end;
    .scope S_000002ea98b039d0;
T_4 ;
    %wait E_000002ea98a81f40;
    %load/vec4 v000002ea98b03cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ea98aac230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ea98aac0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ea98aac5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ea98aabfb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ea98aab830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ea98aac230_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ea98aac190_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ea98aac410_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ea98b04d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ea98aabbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ea98aac370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ea98aac2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ea98b03ea0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002ea98b03ea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ea98b03ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ea98aac0f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ea98aac2d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ea98aac370_0, 0;
    %load/vec4 v000002ea98aac410_0;
    %addi 4, 0, 32;
    %assign/vec4 v000002ea98aac410_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000002ea98aabf10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ea98aac0f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ea98aac230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ea98aab830_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v000002ea98aac050_0;
    %flag_set/vec4 9;
    %jmp/1 T_4.9, 9;
    %load/vec4 v000002ea98aabdd0_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_4.9;
    %flag_get/vec4 9;
    %jmp/0 T_4.8, 9;
    %load/vec4 v000002ea98aabe70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_4.10, 9;
    %load/vec4 v000002ea98aac230_0;
    %or;
T_4.10;
    %nor/r;
    %and;
T_4.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ea98aac0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ea98aac230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ea98aab830_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v000002ea98aabb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ea98aac0f0_0, 0;
T_4.11 ;
T_4.7 ;
T_4.5 ;
    %load/vec4 v000002ea98aac2d0_0;
    %nor/r;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_4.18, 12;
    %load/vec4 v000002ea98aac0f0_0;
    %and;
T_4.18;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_4.17, 11;
    %load/vec4 v000002ea98aabdd0_0;
    %nor/r;
    %and;
T_4.17;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.16, 10;
    %load/vec4 v000002ea98aabe70_0;
    %nor/r;
    %and;
T_4.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.15, 9;
    %load/vec4 v000002ea98aac230_0;
    %nor/r;
    %and;
T_4.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ea98aac2d0_0, 0;
    %load/vec4 v000002ea98aac410_0;
    %addi 4, 0, 32;
    %assign/vec4 v000002ea98aac410_0, 0;
    %jmp T_4.14;
T_4.13 ;
    %load/vec4 v000002ea98aabdd0_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.21, 8;
    %load/vec4 v000002ea98aabf10_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.21;
    %jmp/0xz  T_4.19, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ea98aac2d0_0, 0;
T_4.19 ;
T_4.14 ;
    %load/vec4 v000002ea98aac0f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.26, 10;
    %load/vec4 v000002ea98aabdd0_0;
    %and;
T_4.26;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.25, 9;
    %load/vec4 v000002ea98b04260_0;
    %nor/r;
    %and;
T_4.25;
    %flag_set/vec4 8;
    %jmp/1 T_4.24, 8;
    %load/vec4 v000002ea98b04260_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_4.28, 11;
    %load/vec4 v000002ea98aabfb0_0;
    %nor/r;
    %and;
T_4.28;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.27, 10;
    %load/vec4 v000002ea98aac0f0_0;
    %and;
T_4.27;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.24;
    %jmp/0xz  T_4.22, 8;
    %load/vec4 v000002ea98b04d00_0;
    %assign/vec4 v000002ea98aabbf0_0, 0;
    %load/vec4 v000002ea98aac690_0;
    %assign/vec4 v000002ea98aac190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ea98aab830_0, 0;
T_4.22 ;
    %load/vec4 v000002ea98b04260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.29, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ea98aabfb0_0, 0;
    %jmp T_4.30;
T_4.29 ;
    %load/vec4 v000002ea98aac5f0_0;
    %assign/vec4 v000002ea98aabfb0_0, 0;
T_4.30 ;
    %load/vec4 v000002ea98aabdd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.31, 8;
    %load/vec4 v000002ea98aac410_0;
    %assign/vec4 v000002ea98b04d00_0, 0;
    %load/vec4 v000002ea98aac050_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.35, 8;
    %load/vec4 v000002ea98aabf10_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.35;
    %jmp/0xz  T_4.33, 8;
    %load/vec4 v000002ea98aac730_0;
    %assign/vec4 v000002ea98aac410_0, 0;
    %jmp T_4.34;
T_4.33 ;
    %load/vec4 v000002ea98aac0f0_0;
    %assign/vec4 v000002ea98aac5f0_0, 0;
T_4.34 ;
T_4.31 ;
    %load/vec4 v000002ea98aac2d0_0;
    %assign/vec4 v000002ea98aac370_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002ea98aacfd0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ea98b058e0_0, 0, 1;
T_5.0 ;
    %delay 5000, 0;
    %load/vec4 v000002ea98b058e0_0;
    %inv;
    %store/vec4 v000002ea98b058e0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_000002ea98aacfd0;
T_6 ;
    %vpi_call 2 67 "$dumpfile", "./waveform/fetch_instruction.vcd" {0 0 0};
    %vpi_call 2 68 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002ea98aacfd0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000002ea98aacfd0;
T_7 ;
    %wait E_000002ea98a81f40;
    %load/vec4 v000002ea98b03e00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ea98b04800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ea98b04300_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ea98b05160_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002ea98b043a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %ix/getv/s 4, v000002ea98b05160_0;
    %load/vec4a v000002ea98b04580, 4;
    %assign/vec4 v000002ea98b04800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ea98b04300_0, 0;
    %load/vec4 v000002ea98b05160_0;
    %cmpi/s 63, 0, 32;
    %jmp/0xz  T_7.4, 5;
    %load/vec4 v000002ea98b05160_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002ea98b05160_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ea98b05160_0, 0;
T_7.5 ;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ea98b04300_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002ea98aacfd0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ea98b04b20_0, 0, 32;
T_8.0 ;
    %load/vec4 v000002ea98b04b20_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 268435456, 0, 32;
    %load/vec4 v000002ea98b04b20_0;
    %add;
    %ix/getv/s 4, v000002ea98b04b20_0;
    %store/vec4a v000002ea98b04580, 4, 0;
    %load/vec4 v000002ea98b04b20_0;
    %addi 1, 0, 32;
    %store/vec4 v000002ea98b04b20_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000002ea98aacfd0;
T_9 ;
    %vpi_call 2 146 "$display", "TIME clk rst | pc    addr_req  instr_in   syn ack stall_i stall_o ce out_flush" {0 0 0};
    %vpi_call 2 147 "$display", "--------------------------------------------------------------------------" {0 0 0};
T_9.0 ;
    %wait E_000002ea98a81f00;
    %vpi_call 2 149 "$display", "%4t  %b   %h | %h | %h | %h | %b | %b   |   %b   |   %b  |  %b", $time, v000002ea98b058e0_0, v000002ea98b03e00_0, v000002ea98b05980_0, v000002ea98b044e0_0, v000002ea98b04800_0, v000002ea98b043a0_0, v000002ea98b04300_0, v000002ea98b04080_0, v000002ea98b04440_0, v000002ea98b048a0_0, v000002ea98b05700_0 {0 0 0};
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_000002ea98aacfd0;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ea98b04800_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ea98b04300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ea98b04080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ea98b05200_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ea98b04e40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ea98b03d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ea98b04bc0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000002ea98aab970_0, 0, 32;
    %fork TD_tb_instruction_fetch.do_reset, S_000002ea98a92300;
    %join;
    %pushi/vec4 6, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002ea98a81f00;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %vpi_call 2 173 "$display", ">>> Introduce stall (4 cycles)" {0 0 0};
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000002ea98b05660_0, 0, 32;
    %fork TD_tb_instruction_fetch.introduce_stall, S_000002ea98b05c80;
    %join;
    %pushi/vec4 4, 0, 32;
T_10.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.3, 5;
    %jmp/1 T_10.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002ea98a81f00;
    %jmp T_10.2;
T_10.3 ;
    %pop/vec4 1;
    %vpi_call 2 180 "$display", ">>> Jump to 0x100" {0 0 0};
    %pushi/vec4 256, 0, 32;
    %store/vec4 v000002ea98aabd30_0, 0, 32;
    %fork TD_tb_instruction_fetch.do_jump, S_000002ea98a92170;
    %join;
    %pushi/vec4 6, 0, 32;
T_10.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.5, 5;
    %jmp/1 T_10.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002ea98a81f00;
    %jmp T_10.4;
T_10.5 ;
    %pop/vec4 1;
    %vpi_call 2 187 "$display", ">>> Flush for 2 cycles" {0 0 0};
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000002ea98aac550_0, 0, 32;
    %fork TD_tb_instruction_fetch.do_flush, S_000002ea98a7b360;
    %join;
    %pushi/vec4 8, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002ea98a81f00;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %vpi_call 2 193 "$display", "TEST COMPLETE" {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 194 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\test\tb_fetch_instruction.v";
    "././source/fetch_instruction.v";
