module counter( input clk,input rst,input [3:0] direction,output reg [3:0] count,output reg [3:0] overflow ); 
	assign overflow = (count == 4'b1111); 
	always @(posedge clk) begin 
		if(rst) 
			count <= 0; 
		else if(direction == 1'b0) begin 
			if(count == 4'b0000) 
				count <= 4'b1111; 
			else 
				count <= count - 1; 
		end 
		else begin 
			if(count == 4'b1111) 
				count <= 4'b0000; 
			else 
				count <= count + 1; 
		end 
	end 
endmodule