<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p979" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_979{left:783px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_979{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_979{left:684px;bottom:1141px;letter-spacing:-0.15px;}
#t4_979{left:96px;bottom:1088px;}
#t5_979{left:122px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-1.09px;}
#t6_979{left:122px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-0.41px;}
#t7_979{left:96px;bottom:1046px;}
#t8_979{left:122px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#t9_979{left:122px;bottom:1030px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#ta_979{left:122px;bottom:1013px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#tb_979{left:122px;bottom:996px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tc_979{left:122px;bottom:979px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#td_979{left:96px;bottom:956px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#te_979{left:96px;bottom:940px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tf_979{left:70px;bottom:913px;}
#tg_979{left:96px;bottom:917px;letter-spacing:-0.18px;}
#th_979{left:165px;bottom:917px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ti_979{left:70px;bottom:890px;}
#tj_979{left:96px;bottom:894px;letter-spacing:-0.16px;}
#tk_979{left:174px;bottom:894px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tl_979{left:96px;bottom:877px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tm_979{left:70px;bottom:850px;}
#tn_979{left:96px;bottom:854px;letter-spacing:-0.16px;word-spacing:-0.86px;}
#to_979{left:460px;bottom:854px;letter-spacing:-0.14px;word-spacing:-0.75px;}
#tp_979{left:96px;bottom:837px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tq_979{left:70px;bottom:811px;}
#tr_979{left:96px;bottom:814px;letter-spacing:-0.2px;}
#ts_979{left:153px;bottom:814px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tt_979{left:96px;bottom:797px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tu_979{left:96px;bottom:781px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#tv_979{left:96px;bottom:756px;}
#tw_979{left:122px;bottom:756px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tx_979{left:122px;bottom:739px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#ty_979{left:96px;bottom:715px;}
#tz_979{left:122px;bottom:715px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t10_979{left:122px;bottom:698px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t11_979{left:70px;bottom:672px;}
#t12_979{left:96px;bottom:675px;letter-spacing:-0.2px;}
#t13_979{left:201px;bottom:675px;letter-spacing:-0.15px;word-spacing:-0.79px;}
#t14_979{left:96px;bottom:658px;letter-spacing:-0.1px;word-spacing:-0.53px;}
#t15_979{left:70px;bottom:632px;}
#t16_979{left:96px;bottom:635px;letter-spacing:-0.19px;}
#t17_979{left:181px;bottom:635px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t18_979{left:70px;bottom:609px;}
#t19_979{left:96px;bottom:613px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t1a_979{left:216px;bottom:613px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t1b_979{left:96px;bottom:596px;letter-spacing:-0.13px;word-spacing:-0.89px;}
#t1c_979{left:96px;bottom:579px;letter-spacing:-0.13px;}
#t1d_979{left:70px;bottom:553px;}
#t1e_979{left:96px;bottom:556px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t1f_979{left:216px;bottom:556px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t1g_979{left:96px;bottom:539px;letter-spacing:-0.11px;word-spacing:-0.52px;}
#t1h_979{left:70px;bottom:513px;}
#t1i_979{left:96px;bottom:516px;letter-spacing:-0.16px;word-spacing:-1.03px;}
#t1j_979{left:194px;bottom:516px;letter-spacing:-0.14px;word-spacing:-1px;}
#t1k_979{left:473px;bottom:516px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#t1l_979{left:96px;bottom:499px;letter-spacing:-0.14px;word-spacing:-1.25px;}
#t1m_979{left:96px;bottom:483px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1n_979{left:70px;bottom:456px;}
#t1o_979{left:96px;bottom:460px;letter-spacing:-0.16px;word-spacing:-0.98px;}
#t1p_979{left:194px;bottom:460px;letter-spacing:-0.14px;word-spacing:-1.02px;}
#t1q_979{left:96px;bottom:443px;letter-spacing:-0.15px;word-spacing:-0.6px;}
#t1r_979{left:96px;bottom:426px;letter-spacing:-0.09px;}
#t1s_979{left:128px;bottom:426px;}
#t1t_979{left:141px;bottom:426px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1u_979{left:426px;bottom:426px;}
#t1v_979{left:439px;bottom:426px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1w_979{left:96px;bottom:409px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1x_979{left:96px;bottom:386px;letter-spacing:-0.14px;word-spacing:0.34px;}
#t1y_979{left:96px;bottom:370px;letter-spacing:-0.14px;word-spacing:-0.3px;}
#t1z_979{left:96px;bottom:353px;letter-spacing:-0.14px;}
#t20_979{left:70px;bottom:326px;}
#t21_979{left:96px;bottom:330px;letter-spacing:-0.16px;word-spacing:-1.03px;}
#t22_979{left:194px;bottom:330px;letter-spacing:-0.14px;word-spacing:-1px;}
#t23_979{left:473px;bottom:330px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#t24_979{left:96px;bottom:313px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t25_979{left:70px;bottom:287px;}
#t26_979{left:96px;bottom:290px;letter-spacing:-0.16px;word-spacing:-0.76px;}
#t27_979{left:195px;bottom:290px;letter-spacing:-0.14px;word-spacing:-0.67px;}
#t28_979{left:70px;bottom:264px;}
#t29_979{left:96px;bottom:267px;letter-spacing:-0.18px;word-spacing:-0.47px;}
#t2a_979{left:167px;bottom:267px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t2b_979{left:96px;bottom:250px;letter-spacing:-0.14px;word-spacing:-0.75px;}
#t2c_979{left:96px;bottom:234px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t2d_979{left:96px;bottom:217px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t2e_979{left:70px;bottom:190px;}
#t2f_979{left:96px;bottom:194px;letter-spacing:-0.2px;}
#t2g_979{left:162px;bottom:194px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t2h_979{left:96px;bottom:177px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t2i_979{left:70px;bottom:151px;}
#t2j_979{left:96px;bottom:154px;letter-spacing:-0.15px;}
#t2k_979{left:156px;bottom:154px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t2l_979{left:96px;bottom:137px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t2m_979{left:397px;bottom:137px;}
#t2n_979{left:96px;bottom:113px;}
#t2o_979{left:122px;bottom:113px;letter-spacing:-0.17px;word-spacing:-0.19px;}

.s1_979{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_979{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_979{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_979{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s5_979{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s6_979{font-size:14px;font-family:Verdana-Italic_3eb;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts979" type="text/css" >

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_3eb;
	src: url("fonts/Verdana-Italic_3eb.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg979Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg979" style="-webkit-user-select: none;"><object width="935" height="1210" data="979/979.svg" type="image/svg+xml" id="pdf979" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_979" class="t s1_979">Vol. 3C </span><span id="t2_979" class="t s1_979">26-3 </span>
<span id="t3_979" class="t s2_979">VMX NON-ROOT OPERATION </span>
<span id="t4_979" class="t s3_979">— </span><span id="t5_979" class="t s3_979">If the “unconditional I/O exiting” VM-execution control is 1 and the “use I/O bitmaps” VM-execution control </span>
<span id="t6_979" class="t s3_979">is 0, the instruction causes a VM exit. </span>
<span id="t7_979" class="t s3_979">— </span><span id="t8_979" class="t s3_979">If the “use I/O bitmaps” VM-execution control is 1, the instruction causes a VM exit if it attempts to access </span>
<span id="t9_979" class="t s3_979">an I/O port corresponding to a bit set to 1 in the appropriate I/O bitmap (see Section 25.6.4). If an I/O </span>
<span id="ta_979" class="t s3_979">operation “wraps around” the 16-bit I/O-port space (accesses ports FFFFH and 0000H), the I/O instruction </span>
<span id="tb_979" class="t s3_979">causes a VM exit (the “unconditional I/O exiting” VM-execution control is ignored if the “use I/O bitmaps” </span>
<span id="tc_979" class="t s3_979">VM-execution control is 1). </span>
<span id="td_979" class="t s3_979">See Section 26.1.1 for information regarding the priority of VM exits relative to faults that may be caused by </span>
<span id="te_979" class="t s3_979">the INS and OUTS instructions. </span>
<span id="tf_979" class="t s4_979">• </span><span id="tg_979" class="t s5_979">INVLPG. </span><span id="th_979" class="t s3_979">The INVLPG instruction causes a VM exit if the “INVLPG exiting” VM-execution control is 1. </span>
<span id="ti_979" class="t s4_979">• </span><span id="tj_979" class="t s5_979">INVPCID. </span><span id="tk_979" class="t s3_979">The INVPCID instruction causes a VM exit if the “INVLPG exiting” and “enable INVPCID” </span>
<span id="tl_979" class="t s3_979">VM-execution controls are both 1. </span>
<span id="tm_979" class="t s4_979">• </span><span id="tn_979" class="t s5_979">LGDT, LIDT, LLDT, LTR, SGDT, SIDT, SLDT, STR. </span><span id="to_979" class="t s3_979">These instructions cause VM exits if the “descriptor-table </span>
<span id="tp_979" class="t s3_979">exiting” VM-execution control is 1. </span>
<span id="tq_979" class="t s4_979">• </span><span id="tr_979" class="t s5_979">LMSW. </span><span id="ts_979" class="t s3_979">In general, the LMSW instruction causes a VM exit if it would write, for any bit set in the low 4 bits of </span>
<span id="tt_979" class="t s3_979">the CR0 guest/host mask, a value different than the corresponding bit in the CR0 read shadow. LMSW never </span>
<span id="tu_979" class="t s3_979">clears bit 0 of CR0 (CR0.PE); thus, LMSW causes a VM exit if either of the following are true: </span>
<span id="tv_979" class="t s3_979">— </span><span id="tw_979" class="t s3_979">The bits in position 0 (corresponding to CR0.PE) are set in both the CR0 guest/host mask and the source </span>
<span id="tx_979" class="t s3_979">operand, and the bit in position 0 is clear in the CR0 read shadow. </span>
<span id="ty_979" class="t s3_979">— </span><span id="tz_979" class="t s3_979">For any bit position in the range 3:1, the bit in that position is set in the CR0 guest/host mask and the </span>
<span id="t10_979" class="t s3_979">values of the corresponding bits in the source operand and the CR0 read shadow differ. </span>
<span id="t11_979" class="t s4_979">• </span><span id="t12_979" class="t s5_979">LOADIWKEY. </span><span id="t13_979" class="t s3_979">The LOADIWKEY instruction causes a VM exit if the “LOADIWKEY exiting” VM-execution control </span>
<span id="t14_979" class="t s3_979">is 1. </span>
<span id="t15_979" class="t s4_979">• </span><span id="t16_979" class="t s5_979">MONITOR. </span><span id="t17_979" class="t s3_979">The MONITOR instruction causes a VM exit if the “MONITOR exiting” VM-execution control is 1. </span>
<span id="t18_979" class="t s4_979">• </span><span id="t19_979" class="t s5_979">MOV from CR3. </span><span id="t1a_979" class="t s3_979">The MOV from CR3 instruction causes a VM exit if the “CR3-store exiting” VM-execution </span>
<span id="t1b_979" class="t s3_979">control is 1. The first processors to support the virtual-machine extensions supported only the 1-setting of this </span>
<span id="t1c_979" class="t s3_979">control. </span>
<span id="t1d_979" class="t s4_979">• </span><span id="t1e_979" class="t s5_979">MOV from CR8. </span><span id="t1f_979" class="t s3_979">The MOV from CR8 instruction causes a VM exit if the “CR8-store exiting” VM-execution </span>
<span id="t1g_979" class="t s3_979">control is 1. </span>
<span id="t1h_979" class="t s4_979">• </span><span id="t1i_979" class="t s5_979">MOV to CR0. </span><span id="t1j_979" class="t s3_979">The MOV to CR0 instruction causes a VM </span><span id="t1k_979" class="t s3_979">exit unless the value of its source operand matches, for </span>
<span id="t1l_979" class="t s3_979">the position of each bit set in the CR0 guest/host mask, the corresponding bit in the CR0 read shadow. (If every </span>
<span id="t1m_979" class="t s3_979">bit is clear in the CR0 guest/host mask, MOV to CR0 cannot cause a VM exit.) </span>
<span id="t1n_979" class="t s4_979">• </span><span id="t1o_979" class="t s5_979">MOV to CR3. </span><span id="t1p_979" class="t s3_979">The MOV to CR3 instruction causes a VM exit unless the “CR3-load exiting” VM-execution control </span>
<span id="t1q_979" class="t s3_979">is 0 or the value of its source operand is equal to one of the CR3-target values specified in the VMCS. Only the </span>
<span id="t1r_979" class="t s3_979">first </span><span id="t1s_979" class="t s6_979">n </span><span id="t1t_979" class="t s3_979">CR3-target values are considered, where </span><span id="t1u_979" class="t s6_979">n </span><span id="t1v_979" class="t s3_979">is the CR3-target count. If the “CR3-load exiting” VM- </span>
<span id="t1w_979" class="t s3_979">execution control is 1 and the CR3-target count is 0, MOV to CR3 always causes a VM exit. </span>
<span id="t1x_979" class="t s3_979">The first processors to support the virtual-machine extensions supported only the 1-setting of the “CR3-load </span>
<span id="t1y_979" class="t s3_979">exiting” VM-execution control. These processors always consult the CR3-target controls to determine whether </span>
<span id="t1z_979" class="t s3_979">an execution of MOV to CR3 causes a VM exit. </span>
<span id="t20_979" class="t s4_979">• </span><span id="t21_979" class="t s5_979">MOV to CR4. </span><span id="t22_979" class="t s3_979">The MOV to CR4 instruction causes a VM </span><span id="t23_979" class="t s3_979">exit unless the value of its source operand matches, for </span>
<span id="t24_979" class="t s3_979">the position of each bit set in the CR4 guest/host mask, the corresponding bit in the CR4 read shadow. </span>
<span id="t25_979" class="t s4_979">• </span><span id="t26_979" class="t s5_979">MOV to CR8. </span><span id="t27_979" class="t s3_979">The MOV to CR8 instruction causes a VM exit if the “CR8-load exiting” VM-execution control is 1. </span>
<span id="t28_979" class="t s4_979">• </span><span id="t29_979" class="t s5_979">MOV DR. </span><span id="t2a_979" class="t s3_979">The MOV DR instruction causes a VM exit if the “MOV-DR exiting” VM-execution control is 1. Such </span>
<span id="t2b_979" class="t s3_979">VM exits represent an exception to the principles identified in Section 26.1.1 in that they take priority over the </span>
<span id="t2c_979" class="t s3_979">following: general-protection exceptions based on privilege level; and invalid-opcode exceptions that occur </span>
<span id="t2d_979" class="t s3_979">because CR4.DE=1 and the instruction specified access to DR4 or DR5. </span>
<span id="t2e_979" class="t s4_979">• </span><span id="t2f_979" class="t s5_979">MWAIT. </span><span id="t2g_979" class="t s3_979">The MWAIT instruction causes a VM exit if the “MWAIT exiting” VM-execution control is 1. If this </span>
<span id="t2h_979" class="t s3_979">control is 0, the behavior of the MWAIT instruction may be modified (see Section 26.3). </span>
<span id="t2i_979" class="t s4_979">• </span><span id="t2j_979" class="t s5_979">PAUSE. </span><span id="t2k_979" class="t s3_979">The behavior of each of this instruction depends on CPL and the settings of the “PAUSE exiting” and </span>
<span id="t2l_979" class="t s3_979">“PAUSE-loop exiting” VM-execution controls</span><span id="t2m_979" class="t s5_979">: </span>
<span id="t2n_979" class="t s3_979">— </span><span id="t2o_979" class="t s3_979">CPL = 0. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
