{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1759773901718 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759773901718 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 06 15:05:01 2025 " "Processing started: Mon Oct 06 15:05:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759773901718 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759773901718 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex_03_c_log -c ex_03_c_log " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex_03_c_log -c ex_03_c_log" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759773901718 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1759773902433 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1759773902433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercicio3c_top2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exercicio3c_top2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exercicio3c_top2-structural " "Found design unit 1: exercicio3c_top2-structural" {  } { { "exercicio3c_top2.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_04/Quartus/ex_03_c_log/exercicio3c_top2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759773916004 ""} { "Info" "ISGN_ENTITY_NAME" "1 exercicio3c_top2 " "Found entity 1: exercicio3c_top2" {  } { { "exercicio3c_top2.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_04/Quartus/ex_03_c_log/exercicio3c_top2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759773916004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759773916004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file basic_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-divisor " "Found design unit 1: divider-divisor" {  } { { "basic_divider.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_04/Quartus/ex_03_c_log/basic_divider.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759773916007 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "basic_divider.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_04/Quartus/ex_03_c_log/basic_divider.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759773916007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759773916007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce_v1-logic " "Found design unit 1: debounce_v1-logic" {  } { { "debounce_v1.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_04/Quartus/ex_03_c_log/debounce_v1.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759773916009 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce_v1 " "Found entity 1: debounce_v1" {  } { { "debounce_v1.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_04/Quartus/ex_03_c_log/debounce_v1.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759773916009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759773916009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_03_c_log.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex_03_c_log.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex_03_c_log-ff_t_arch " "Found design unit 1: ex_03_c_log-ff_t_arch" {  } { { "ex_03_c_log.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_04/Quartus/ex_03_c_log/ex_03_c_log.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759773916012 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex_03_c_log " "Found entity 1: ex_03_c_log" {  } { { "ex_03_c_log.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_04/Quartus/ex_03_c_log/ex_03_c_log.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759773916012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759773916012 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exercicio3c_top2 " "Elaborating entity \"exercicio3c_top2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1759773916055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:Divisor_inst " "Elaborating entity \"divider\" for hierarchy \"divider:Divisor_inst\"" {  } { { "exercicio3c_top2.vhd" "Divisor_inst" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_04/Quartus/ex_03_c_log/exercicio3c_top2.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759773916058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_v1 debounce_v1:Debouncer_inst " "Elaborating entity \"debounce_v1\" for hierarchy \"debounce_v1:Debouncer_inst\"" {  } { { "exercicio3c_top2.vhd" "Debouncer_inst" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_04/Quartus/ex_03_c_log/exercicio3c_top2.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759773916060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_03_c_log ex_03_c_log:FlipFlop_T_inst " "Elaborating entity \"ex_03_c_log\" for hierarchy \"ex_03_c_log:FlipFlop_T_inst\"" {  } { { "exercicio3c_top2.vhd" "FlipFlop_T_inst" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_04/Quartus/ex_03_c_log/exercicio3c_top2.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759773916061 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56 " "Implemented 56 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1759773916551 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1759773916551 ""} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Implemented 49 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1759773916551 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1759773916551 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759773916671 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 06 15:05:16 2025 " "Processing ended: Mon Oct 06 15:05:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759773916671 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759773916671 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759773916671 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1759773916671 ""}
