Language File-Name                IP                     Library         File-Path                                                                        
Verilog, xlx_k7v7_vivado_debug.v, xlx_k7v7_vivado_debug, xil_defaultlib, ./../../../../../../core_sources/chipscope_ila/vivado/sim/xlx_k7v7_vivado_debug.v
