<!doctype html>
<html lang="en">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1">

    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.1.3/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-1BmE4kWBq78iYhFldvKuhfTAU6auU8tT94WrHftjDbrCEXSU1oBoqyl2QvZ6jIW3" crossorigin="anonymous">
    <style>
      blockquote {
        padding-left: 1em;
        border-left: 1px solid;
      }
    </style>

    <title>
      
        PACT 2022 — October 10–12, 2022
      
    </title>
    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.1.3/dist/js/bootstrap.bundle.min.js" integrity="sha384-ka7Sk0Gln4gmtz2MlQnikT1wXgYsOg+OMhuP+IlRH9sENBO0LRn5q+8nbTov4+1p" crossorigin="anonymous"></script>
  </head>
  <body>
    <div class="container">
      <main>
        <h1>PACT 2022 Program</h1>

        

        <h2>Saturday, October 8, 2022</h2>

        
  <table class="table table-striped">
    <thead>
      <td>Time</td>
      <td>What</td>
      <td>Where</td>
    </thead>
    
        
      <tr>
        <td>13:15</td>
        <td><p>Registration opens</p>

              <p>
              Please allow sufficient time to clear building security.
              See <a href='attend.html#arrival'>here</a> for instructions.
              </p>
              </td>
        <td>DPI</td>
      </tr>


    
  <tr>
    <td>14:15–15:45</td>
    <td>Tutorial: <b><a href="#tut0-0">Memory-Centric Computing</a></b></td>
    <td>Orange & Blue Room, IC</td>
  </tr>

    
  <tr>
    <td>14:15–15:45</td>
    <td>Tutorial: <b><a href="#tut0-1">SHAD C++ Library</a></b></td>
    <td>Discovery Room, DPI</td>
  </tr>

    
  <tr>
    <td>14:15–15:45</td>
    <td>Tutorial: <b><a href="#tut0-2">NVMExplorer</a></b></td>
    <td>Classroom A, DPI</td>
  </tr>

    
  
      <tr>
        <td>15:45–16:15</td>
        <td>Coffee Break</td>
        <td>Discovery Room, DPI</td>
      </tr>


    
  <tr>
    <td>16:15–17:45</td>
    <td>Tutorials / Workshops resume</td>
    <td>(locations as above)</td>
  </tr>

  </table>


        <h2>Sunday, October 9, 2022</h2>

        
  <table class="table table-striped">
    <thead>
      <td>Time</td>
      <td>What</td>
      <td>Where</td>
    </thead>
    
        
      <tr>
        <td>8:00</td>
        <td><p>Registration opens</p>

              <p>
              Please allow sufficient time to clear building security.
              See <a href='attend.html#arrival'>here</a> for instructions.
              </p>
              </td>
        <td>DPI</td>
      </tr>


    
  
      <tr>
        <td>8:00–9:00</td>
        <td>Continental Breakfast</td>
        <td>Discovery Room, DPI</td>
      </tr>


    
  <tr>
    <td>9:00–10:30</td>
    <td>Tutorial: <b><a href="#tut1-3">COMET</a></b></td>
    <td>Discovery Room, DPI</td>
  </tr>

    
  <tr>
    <td>9:00–10:30</td>
    <td>Tutorial: <b><a href="#tut1-1">SODA Synthesizer, pt. 1</a></b></td>
    <td>Orange & Blue Room, IC</td>
  </tr>

    
  
      <tr>
        <td>10:30–11:00</td>
        <td>Coffee Break</td>
        <td>Discovery Room, DPI</td>
      </tr>


    
  <tr>
    <td>11:00–12:30</td>
    <td>Tutorials / Workshops resume</td>
    <td>(locations as above)</td>
  </tr>

    
  
      <tr>
        <td>12:30–14:00</td>
        <td>Lunch</td>
        <td><a href='attend.html#restaurants'>(Attendees on their own)</a></td>
      </tr>


    
  <tr>
    <td>14:15–15:45</td>
    <td>Tutorial: <b><a href="#tut1-2">SYCL</a></b></td>
    <td>Discovery Room, DPI</td>
  </tr>

    
  <tr>
    <td>14:15–15:45</td>
    <td>Tutorial: <b><a href="#tut1-1">SODA Synthesizer, pt. 2</a></b></td>
    <td>Orange & Blue Room, IC</td>
  </tr>

    
  
      <tr>
        <td>15:45–16:15</td>
        <td>Coffee Break</td>
        <td>Discovery Room, DPI</td>
      </tr>


    
  <tr>
    <td>16:15–17:45</td>
    <td>Tutorials / Workshops resume</td>
    <td>(locations as above)</td>
  </tr>

  </table>


        <h2>Monday, October 10, 2022</h2>

        
  <table class="table table-striped">
    <thead>
      <td>Time</td>
      <td>What</td>
      <td>Where</td>
    </thead>
    
        
      <tr>
        <td>7:30</td>
        <td><p>Registration opens</p>

              <p>
              Please allow sufficient time to clear building security.
              See <a href='attend.html#arrival'>here</a> for instructions.
              </p>
              </td>
        <td>DPI</td>
      </tr>


    
  
      <tr>
        <td>7:30–8:20</td>
        <td>Continental Breakfast</td>
        <td>Discovery Room, DPI</td>
      </tr>


    <tr>
      <td>8:20–8:30</td>
      <td>Welcome from the Chairs</td>
      <td>Discovery Room, DPI</td>
    </tr>
    
  <tr>
    <td>8:30–9:30</td>
    <td>Keynote: <b><a href="#keynote-0">Closing the Gap between Quantum Algorithms and Machines with Hardware-Software Co-Design</a></b></td>
    <td>Discovery Room, DPI</td>
  </tr>

    
  
      <tr>
        <td>9:30–10:00</td>
        <td>Coffee Break</td>
        <td>Discovery Room, DPI</td>
      </tr>


    
  
    <tr>
      <td>10:00–12:00</td>
      <td>
  <p><b>Track 1: Compilers for ever</b></p>
  
    <p><i>Session Chair: Nelson Amaral</i></p>
  
  <ul>
    
      <li>
        10:00–10:30:
        <b>ReACT: Redundancy-Aware Code Generation for Tensor Expressions  (#295)</b>

        <em>T. Zhou, R. Tian, R. Ashraf, R. Gioiosa, G. Kestor, V. Sarkar</em>
      </li>
    
      <li>
        10:30–11:00:
        <b>Com-CAS: Effective Cache Apportioning Under Compiler Guidance  (#12)</b>

        <em>B. Chatterjee, S. Khan, S. Pande</em>
      </li>
    
      <li>
        11:00–11:30:
        <b>Transfer-Tuning: Reusing Auto-Schedules for Efficient Tensor Program Code Generation  (#267)</b>

        <em>P. Gibson, J. Cano</em>
      </li>
    
      <li>
        11:30–12:00:
        <b>HBMax: Optimizing Memory Efficiency for Parallel Influence Maximization on Multicore Architectures  (#26)</b>

        <em>X. Chen, M. Minutoli, J. Tian, M. Halappanavar, A. Kalyanaraman, D. Tao</em>
      </li>
    
  </ul>
</td>
      <td>Discovery Room, DPI</td>
    </tr>
  
    <tr>
      <td>10:00–12:00</td>
      <td>
  <p><b>Track 2: Optimizing the execution of GNNs</b></p>
  
    <p><i>Session Chair: Antonino Tumeo</i></p>
  
  <ul>
    
      <li>
        10:00–10:30:
        <b>Slice-and-Forge: Making Better Use of Caches for Graph Convolutional Network Accelerators  (#520)</b>

        <em>M. Yoo, J. Song, H. Lee, J. Lee, N. Kim, Y. Kim, J. Lee</em>
      </li>
    
      <li>
        10:30–11:00:
        <b>GNNear: Accelerating Full-Batch Training of Graph Neural Networks with Near-Memory Processing  (#148)</b>

        <em>Z. Zhou, C. Li, X. Wei, X. Wang, G. Sun</em>
      </li>
    
      <li>
        11:00–11:30:
        <b>T-GCN: A Sampling Based Streaming Graph Neural Network System With Hybrid Architecture  (#31)</b>

        <em>C. Huan, S. Song, Y. Liu, H. Zhang, H. Liu, C. He, K. Chen, J. Jiang, Y. Wu</em>
      </li>
    
      <li>
        11:30–12:00:
        <b>Optimizing Aggregate Computation of Graph Neural Networks with On-GPU Interpreter-Style Programming  (#403)</b>

        <em>Z. Ji, C. Wang</em>
      </li>
    
  </ul>
</td>
      <td>Orange & Blue Room, IC</td>
    </tr>
  

    
  
      <tr>
        <td>12:00–13:30</td>
        <td>Lunch</td>
        <td><a href='attend.html#restaurants'>(Attendees on their own)</a></td>
      </tr>


    <tr>
      <td>12:30–13:30</td>
      <td>Steering Committee Meeting</td>
      <td>Illini Room, IC</td>
    </tr>
    
  
    <tr>
      <td>13:30–15:00</td>
      <td>
  <p><b>Track 1: Getting more out of your memory</b></p>
  
    <p><i>Session Chair: Jose Moreira</i></p>
  
  <ul>
    
      <li>
        13:30–14:00:
        <b>FlatPack: Flexible Compaction of Compressed Memory  (#66)</b>

        <em>A. Eldstål-Ahrens, A. Arelakis, I. Sourdis</em>
      </li>
    
      <li>
        14:00–14:30:
        <b>Pavise: Integrating Fault Tolerance Support for Persistent Memory Applications  (#118)</b>

        <em>H. Qiu, S. Liu, X. Song, S. Khan, G. Pekhimenko</em>
      </li>
    
      <li>
        14:30–15:00:
        <b>Efficient Atomic Durability on eADR-enabled Persistent Memory  (#199)</b>

        <em>T. Zhou, Y. Du, F. Yang, X. Liao, Y. Lu</em>
      </li>
    
  </ul>
</td>
      <td>Discovery Room, DPI</td>
    </tr>
  
    <tr>
      <td>13:30–15:00</td>
      <td>
  <p><b>Track 2: Sparse matrix computations</b></p>
  
    <p><i>Session Chair: Gagan Agrawal</i></p>
  
  <ul>
    
      <li>
        13:30–14:00:
        <b>Probing the Efficacy of Hardware-Aware Weight Pruning to Optimize the SpMM routine on Ampere GPUs  (#416)</b>

        <em>R. Castro, D. Andrade, B. Fraguela</em>
      </li>
    
      <li>
        14:00–14:30:
        <b>Squaring the circle: Executing Sparse Matrix Computations on FlexTPU—a TPU-like processor  (#133)</b>

        <em>X. He, K. Chen, S. Feng, H. Kim, D. Blaauw, R. Dreslinski, T. Mudge</em>
      </li>
    
      <li>
        14:30–15:00:
        <b>Custom High-Performance Vector Code Generation for Data-Specific Sparse Computations  (#139)</b>

        <em>M. Horro, L. Pouchet, G. Rodríguez, J. Tourino</em>
      </li>
    
  </ul>
</td>
      <td>Orange & Blue Room, IC</td>
    </tr>
  

    
  
      <tr>
        <td>15:00–15:30</td>
        <td>Coffee Break</td>
        <td>Discovery Room, DPI</td>
      </tr>


    
  
    <tr>
      <td>15:30–17:00</td>
      <td>
  <p><b>Track 1: Graph processing</b></p>
  
    <p><i>Session Chair: Vivek Sarkar</i></p>
  
  <ul>
    
      <li>
        15:30–16:00:
        <b>Batched Graph Community Detection on GPUs  (#72)</b>

        <em>H. Chou, S. Ghosh</em>
      </li>
    
      <li>
        16:00–16:30:
        <b>SampleMine: A Framework for Applying Random Sampling to Subgraph Pattern Mining through Loop Perforation  (#85)</b>

        <em>P. Jiang, Y. Wei, J. Su, R. Wang, B. Wu</em>
      </li>
    
      <li>
        16:30–17:00:
        <b>Decoupling Scheduler, Topology Layout, and Algorithm to Easily Enlarge the Tuning Space of GPU Graph Processing  (#308)</b>

        <em>S. Jeong, Y. Lee, J. Lee, H. Choi, S. Song, J. Lee, Y. Kim, H. Kim</em>
      </li>
    
  </ul>
</td>
      <td>Discovery Room, DPI</td>
    </tr>
  
    <tr>
      <td>15:30–17:00</td>
      <td>
  <p><b>Track 2: Miscellaneous</b></p>
  
    <p><i>Session Chair: Jose Moreira</i></p>
  
  <ul>
    
      <li>
        15:30–16:00:
        <b>Tiered Hashing: Revamping Hash Indexing under a Unified Memory-Storage Hierarchy  (#58)</b>

        <em>J. Zhou, J. Wu, W. Huang, Y. Zhou, F. Wu, L. Shi, X. Zhang, K. Wang, F. Zhu, S. Li, W. Wang</em>
      </li>
    
      <li>
        16:00–16:30:
        <b>Understanding and Reaching the Performance Limit of Schedule Tuning on Stable Synchronization Determinism  (#145)</b>

        <em>Q. Zhao, Z. Qiu, S. Shao, X. Hui, H. Khan, G. Jin</em>
      </li>
    
      <li>
        16:30–17:00:
        <b>VoxelCache: Accelerating Online Mapping in Robotics and 3D Reconstruction Tasks  (#183)</b>

        <em>S. Durvasula, R. Kiguru, S. Mathur, J. Xu, J. Lin, N. Vijaykumar</em>
      </li>
    
  </ul>
</td>
      <td>Orange & Blue Room, IC</td>
    </tr>
  

    
  
      <tr>
        <td>17:00–19:00</td>
        <td><b>Poster Session</b> / Reception</td>
        <td>Classroom B, DPI</td>
      </tr>


  </table>


        <h2>Tuesday, October 11, 2022</h2>

        
  <table class="table table-striped">
    <thead>
      <td>Time</td>
      <td>What</td>
      <td>Where</td>
    </thead>
    
        
      <tr>
        <td>7:30</td>
        <td><p>Registration opens</p>

              <p>
              Please allow sufficient time to clear building security.
              See <a href='attend.html#arrival'>here</a> for instructions.
              </p>
              </td>
        <td>DPI</td>
      </tr>


    
  
      <tr>
        <td>7:30–8:25</td>
        <td>Continental Breakfast</td>
        <td>Discovery Room, DPI</td>
      </tr>


    <tr>
      <td>8:25–8:30</td>
      <td>PACT 2023 in Vienna: A Preview</td>
      <td>Discovery Room, DPI</td>
    </tr>
    
  <tr>
    <td>8:30–9:30</td>
    <td>Keynote: <b><a href="#keynote-1">MemComputing: Fundamentals and Applications</a></b></td>
    <td>Discovery Room, DPI</td>
  </tr>

    
  
      <tr>
        <td>9:30–10:00</td>
        <td>Coffee Break</td>
        <td>Discovery Room, DPI</td>
      </tr>


    <tr>
      <td>10:00–12:00</td>
      <td><b>ACM SRC Poster Session</b></td>
      <td>Discovery Room, DPI</td>
    </tr>
    
  
    <tr>
      <td>10:00–12:00</td>
      <td>
  <p><b>Track 1: Better neural networks</b></p>
  
    <p><i>Session Chair: Jose Cano Reyes</i></p>
  
  <ul>
    
      <li>
        10:00–10:30:
        <b>Effective Performance Modeling and Domain-Specific Compiler Optimization of CNNs for GPUs  (#178)</b>

        <em>Y. Xu, Q. Yuan, E. Barton, R. Li, P. Sadayappan, A. Sukumaran-Rajam</em>
      </li>
    
      <li>
        10:30–11:00:
        <b>High-performance Architecture Aware Sparse Convolutional Neural Networks for GPUs  (#136)</b>

        <em>L. Xiang, P. Sadayappan, A. Sukumaran-Rajam</em>
      </li>
    
      <li>
        11:00–11:30:
        <b>Weightless Neural Networks for Efficient Edge Inference  (#256)</b>

        <em>Z. Susskind, A. Arora, I. Miranda, L. Villon, R. Katopodis, L. de Araújo, D. Dutra, P. Lima, F. França, M. Breternitz Jr., L. John</em>
      </li>
    
      <li>
        11:30–12:00:
        <b>Q-gym: An Equality Saturation Framework for DNN Inference Exploiting Weight Repetition  (#176)</b>

        <em>C. Fu, H. Huang, B. Wasti, C. Cummins, R. Baghdadi, K. Hazelwood, Y. Tian, J. Zhao, H. Leather</em>
      </li>
    
  </ul>
</td>
      <td>Orange & Blue Room, IC</td>
    </tr>
  

    
  
      <tr>
        <td>12:00–13:30</td>
        <td>Lunch</td>
        <td><a href='attend.html#restaurants'>(Attendees on their own)</a></td>
      </tr>


    
  
    <tr>
      <td>13:30–15:00</td>
      <td>
  <p><b>Track 1: Getting more out of your GPU</b></p>
  
    <p><i>Session Chair: Perry Gibson</i></p>
  
  <ul>
    
      <li>
        13:30–14:00:
        <b>Locality-aware Optimizations for Improving Remote Memory Latency in Multi-GPU Systems  (#43)</b>

        <em>L. Belayneh, H. Ye, K. Chen, D. Blaauw, T. Mudge, R. Dreslinski, N. Talati</em>
      </li>
    
      <li>
        14:00–14:30:
        <b>GPUPool: A Holistic Approach to Fine-Grained GPU Sharing in the Cloud  (#50)</b>

        <em>X. Tan, P. Golikov, N. Vijaykumar, G. Pekhimenko</em>
      </li>
    
      <li>
        14:30–15:00:
        <b>NaviSim: A Highly Accurate GPU Simulator for AMD RDNA GPUs  (#135)</b>

        <em>Y. Bao, Y. Sun, Z. Feric, M. Shen, M. Weston, J. Abellán, T. Baruah, J. Kim, A. Joshi, D. Kaeli</em>
      </li>
    
  </ul>
</td>
      <td>Discovery Room, DPI</td>
    </tr>
  
    <tr>
      <td>13:30–15:00</td>
      <td>
  <p><b>Track 2: Better hardware</b></p>
  
    <p><i>Session Chair: Sushant Kondguli</i></p>
  
  <ul>
    
      <li>
        13:30–14:00:
        <b>mu-grind: A Framework for Dynamically Instrumenting HLS generated RTL  (#158)</b>

        <em>P. Vahdatnia, A. sharifian, R. Hojabr, A. Shriraman</em>
      </li>
    
      <li>
        14:00–14:30:
        <b>Athena: An Early-Fetch Architecture To Reduce On-Chip Page Walk Latencies  (#276)</b>

        <em>S. Ghahani, S. Khadirsharbiyani, J. Kotra, M. Kandemir</em>
      </li>
    
      <li>
        14:30–15:00:
        <b>DSDP: Dual Stream Data Prefetcher  (#204)</b>

        <em>M. He, H. Wang, K. Zhou, K. Cui, H. Yan, C. Guo, R. He</em>
      </li>
    
  </ul>
</td>
      <td>Orange & Blue Room, IC</td>
    </tr>
  

    
  
      <tr>
        <td>15:00–15:30</td>
        <td>Coffee Break</td>
        <td>Discovery Room, DPI</td>
      </tr>


    
  
    <tr>
      <td>15:30–16:30</td>
      <td>
  <p><b>Track 1: Task parallelism</b></p>
  
    <p><i>Session Chair: Santosh Pande</i></p>
  
  <ul>
    
      <li>
        15:30–16:00:
        <b>Efficient task-mapping of parallel applications using a space-filling curve  (#83)</b>

        <em>O. Kwon, J. Kang, S. Lee, W. Kim, J. Song</em>
      </li>
    
      <li>
        16:00–16:30:
        <b>Auto-Partitioning Heterogeneous Task-Parallel Programs with StreamBlocks  (#103)</b>

        <em>M. Emami, E. Bezati, J. Janneck, J. Larus</em>
      </li>
    
  </ul>
</td>
      <td>Discovery Room, DPI</td>
    </tr>
  
    <tr>
      <td>15:30–16:30</td>
      <td>
  <p><b>Track 2: Optimization</b></p>
  
    <p><i>Session Chair: Nicolas Agostini</i></p>
  
  <ul>
    
      <li>
        15:30–16:00:
        <b>Optimizing Regular Expressions via Rewrite-Guided Synthesis  (#127)</b>

        <em>J. McClurg, M. Claver, J. Garner, J. Vossen, J. Schmerge, M. Belviranli</em>
      </li>
    
      <li>
        16:00–16:30:
        <b>Combining Run-time Checks and Compile-time Analysis to Improve Control Flow Auto-Vectorization  (#120)</b>

        <em>B. Liu, A. Laird, W. Tsang, B. Mahjour, M. Dehnavi</em>
      </li>
    
  </ul>
</td>
      <td>Orange & Blue Room, IC</td>
    </tr>
  

    <tr>
      <td>16:30–17:00</td>
      <td><p>Travel to boat dock</p>
        The dock is a <b>30-minute walk from DPI</b>. Please make sure to allow sufficient time.
      </td>
      <td>(Attendees on their own)</td>
    </tr>
    
  
      <tr>
        <td>17:00–20:30</td>
        <td>Banquet / Excursion: Architecture Boat Tour (boarding starts 17:15, vessel departs 17:30 sharp)</td>
        <td><a href='https://www.google.com/maps/place/Wendella+tours+Docks+3+and+4/@41.8891462,-87.6278298,17z/data=!3m1!4b1!4m5!3m4!1s0x880e2d071c55a07d:0x4832841889121c35!8m2!3d41.8891462!4d-87.6256411'>Wendella West Dock 4</a></td>
      </tr>


  </table>


        <h2>Wednesday, October 12, 2022</h2>

        
  <table class="table table-striped">
    <thead>
      <td>Time</td>
      <td>What</td>
      <td>Where</td>
    </thead>
    
        
      <tr>
        <td>7:30</td>
        <td><p>Registration opens</p>

              <p>
              Please allow sufficient time to clear building security.
              See <a href='attend.html#arrival'>here</a> for instructions.
              </p>
              </td>
        <td>DPI</td>
      </tr>


    
  
      <tr>
        <td>7:30–8:30</td>
        <td>Continental Breakfast</td>
        <td>Discovery Room, DPI</td>
      </tr>


    
  <tr>
    <td>8:30–9:30</td>
    <td>Keynote: <b><a href="#keynote-2">AI Acceleration:  Co-optimizing Algorithms, Hardware, and Software</a></b></td>
    <td>Discovery Room, DPI</td>
  </tr>

    <tr>
      <td>9:30–10:30</td>
      <td>
        <p>Talks: <b>ACM SRC Finalists</b></p>
        <ul>
          <li><b>Understanding Correlated Error Events in Quantum Computers</b> <em>Michael Schleppy & Arpan Gupta</em> (undergrad)</li>
          <li><b>Independent Tenancy Model</b> <em>Boyang Wang</em> (undergrad)</li>
          <li><b>A GPU Acceleration Flow for Parallel RTL Simulation and Hardware Testing</b> <em>Dian-Lun Lin</em> (grad)</li>
          <li><b>SuperB-NoC: A Superconducting Buffering NoC</b> <em>Rhys Gretsch</em> (grad)</li>
          <li><b>Automatically Translating Non-Affine Codes</b> <em>Avery Laird</em> (grad)</li>
        </ul>
      </td>
      <td>Discovery Room, DPI</td>
    </tr>
    
  
      <tr>
        <td>10:30–11:00</td>
        <td>Coffee Break</td>
        <td>Discovery Room, DPI</td>
      </tr>


    
  
    <tr>
      <td>11:00–12:30</td>
      <td>
  <p><b>Track 1: GPU algorithms</b></p>
  
    <p><i>Session Chair: Jose Moreira</i></p>
  
  <ul>
    
      <li>
        11:00–11:30:
        <b>Parallelizing Neural Network Models Effectively on GPU by Implementing Reductions Atomically  (#78)</b>

        <em>J. Zhao, C. Bastoul, Y. Yi, J. Hu, W. Nie, R. Zhang, Z. Geng, C. Li, T. Tachon, Z. Gan</em>
      </li>
    
      <li>
        11:30–12:00:
        <b>GAP: GPU Adaptive In-situ Parallel Analytics  (#114)</b>

        <em>H. Xing, G. Agrawal, R. Ramnath</em>
      </li>
    
      <li>
        12:00–12:30:
        <b>A GPU Multiversion B-Tree  (#258)</b>

        <em>M. Awad, S. Porumbescu, J. Owens</em>
      </li>
    
  </ul>
</td>
      <td>Discovery Room, DPI</td>
    </tr>
  
    <tr>
      <td>11:00–12:30</td>
      <td>
  <p><b>Track 2: Portable performance</b></p>
  
    <p><i>Session Chair: P. Sadayappan</i></p>
  
  <ul>
    
      <li>
        11:00–11:30:
        <b>Breaking the Vendor Lock --- Performance Portable Programming Through OpenMP as Target Independent Runtime Layer  (#312)</b>

        <em>J. Doerfert, M. Jasper, J. Huber, K. Abdelaal, G. Georgakoudis, T. Scogland, K. Parasyris</em>
      </li>
    
      <li>
        11:30–12:00:
        <b>BenchPress: A Deep Active Benchmark Generator  (#10)</b>

        <em>F. Tsimpourlas, P. Petoumenos, M. Xu, C. Cummins, K. Hazelwood, A. Rajan, H. Leather</em>
      </li>
    
      <li>
        12:00–12:30:
        <b>Collage: Seamless Integration of Deep Learning Backends with Automatic Placement  (#52)</b>

        <em>B. Jeon, S. Park, P. Liao, S. Xu, T. Chen, Z. Jia</em>
      </li>
    
  </ul>
</td>
      <td>Orange & Blue Room, IC</td>
    </tr>
  

    <tr>
      <td>12:30–12:45</td>
      <td>Conference Closing</td>
      <td>Discovery Room, DPI</td>
    </tr>
  </table>

      </main>
    </div>
  </body>
</html>
