#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Jun  6 09:47:58 2022
# Process ID: 187768
# Current directory: /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_2/Task_2.runs/Task_2_design_util_vector_logic_0_0_synth_1
# Command line: vivado -log Task_2_design_util_vector_logic_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Task_2_design_util_vector_logic_0_0.tcl
# Log file: /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_2/Task_2.runs/Task_2_design_util_vector_logic_0_0_synth_1/Task_2_design_util_vector_logic_0_0.vds
# Journal file: /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_2/Task_2.runs/Task_2_design_util_vector_logic_0_0_synth_1/vivado.jou
# Running On: fedora, OS: Linux, CPU Frequency: 3800.000 MHz, CPU Physical cores: 16, Host memory: 33643 MB
#-----------------------------------------------------------
source Task_2_design_util_vector_logic_0_0.tcl -notrace
