Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Dec  7 23:24:47 2023
| Host         : LAPTOP-4AUJQ51V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file FinalProject_timing_summary_routed.rpt -pb FinalProject_timing_summary_routed.pb -rpx FinalProject_timing_summary_routed.rpx -warn_on_violation
| Design       : FinalProject
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         178         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
LUTAR-1    Warning           LUT drives async reset alert                        5           
SYNTH-10   Warning           Wide multiplier                                     6           
TIMING-9   Warning           Unknown CDC Logic                                   1           
TIMING-18  Warning           Missing input or output delay                       33          
TIMING-20  Warning           Non-clocked latch                                   65          
LATCH-1    Advisory          Existing latches in the design                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1728)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (457)
5. checking no_input_delay (4)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1728)
---------------------------
 There are 15 register/latch pins with no clock driven by root clock pin: Simulator/P1/X_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Simulator/P1/X_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Simulator/P1/X_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Simulator/P1/X_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Simulator/P1/X_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Simulator/P1/X_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Simulator/P1/X_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Simulator/P1/X_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Simulator/P1/X_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Simulator/P1/X_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Simulator/P1y_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Simulator/P1y_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Simulator/P1y_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Simulator/P1y_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Simulator/P1y_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Simulator/P1y_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Simulator/P2/X_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Simulator/P2/X_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Simulator/P2/X_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Simulator/P2/X_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Simulator/P2/X_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Simulator/P2/X_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Simulator/P2/X_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Simulator/P2/X_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Simulator/P2/X_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Simulator/P2/X_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Simulator/P2y_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Simulator/P2y_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Simulator/P2y_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Simulator/P2y_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Simulator/P2y_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Simulator/P2y_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: render/ct_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: render/ct_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: render/ct_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: render/ct_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: render/ct_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: render/ct_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: render/ct_reg[7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: status/FSM_onehot_State_reg[10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: status/FSM_onehot_State_reg[1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: status/FSM_onehot_State_reg[2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: status/FSM_onehot_State_reg[3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: status/FSM_onehot_State_reg[4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: status/FSM_onehot_State_reg[5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: status/FSM_onehot_State_reg[6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: status/FSM_onehot_State_reg[7]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: status/FSM_onehot_State_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: status/p1h_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: status/p1h_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: status/p1h_reg[2]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: vga/hc_reg[0]_rep/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/hc_reg[0]_rep__0/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: vga/hc_reg[1]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: vga/hc_reg[2]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: vga/hc_reg[3]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: vga/hc_reg[4]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: vga/hc_reg[5]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: vga/hc_reg[6]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: vga/hc_reg[7]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: vga/hc_reg[8]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: vga/hc_reg[9]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: vga/vc_reg[0]_rep/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga/vc_reg[0]_rep__0/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: vga/vc_reg[1]_rep/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: vga/vc_reg[2]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: vga/vc_reg[3]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: vga/vc_reg[4]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: vga/vc_reg[5]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: vga/vc_reg[6]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: vga/vc_reg[7]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: vga/vc_reg[8]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: vga/vc_reg[9]/Q (HIGH)

 There are 178 register/latch pins with no clock driven by root clock pin: vga/vs_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (457)
--------------------------------------------------
 There are 457 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.514        0.000                      0                 7311        0.034        0.000                      0                 7311        3.000        0.000                       0                  2985  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                       ------------         ----------      --------------
clk_100                                                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                        {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0                                        {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0                                        {0.000 5.000}        10.000          100.000         
design_1_i/clk_wiz_1/inst/clk_in1                           {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_1_0                             {0.000 5.000}        10.000          100.000         
  clkfbout_design_1_clk_wiz_1_0                             {0.000 5.000}        10.000          100.000         
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100                                                           7.728        0.000                      0                   34        0.252        0.000                      0                   34        3.000        0.000                       0                    36  
  clk_out1_clk_wiz_0                                             13.086        0.000                      0                  186        0.172        0.000                      0                  186       19.020        0.000                       0                   153  
  clk_out2_clk_wiz_0                                                                                                                                                                                          5.845        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                                                          7.845        0.000                       0                     3  
design_1_i/clk_wiz_1/inst/clk_in1                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_1_0                                   1.514        0.000                      0                 6822        0.034        0.000                      0                 6822        3.750        0.000                       0                  2504  
  clkfbout_design_1_clk_wiz_1_0                                                                                                                                                                               7.845        0.000                       0                     3  
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.104        0.000                      0                  222        0.122        0.000                      0                  222       15.686        0.000                       0                   234  
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       11.259        0.000                      0                   47        0.262        0.000                      0                   47       16.166        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_1_0  clk_out1_clk_wiz_0                   3.755        0.000                      0                   12        0.728        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                  From Clock                                                  To Clock                                                  
----------                                                  ----------                                                  --------                                                  
(none)                                                                                                                  clk_out1_design_1_clk_wiz_1_0                               
(none)                                                      clk_out1_design_1_clk_wiz_1_0                               clk_out1_design_1_clk_wiz_1_0                               
(none)                                                      design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    clk_out1_design_1_clk_wiz_1_0                               
(none)                                                      design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  clk_out1_design_1_clk_wiz_1_0                               
(none)                                                                                                                  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                      clk_out1_design_1_clk_wiz_1_0                               design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                      design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                                                                                  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                      clk_out1_design_1_clk_wiz_1_0                               design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                      design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                                                       
(none)                         clk_100                                                       
(none)                         clk_out1_clk_wiz_0                                            
(none)                         clk_out1_design_1_clk_wiz_1_0                                 
(none)                         clk_out2_clk_wiz_0                                            
(none)                         clkfbout_clk_wiz_0                                            
(none)                         clkfbout_design_1_clk_wiz_1_0                                 
(none)                                                        clk_100                        
(none)                                                        clk_out1_clk_wiz_0             
(none)                                                        clk_out1_design_1_clk_wiz_1_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :            0  Failing Endpoints,  Worst Slack        7.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.728ns  (required time - arrival time)
  Source:                 HexA/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 1.745ns (74.905%)  route 0.585ns (25.095%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.549     5.057    HexA/Clk
    SLICE_X10Y25         FDRE                                         r  HexA/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.518     5.575 r  HexA/counter_reg[1]/Q
                         net (fo=1, routed)           0.585     6.160    HexA/counter_reg_n_1_[1]
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.817 r  HexA/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.817    HexA/counter_reg[0]_i_1_n_1
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.934 r  HexA/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    HexA/counter_reg[4]_i_1_n_1
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.051 r  HexA/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    HexA/counter_reg[8]_i_1_n_1
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.168 r  HexA/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.168    HexA/counter_reg[12]_i_1_n_1
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.387 r  HexA/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.387    HexA/counter_reg[16]_i_1_n_8
    SLICE_X10Y29         FDRE                                         r  HexA/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.440    14.770    HexA/Clk
    SLICE_X10Y29         FDRE                                         r  HexA/counter_reg[16]/C
                         clock pessimism              0.272    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X10Y29         FDRE (Setup_fdre_C_D)        0.109    15.115    HexA/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                                  7.728    

Slack (MET) :             7.740ns  (required time - arrival time)
  Source:                 HexA/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 1.732ns (74.765%)  route 0.585ns (25.235%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.549     5.057    HexA/Clk
    SLICE_X10Y25         FDRE                                         r  HexA/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.518     5.575 r  HexA/counter_reg[1]/Q
                         net (fo=1, routed)           0.585     6.160    HexA/counter_reg_n_1_[1]
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.817 r  HexA/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.817    HexA/counter_reg[0]_i_1_n_1
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.934 r  HexA/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    HexA/counter_reg[4]_i_1_n_1
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.051 r  HexA/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    HexA/counter_reg[8]_i_1_n_1
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.374 r  HexA/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.374    HexA/counter_reg[12]_i_1_n_7
    SLICE_X10Y28         FDRE                                         r  HexA/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.439    14.769    HexA/Clk
    SLICE_X10Y28         FDRE                                         r  HexA/counter_reg[13]/C
                         clock pessimism              0.272    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X10Y28         FDRE (Setup_fdre_C_D)        0.109    15.114    HexA/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                  7.740    

Slack (MET) :             7.748ns  (required time - arrival time)
  Source:                 HexA/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 1.724ns (74.677%)  route 0.585ns (25.323%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.549     5.057    HexA/Clk
    SLICE_X10Y25         FDRE                                         r  HexA/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.518     5.575 r  HexA/counter_reg[1]/Q
                         net (fo=1, routed)           0.585     6.160    HexA/counter_reg_n_1_[1]
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.817 r  HexA/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.817    HexA/counter_reg[0]_i_1_n_1
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.934 r  HexA/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    HexA/counter_reg[4]_i_1_n_1
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.051 r  HexA/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    HexA/counter_reg[8]_i_1_n_1
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.366 r  HexA/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.366    HexA/counter_reg[12]_i_1_n_5
    SLICE_X10Y28         FDRE                                         r  HexA/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.439    14.769    HexA/Clk
    SLICE_X10Y28         FDRE                                         r  HexA/counter_reg[15]/C
                         clock pessimism              0.272    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X10Y28         FDRE (Setup_fdre_C_D)        0.109    15.114    HexA/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -7.366    
  -------------------------------------------------------------------
                         slack                                  7.748    

Slack (MET) :             7.822ns  (required time - arrival time)
  Source:                 HexB/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexB/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.556     5.064    HexB/Clk
    SLICE_X15Y20         FDRE                                         r  HexB/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDRE (Prop_fdre_C_Q)         0.456     5.520 r  HexB/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.001    HexB/counter_reg_n_1_[1]
    SLICE_X15Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.675 r  HexB/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.675    HexB/counter_reg[0]_i_1__0_n_1
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.789 r  HexB/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.789    HexB/counter_reg[4]_i_1__0_n_1
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  HexB/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.903    HexB/counter_reg[8]_i_1__0_n_1
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  HexB/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.017    HexB/counter_reg[12]_i_1__0_n_1
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.240 r  HexB/counter_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     7.240    HexB/counter_reg[16]_i_1__0_n_8
    SLICE_X15Y24         FDRE                                         r  HexB/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.433    14.763    HexB/Clk
    SLICE_X15Y24         FDRE                                         r  HexB/counter_reg[16]/C
                         clock pessimism              0.273    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X15Y24         FDRE (Setup_fdre_C_D)        0.062    15.062    HexB/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                          -7.240    
  -------------------------------------------------------------------
                         slack                                  7.822    

Slack (MET) :             7.824ns  (required time - arrival time)
  Source:                 HexA/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.233ns  (logic 1.648ns (73.815%)  route 0.585ns (26.185%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.549     5.057    HexA/Clk
    SLICE_X10Y25         FDRE                                         r  HexA/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.518     5.575 r  HexA/counter_reg[1]/Q
                         net (fo=1, routed)           0.585     6.160    HexA/counter_reg_n_1_[1]
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.817 r  HexA/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.817    HexA/counter_reg[0]_i_1_n_1
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.934 r  HexA/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    HexA/counter_reg[4]_i_1_n_1
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.051 r  HexA/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    HexA/counter_reg[8]_i_1_n_1
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.290 r  HexA/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.290    HexA/counter_reg[12]_i_1_n_6
    SLICE_X10Y28         FDRE                                         r  HexA/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.439    14.769    HexA/Clk
    SLICE_X10Y28         FDRE                                         r  HexA/counter_reg[14]/C
                         clock pessimism              0.272    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X10Y28         FDRE (Setup_fdre_C_D)        0.109    15.114    HexA/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -7.290    
  -------------------------------------------------------------------
                         slack                                  7.824    

Slack (MET) :             7.827ns  (required time - arrival time)
  Source:                 HexB/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexB/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.556     5.064    HexB/Clk
    SLICE_X15Y20         FDRE                                         r  HexB/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDRE (Prop_fdre_C_Q)         0.456     5.520 r  HexB/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.001    HexB/counter_reg_n_1_[1]
    SLICE_X15Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.675 r  HexB/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.675    HexB/counter_reg[0]_i_1__0_n_1
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.789 r  HexB/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.789    HexB/counter_reg[4]_i_1__0_n_1
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  HexB/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.903    HexB/counter_reg[8]_i_1__0_n_1
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.237 r  HexB/counter_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.237    HexB/counter_reg[12]_i_1__0_n_7
    SLICE_X15Y23         FDRE                                         r  HexB/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.435    14.765    HexB/Clk
    SLICE_X15Y23         FDRE                                         r  HexB/counter_reg[13]/C
                         clock pessimism              0.273    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X15Y23         FDRE (Setup_fdre_C_D)        0.062    15.064    HexB/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                          -7.237    
  -------------------------------------------------------------------
                         slack                                  7.827    

Slack (MET) :             7.844ns  (required time - arrival time)
  Source:                 HexA/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 1.628ns (73.578%)  route 0.585ns (26.422%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.549     5.057    HexA/Clk
    SLICE_X10Y25         FDRE                                         r  HexA/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.518     5.575 r  HexA/counter_reg[1]/Q
                         net (fo=1, routed)           0.585     6.160    HexA/counter_reg_n_1_[1]
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.817 r  HexA/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.817    HexA/counter_reg[0]_i_1_n_1
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.934 r  HexA/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    HexA/counter_reg[4]_i_1_n_1
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.051 r  HexA/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    HexA/counter_reg[8]_i_1_n_1
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.270 r  HexA/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.270    HexA/counter_reg[12]_i_1_n_8
    SLICE_X10Y28         FDRE                                         r  HexA/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.439    14.769    HexA/Clk
    SLICE_X10Y28         FDRE                                         r  HexA/counter_reg[12]/C
                         clock pessimism              0.272    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X10Y28         FDRE (Setup_fdre_C_D)        0.109    15.114    HexA/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -7.270    
  -------------------------------------------------------------------
                         slack                                  7.844    

Slack (MET) :             7.848ns  (required time - arrival time)
  Source:                 HexB/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexB/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.556     5.064    HexB/Clk
    SLICE_X15Y20         FDRE                                         r  HexB/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDRE (Prop_fdre_C_Q)         0.456     5.520 r  HexB/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.001    HexB/counter_reg_n_1_[1]
    SLICE_X15Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.675 r  HexB/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.675    HexB/counter_reg[0]_i_1__0_n_1
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.789 r  HexB/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.789    HexB/counter_reg[4]_i_1__0_n_1
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  HexB/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.903    HexB/counter_reg[8]_i_1__0_n_1
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.216 r  HexB/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.216    HexB/counter_reg[12]_i_1__0_n_5
    SLICE_X15Y23         FDRE                                         r  HexB/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.435    14.765    HexB/Clk
    SLICE_X15Y23         FDRE                                         r  HexB/counter_reg[15]/C
                         clock pessimism              0.273    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X15Y23         FDRE (Setup_fdre_C_D)        0.062    15.064    HexB/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                          -7.216    
  -------------------------------------------------------------------
                         slack                                  7.848    

Slack (MET) :             7.855ns  (required time - arrival time)
  Source:                 HexA/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 1.615ns (73.422%)  route 0.585ns (26.578%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.549     5.057    HexA/Clk
    SLICE_X10Y25         FDRE                                         r  HexA/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.518     5.575 r  HexA/counter_reg[1]/Q
                         net (fo=1, routed)           0.585     6.160    HexA/counter_reg_n_1_[1]
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.817 r  HexA/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.817    HexA/counter_reg[0]_i_1_n_1
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.934 r  HexA/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    HexA/counter_reg[4]_i_1_n_1
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.257 r  HexA/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.257    HexA/counter_reg[8]_i_1_n_7
    SLICE_X10Y27         FDRE                                         r  HexA/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.437    14.767    HexA/Clk
    SLICE_X10Y27         FDRE                                         r  HexA/counter_reg[9]/C
                         clock pessimism              0.272    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X10Y27         FDRE (Setup_fdre_C_D)        0.109    15.112    HexA/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -7.257    
  -------------------------------------------------------------------
                         slack                                  7.855    

Slack (MET) :             7.863ns  (required time - arrival time)
  Source:                 HexA/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 1.607ns (73.325%)  route 0.585ns (26.675%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.549     5.057    HexA/Clk
    SLICE_X10Y25         FDRE                                         r  HexA/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.518     5.575 r  HexA/counter_reg[1]/Q
                         net (fo=1, routed)           0.585     6.160    HexA/counter_reg_n_1_[1]
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.817 r  HexA/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.817    HexA/counter_reg[0]_i_1_n_1
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.934 r  HexA/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    HexA/counter_reg[4]_i_1_n_1
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.249 r  HexA/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.249    HexA/counter_reg[8]_i_1_n_5
    SLICE_X10Y27         FDRE                                         r  HexA/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.437    14.767    HexA/Clk
    SLICE_X10Y27         FDRE                                         r  HexA/counter_reg[11]/C
                         clock pessimism              0.272    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X10Y27         FDRE (Setup_fdre_C_D)        0.109    15.112    HexA/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -7.249    
  -------------------------------------------------------------------
                         slack                                  7.863    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 HexB/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexB/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.557     1.425    HexB/Clk
    SLICE_X15Y20         FDRE                                         r  HexB/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDRE (Prop_fdre_C_Q)         0.141     1.566 r  HexB/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.674    HexB/counter_reg_n_1_[3]
    SLICE_X15Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.782 r  HexB/counter_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.782    HexB/counter_reg[0]_i_1__0_n_5
    SLICE_X15Y20         FDRE                                         r  HexB/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.825     1.938    HexB/Clk
    SLICE_X15Y20         FDRE                                         r  HexB/counter_reg[3]/C
                         clock pessimism             -0.513     1.425    
    SLICE_X15Y20         FDRE (Hold_fdre_C_D)         0.105     1.530    HexB/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 HexB/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexB/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.556     1.424    HexB/Clk
    SLICE_X15Y21         FDRE                                         r  HexB/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.141     1.565 r  HexB/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.673    HexB/counter_reg_n_1_[7]
    SLICE_X15Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.781 r  HexB/counter_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.781    HexB/counter_reg[4]_i_1__0_n_5
    SLICE_X15Y21         FDRE                                         r  HexB/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.824     1.937    HexB/Clk
    SLICE_X15Y21         FDRE                                         r  HexB/counter_reg[7]/C
                         clock pessimism             -0.513     1.424    
    SLICE_X15Y21         FDRE (Hold_fdre_C_D)         0.105     1.529    HexB/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 HexB/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexB/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.556     1.424    HexB/Clk
    SLICE_X15Y22         FDRE                                         r  HexB/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDRE (Prop_fdre_C_Q)         0.141     1.565 r  HexB/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.673    HexB/counter_reg_n_1_[11]
    SLICE_X15Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.781 r  HexB/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.781    HexB/counter_reg[8]_i_1__0_n_5
    SLICE_X15Y22         FDRE                                         r  HexB/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.823     1.936    HexB/Clk
    SLICE_X15Y22         FDRE                                         r  HexB/counter_reg[11]/C
                         clock pessimism             -0.512     1.424    
    SLICE_X15Y22         FDRE (Hold_fdre_C_D)         0.105     1.529    HexB/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 HexA/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.556     1.424    HexA/Clk
    SLICE_X10Y28         FDRE                                         r  HexA/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.164     1.588 r  HexA/counter_reg[14]/Q
                         net (fo=1, routed)           0.114     1.703    HexA/counter_reg_n_1_[14]
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.813 r  HexA/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.813    HexA/counter_reg[12]_i_1_n_6
    SLICE_X10Y28         FDRE                                         r  HexA/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.824     1.937    HexA/Clk
    SLICE_X10Y28         FDRE                                         r  HexA/counter_reg[14]/C
                         clock pessimism             -0.513     1.424    
    SLICE_X10Y28         FDRE (Hold_fdre_C_D)         0.134     1.558    HexA/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 HexA/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.554     1.422    HexA/Clk
    SLICE_X10Y26         FDRE                                         r  HexA/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.164     1.586 r  HexA/counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.701    HexA/counter_reg_n_1_[6]
    SLICE_X10Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.811 r  HexA/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.811    HexA/counter_reg[4]_i_1_n_6
    SLICE_X10Y26         FDRE                                         r  HexA/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.821     1.934    HexA/Clk
    SLICE_X10Y26         FDRE                                         r  HexA/counter_reg[6]/C
                         clock pessimism             -0.512     1.422    
    SLICE_X10Y26         FDRE (Hold_fdre_C_D)         0.134     1.556    HexA/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 HexA/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.556     1.424    HexA/Clk
    SLICE_X10Y27         FDRE                                         r  HexA/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.164     1.588 r  HexA/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.703    HexA/counter_reg_n_1_[10]
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.813 r  HexA/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.813    HexA/counter_reg[8]_i_1_n_6
    SLICE_X10Y27         FDRE                                         r  HexA/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.823     1.936    HexA/Clk
    SLICE_X10Y27         FDRE                                         r  HexA/counter_reg[10]/C
                         clock pessimism             -0.512     1.424    
    SLICE_X10Y27         FDRE (Hold_fdre_C_D)         0.134     1.558    HexA/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 HexB/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexB/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.554     1.422    HexB/Clk
    SLICE_X15Y23         FDRE                                         r  HexB/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.141     1.563 r  HexB/counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.668    HexB/counter_reg_n_1_[12]
    SLICE_X15Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.783 r  HexB/counter_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.783    HexB/counter_reg[12]_i_1__0_n_8
    SLICE_X15Y23         FDRE                                         r  HexB/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.821     1.934    HexB/Clk
    SLICE_X15Y23         FDRE                                         r  HexB/counter_reg[12]/C
                         clock pessimism             -0.512     1.422    
    SLICE_X15Y23         FDRE (Hold_fdre_C_D)         0.105     1.527    HexB/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 HexB/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexB/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.556     1.424    HexB/Clk
    SLICE_X15Y21         FDRE                                         r  HexB/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.141     1.565 r  HexB/counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.670    HexB/counter_reg_n_1_[4]
    SLICE_X15Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.785 r  HexB/counter_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.785    HexB/counter_reg[4]_i_1__0_n_8
    SLICE_X15Y21         FDRE                                         r  HexB/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.824     1.937    HexB/Clk
    SLICE_X15Y21         FDRE                                         r  HexB/counter_reg[4]/C
                         clock pessimism             -0.513     1.424    
    SLICE_X15Y21         FDRE (Hold_fdre_C_D)         0.105     1.529    HexB/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 HexB/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexB/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.556     1.424    HexB/Clk
    SLICE_X15Y22         FDRE                                         r  HexB/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDRE (Prop_fdre_C_Q)         0.141     1.565 r  HexB/counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.670    HexB/counter_reg_n_1_[8]
    SLICE_X15Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.785 r  HexB/counter_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.785    HexB/counter_reg[8]_i_1__0_n_8
    SLICE_X15Y22         FDRE                                         r  HexB/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.823     1.936    HexB/Clk
    SLICE_X15Y22         FDRE                                         r  HexB/counter_reg[8]/C
                         clock pessimism             -0.512     1.424    
    SLICE_X15Y22         FDRE (Hold_fdre_C_D)         0.105     1.529    HexB/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 HexB/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexB/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.658%)  route 0.130ns (34.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.554     1.422    HexB/Clk
    SLICE_X15Y23         FDRE                                         r  HexB/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.141     1.563 r  HexB/counter_reg[15]/Q
                         net (fo=16, routed)          0.130     1.694    HexB/p_0_in[0]
    SLICE_X15Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  HexB/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.802    HexB/counter_reg[12]_i_1__0_n_5
    SLICE_X15Y23         FDRE                                         r  HexB/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.821     1.934    HexB/Clk
    SLICE_X15Y23         FDRE                                         r  HexB/counter_reg[15]/C
                         clock pessimism             -0.512     1.422    
    SLICE_X15Y23         FDRE (Hold_fdre_C_D)         0.105     1.527    HexB/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    Clk_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X10Y25     HexA/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X10Y27     HexA/counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X10Y27     HexA/counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X10Y28     HexA/counter_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X10Y28     HexA/counter_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X10Y28     HexA/counter_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X10Y28     HexA/counter_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X10Y29     HexA/counter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X10Y25     HexA/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X10Y25     HexA/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X10Y27     HexA/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X10Y27     HexA/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X10Y27     HexA/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X10Y27     HexA/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X10Y28     HexA/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X10Y28     HexA/counter_reg[12]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X10Y25     HexA/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X10Y25     HexA/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X10Y27     HexA/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X10Y27     HexA/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X10Y27     HexA/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X10Y27     HexA/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X10Y28     HexA/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X10Y28     HexA/counter_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.086ns  (required time - arrival time)
  Source:                 vga/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.664ns  (logic 7.557ns (28.341%)  route 19.107ns (71.659%))
  Logic Levels:           27  (CARRY4=7 LUT3=1 LUT4=5 LUT5=3 LUT6=10 MUXF7=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 44.839 - 40.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.574     5.082    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.745 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.412    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.557     5.065    vga/clk_out1
    SLICE_X15Y30         FDCE                                         r  vga/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDCE (Prop_fdce_C_Q)         0.456     5.521 r  vga/hc_reg[3]/Q
                         net (fo=143, routed)         2.439     7.961    terrain/Sa2/Q[2]
    SLICE_X28Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.085 r  terrain/Sa2/addr_reg[1]_i_117/O
                         net (fo=1, routed)           0.650     8.735    terrain/Sa2/addr_reg[1]_i_117_n_1
    SLICE_X28Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.859 r  terrain/Sa2/addr_reg[1]_i_92/O
                         net (fo=1, routed)           0.658     9.517    vga/addr_reg[1]_i_41_4
    SLICE_X29Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.641 r  vga/addr_reg[1]_i_59/O
                         net (fo=10, routed)          1.319    10.959    vga/hc_reg[5]_3
    SLICE_X37Y44         LUT5 (Prop_lut5_I0_O)        0.152    11.111 f  vga/addr_reg[4]_i_43/O
                         net (fo=22, routed)          0.883    11.994    render/vga_to_hdmi_i_1132_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I4_O)        0.360    12.354 r  render/vga_to_hdmi_i_1405/O
                         net (fo=1, routed)           0.306    12.660    render/vga_to_hdmi_i_1405_n_1
    SLICE_X36Y46         LUT6 (Prop_lut6_I3_O)        0.326    12.986 r  render/vga_to_hdmi_i_1132/O
                         net (fo=1, routed)           0.000    12.986    render/vga_to_hdmi_i_1132_n_1
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    13.592 r  render/vga_to_hdmi_i_866/O[3]
                         net (fo=2, routed)           0.517    14.110    render/vga_to_hdmi_i_866_n_5
    SLICE_X38Y47         LUT6 (Prop_lut6_I2_O)        0.306    14.416 r  render/vga_to_hdmi_i_588/O
                         net (fo=2, routed)           0.714    15.129    render/vga_to_hdmi_i_588_n_1
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.253 r  render/vga_to_hdmi_i_592/O
                         net (fo=1, routed)           0.000    15.253    render/vga_to_hdmi_i_592_n_1
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    15.501 r  render/vga_to_hdmi_i_361/O[2]
                         net (fo=21, routed)          0.907    16.408    render/mult2[8]
    SLICE_X41Y51         LUT3 (Prop_lut3_I0_O)        0.328    16.736 r  render/vga_to_hdmi_i_1413/O
                         net (fo=8, routed)           0.536    17.273    render/vga_to_hdmi_i_1413_n_1
    SLICE_X42Y51         LUT4 (Prop_lut4_I0_O)        0.326    17.599 r  render/vga_to_hdmi_i_1416/O
                         net (fo=1, routed)           0.000    17.599    render/vga_to_hdmi_i_1416_n_1
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.132 r  render/vga_to_hdmi_i_1162/CO[3]
                         net (fo=1, routed)           0.000    18.132    render/vga_to_hdmi_i_1162_n_1
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.351 r  render/vga_to_hdmi_i_893/O[0]
                         net (fo=5, routed)           1.000    19.350    render/vga_to_hdmi_i_893_n_8
    SLICE_X44Y50         LUT4 (Prop_lut4_I1_O)        0.323    19.673 r  render/vga_to_hdmi_i_885/O
                         net (fo=2, routed)           0.494    20.167    render/vga_to_hdmi_i_885_n_1
    SLICE_X43Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    20.754 r  render/vga_to_hdmi_i_617/CO[3]
                         net (fo=1, routed)           0.000    20.754    render/vga_to_hdmi_i_617_n_1
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.088 r  render/vga_to_hdmi_i_371/O[1]
                         net (fo=6, routed)           0.634    21.721    render/vga_to_hdmi_i_371_n_7
    SLICE_X42Y49         LUT4 (Prop_lut4_I2_O)        0.303    22.024 r  render/vga_to_hdmi_i_613/O
                         net (fo=1, routed)           0.000    22.024    render/vga_to_hdmi_i_613_n_1
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.400 r  render/vga_to_hdmi_i_370/CO[3]
                         net (fo=5, routed)           0.748    23.148    render/vga_to_hdmi_i_370_n_1
    SLICE_X41Y50         LUT4 (Prop_lut4_I3_O)        0.118    23.266 r  render/vga_to_hdmi_i_375/O
                         net (fo=2, routed)           0.616    23.882    render/vga_to_hdmi_i_375_n_1
    SLICE_X39Y50         LUT4 (Prop_lut4_I1_O)        0.326    24.208 r  render/vga_to_hdmi_i_358/O
                         net (fo=3, routed)           0.332    24.540    render/vga_to_hdmi_i_358_n_1
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.124    24.664 r  render/vga_to_hdmi_i_180/O
                         net (fo=5, routed)           0.992    25.656    render/vga_to_hdmi_i_180_n_1
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124    25.780 r  render/vga_to_hdmi_i_120/O
                         net (fo=1, routed)           0.917    26.697    render/vga_to_hdmi_i_120_n_1
    SLICE_X39Y50         LUT6 (Prop_lut6_I1_O)        0.124    26.821 r  render/vga_to_hdmi_i_70/O
                         net (fo=25, routed)          2.821    29.642    vga/vga_to_hdmi_i_14_0
    SLICE_X6Y33          LUT5 (Prop_lut5_I2_O)        0.124    29.766 f  vga/vga_to_hdmi_i_62/O
                         net (fo=1, routed)           0.680    30.446    vga/vga_to_hdmi_i_62_n_1
    SLICE_X6Y33          LUT6 (Prop_lut6_I0_O)        0.124    30.570 r  vga/vga_to_hdmi_i_17/O
                         net (fo=1, routed)           0.000    30.570    vga/vga_to_hdmi_i_17_n_1
    SLICE_X6Y33          MUXF7 (Prop_muxf7_I1_O)      0.214    30.784 r  vga/vga_to_hdmi_i_2/O
                         net (fo=1, routed)           0.945    31.729    vga_to_hdmi/inst/srldly_0/data_i[16]
    SLICE_X6Y32          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.238    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.455    44.785    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    41.651 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.238    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.329 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.509    44.839    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y32          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
                         clock pessimism              0.259    45.097    
                         clock uncertainty           -0.091    45.006    
    SLICE_X6Y32          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.191    44.815    vga_to_hdmi/inst/srldly_0/srl[22].srl16_i
  -------------------------------------------------------------------
                         required time                         44.815    
                         arrival time                         -31.729    
  -------------------------------------------------------------------
                         slack                                 13.086    

Slack (MET) :             13.269ns  (required time - arrival time)
  Source:                 vga/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.448ns  (logic 7.555ns (28.565%)  route 18.893ns (71.435%))
  Logic Levels:           27  (CARRY4=7 LUT2=1 LUT3=1 LUT4=5 LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 44.837 - 40.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.574     5.082    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.745 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.412    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.557     5.065    vga/clk_out1
    SLICE_X15Y30         FDCE                                         r  vga/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDCE (Prop_fdce_C_Q)         0.456     5.521 r  vga/hc_reg[3]/Q
                         net (fo=143, routed)         2.439     7.961    terrain/Sa2/Q[2]
    SLICE_X28Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.085 r  terrain/Sa2/addr_reg[1]_i_117/O
                         net (fo=1, routed)           0.650     8.735    terrain/Sa2/addr_reg[1]_i_117_n_1
    SLICE_X28Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.859 r  terrain/Sa2/addr_reg[1]_i_92/O
                         net (fo=1, routed)           0.658     9.517    vga/addr_reg[1]_i_41_4
    SLICE_X29Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.641 r  vga/addr_reg[1]_i_59/O
                         net (fo=10, routed)          1.319    10.959    vga/hc_reg[5]_3
    SLICE_X37Y44         LUT5 (Prop_lut5_I0_O)        0.152    11.111 f  vga/addr_reg[4]_i_43/O
                         net (fo=22, routed)          0.883    11.994    render/vga_to_hdmi_i_1132_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I4_O)        0.360    12.354 r  render/vga_to_hdmi_i_1405/O
                         net (fo=1, routed)           0.306    12.660    render/vga_to_hdmi_i_1405_n_1
    SLICE_X36Y46         LUT6 (Prop_lut6_I3_O)        0.326    12.986 r  render/vga_to_hdmi_i_1132/O
                         net (fo=1, routed)           0.000    12.986    render/vga_to_hdmi_i_1132_n_1
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    13.592 r  render/vga_to_hdmi_i_866/O[3]
                         net (fo=2, routed)           0.517    14.110    render/vga_to_hdmi_i_866_n_5
    SLICE_X38Y47         LUT6 (Prop_lut6_I2_O)        0.306    14.416 r  render/vga_to_hdmi_i_588/O
                         net (fo=2, routed)           0.714    15.129    render/vga_to_hdmi_i_588_n_1
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.253 r  render/vga_to_hdmi_i_592/O
                         net (fo=1, routed)           0.000    15.253    render/vga_to_hdmi_i_592_n_1
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    15.501 r  render/vga_to_hdmi_i_361/O[2]
                         net (fo=21, routed)          0.907    16.408    render/mult2[8]
    SLICE_X41Y51         LUT3 (Prop_lut3_I0_O)        0.328    16.736 r  render/vga_to_hdmi_i_1413/O
                         net (fo=8, routed)           0.536    17.273    render/vga_to_hdmi_i_1413_n_1
    SLICE_X42Y51         LUT4 (Prop_lut4_I0_O)        0.326    17.599 r  render/vga_to_hdmi_i_1416/O
                         net (fo=1, routed)           0.000    17.599    render/vga_to_hdmi_i_1416_n_1
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.132 r  render/vga_to_hdmi_i_1162/CO[3]
                         net (fo=1, routed)           0.000    18.132    render/vga_to_hdmi_i_1162_n_1
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.351 r  render/vga_to_hdmi_i_893/O[0]
                         net (fo=5, routed)           1.000    19.350    render/vga_to_hdmi_i_893_n_8
    SLICE_X44Y50         LUT4 (Prop_lut4_I1_O)        0.323    19.673 r  render/vga_to_hdmi_i_885/O
                         net (fo=2, routed)           0.494    20.167    render/vga_to_hdmi_i_885_n_1
    SLICE_X43Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    20.754 r  render/vga_to_hdmi_i_617/CO[3]
                         net (fo=1, routed)           0.000    20.754    render/vga_to_hdmi_i_617_n_1
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.088 r  render/vga_to_hdmi_i_371/O[1]
                         net (fo=6, routed)           0.634    21.721    render/vga_to_hdmi_i_371_n_7
    SLICE_X42Y49         LUT4 (Prop_lut4_I2_O)        0.303    22.024 r  render/vga_to_hdmi_i_613/O
                         net (fo=1, routed)           0.000    22.024    render/vga_to_hdmi_i_613_n_1
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.400 r  render/vga_to_hdmi_i_370/CO[3]
                         net (fo=5, routed)           0.748    23.148    render/vga_to_hdmi_i_370_n_1
    SLICE_X41Y50         LUT4 (Prop_lut4_I3_O)        0.118    23.266 r  render/vga_to_hdmi_i_375/O
                         net (fo=2, routed)           0.616    23.882    render/vga_to_hdmi_i_375_n_1
    SLICE_X39Y50         LUT4 (Prop_lut4_I1_O)        0.326    24.208 r  render/vga_to_hdmi_i_358/O
                         net (fo=3, routed)           0.332    24.540    render/vga_to_hdmi_i_358_n_1
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.124    24.664 r  render/vga_to_hdmi_i_180/O
                         net (fo=5, routed)           0.992    25.656    render/vga_to_hdmi_i_180_n_1
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124    25.780 f  render/vga_to_hdmi_i_120/O
                         net (fo=1, routed)           0.917    26.697    render/vga_to_hdmi_i_120_n_1
    SLICE_X39Y50         LUT6 (Prop_lut6_I1_O)        0.124    26.821 f  render/vga_to_hdmi_i_70/O
                         net (fo=25, routed)          2.739    29.560    render/vga_to_hdmi_i_124
    SLICE_X4Y34          LUT2 (Prop_lut2_I0_O)        0.124    29.684 f  render/vga_to_hdmi_i_98/O
                         net (fo=1, routed)           0.574    30.258    render/vga_to_hdmi_i_98_n_1
    SLICE_X4Y33          LUT6 (Prop_lut6_I4_O)        0.124    30.382 r  render/vga_to_hdmi_i_35/O
                         net (fo=1, routed)           0.000    30.382    render/vga_to_hdmi_i_35_n_1
    SLICE_X4Y33          MUXF7 (Prop_muxf7_I0_O)      0.212    30.594 r  render/vga_to_hdmi_i_8/O
                         net (fo=1, routed)           0.920    31.514    vga_to_hdmi/inst/srldly_0/data_i[18]
    SLICE_X6Y31          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.238    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.455    44.785    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    41.651 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.238    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.329 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.507    44.837    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y31          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/CLK
                         clock pessimism              0.259    45.095    
                         clock uncertainty           -0.091    45.004    
    SLICE_X6Y31          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.222    44.782    vga_to_hdmi/inst/srldly_0/srl[28].srl16_i
  -------------------------------------------------------------------
                         required time                         44.782    
                         arrival time                         -31.514    
  -------------------------------------------------------------------
                         slack                                 13.269    

Slack (MET) :             13.527ns  (required time - arrival time)
  Source:                 vga/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.186ns  (logic 7.555ns (28.851%)  route 18.631ns (71.149%))
  Logic Levels:           27  (CARRY4=7 LUT3=1 LUT4=5 LUT5=2 LUT6=11 MUXF7=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 44.839 - 40.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.574     5.082    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.745 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.412    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.557     5.065    vga/clk_out1
    SLICE_X15Y30         FDCE                                         r  vga/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDCE (Prop_fdce_C_Q)         0.456     5.521 r  vga/hc_reg[3]/Q
                         net (fo=143, routed)         2.439     7.961    terrain/Sa2/Q[2]
    SLICE_X28Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.085 r  terrain/Sa2/addr_reg[1]_i_117/O
                         net (fo=1, routed)           0.650     8.735    terrain/Sa2/addr_reg[1]_i_117_n_1
    SLICE_X28Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.859 r  terrain/Sa2/addr_reg[1]_i_92/O
                         net (fo=1, routed)           0.658     9.517    vga/addr_reg[1]_i_41_4
    SLICE_X29Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.641 r  vga/addr_reg[1]_i_59/O
                         net (fo=10, routed)          1.319    10.959    vga/hc_reg[5]_3
    SLICE_X37Y44         LUT5 (Prop_lut5_I0_O)        0.152    11.111 f  vga/addr_reg[4]_i_43/O
                         net (fo=22, routed)          0.883    11.994    render/vga_to_hdmi_i_1132_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I4_O)        0.360    12.354 r  render/vga_to_hdmi_i_1405/O
                         net (fo=1, routed)           0.306    12.660    render/vga_to_hdmi_i_1405_n_1
    SLICE_X36Y46         LUT6 (Prop_lut6_I3_O)        0.326    12.986 r  render/vga_to_hdmi_i_1132/O
                         net (fo=1, routed)           0.000    12.986    render/vga_to_hdmi_i_1132_n_1
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    13.592 r  render/vga_to_hdmi_i_866/O[3]
                         net (fo=2, routed)           0.517    14.110    render/vga_to_hdmi_i_866_n_5
    SLICE_X38Y47         LUT6 (Prop_lut6_I2_O)        0.306    14.416 r  render/vga_to_hdmi_i_588/O
                         net (fo=2, routed)           0.714    15.129    render/vga_to_hdmi_i_588_n_1
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.253 r  render/vga_to_hdmi_i_592/O
                         net (fo=1, routed)           0.000    15.253    render/vga_to_hdmi_i_592_n_1
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    15.501 r  render/vga_to_hdmi_i_361/O[2]
                         net (fo=21, routed)          0.907    16.408    render/mult2[8]
    SLICE_X41Y51         LUT3 (Prop_lut3_I0_O)        0.328    16.736 r  render/vga_to_hdmi_i_1413/O
                         net (fo=8, routed)           0.536    17.273    render/vga_to_hdmi_i_1413_n_1
    SLICE_X42Y51         LUT4 (Prop_lut4_I0_O)        0.326    17.599 r  render/vga_to_hdmi_i_1416/O
                         net (fo=1, routed)           0.000    17.599    render/vga_to_hdmi_i_1416_n_1
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.132 r  render/vga_to_hdmi_i_1162/CO[3]
                         net (fo=1, routed)           0.000    18.132    render/vga_to_hdmi_i_1162_n_1
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.351 r  render/vga_to_hdmi_i_893/O[0]
                         net (fo=5, routed)           1.000    19.350    render/vga_to_hdmi_i_893_n_8
    SLICE_X44Y50         LUT4 (Prop_lut4_I1_O)        0.323    19.673 r  render/vga_to_hdmi_i_885/O
                         net (fo=2, routed)           0.494    20.167    render/vga_to_hdmi_i_885_n_1
    SLICE_X43Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    20.754 r  render/vga_to_hdmi_i_617/CO[3]
                         net (fo=1, routed)           0.000    20.754    render/vga_to_hdmi_i_617_n_1
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.088 r  render/vga_to_hdmi_i_371/O[1]
                         net (fo=6, routed)           0.634    21.721    render/vga_to_hdmi_i_371_n_7
    SLICE_X42Y49         LUT4 (Prop_lut4_I2_O)        0.303    22.024 r  render/vga_to_hdmi_i_613/O
                         net (fo=1, routed)           0.000    22.024    render/vga_to_hdmi_i_613_n_1
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.400 r  render/vga_to_hdmi_i_370/CO[3]
                         net (fo=5, routed)           0.748    23.148    render/vga_to_hdmi_i_370_n_1
    SLICE_X41Y50         LUT4 (Prop_lut4_I3_O)        0.118    23.266 r  render/vga_to_hdmi_i_375/O
                         net (fo=2, routed)           0.616    23.882    render/vga_to_hdmi_i_375_n_1
    SLICE_X39Y50         LUT4 (Prop_lut4_I1_O)        0.326    24.208 r  render/vga_to_hdmi_i_358/O
                         net (fo=3, routed)           0.332    24.540    render/vga_to_hdmi_i_358_n_1
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.124    24.664 r  render/vga_to_hdmi_i_180/O
                         net (fo=5, routed)           0.992    25.656    render/vga_to_hdmi_i_180_n_1
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124    25.780 r  render/vga_to_hdmi_i_120/O
                         net (fo=1, routed)           0.917    26.697    render/vga_to_hdmi_i_120_n_1
    SLICE_X39Y50         LUT6 (Prop_lut6_I1_O)        0.124    26.821 r  render/vga_to_hdmi_i_70/O
                         net (fo=25, routed)          3.011    29.832    vga/vga_to_hdmi_i_14_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I4_O)        0.124    29.956 r  vga/vga_to_hdmi_i_63/O
                         net (fo=1, routed)           0.295    30.251    vga/vga_to_hdmi_i_63_n_1
    SLICE_X7Y35          LUT6 (Prop_lut6_I1_O)        0.124    30.375 r  vga/vga_to_hdmi_i_18/O
                         net (fo=1, routed)           0.000    30.375    vga/vga_to_hdmi_i_18_n_1
    SLICE_X7Y35          MUXF7 (Prop_muxf7_I0_O)      0.212    30.587 r  vga/vga_to_hdmi_i_3/O
                         net (fo=1, routed)           0.665    31.252    vga_to_hdmi/inst/srldly_0/data_i[15]
    SLICE_X6Y32          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.238    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.455    44.785    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    41.651 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.238    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.329 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.509    44.839    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y32          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.259    45.097    
                         clock uncertainty           -0.091    45.006    
    SLICE_X6Y32          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.227    44.779    vga_to_hdmi/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                         44.779    
                         arrival time                         -31.252    
  -------------------------------------------------------------------
                         slack                                 13.527    

Slack (MET) :             13.555ns  (required time - arrival time)
  Source:                 vga/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.164ns  (logic 7.794ns (29.789%)  route 18.370ns (70.210%))
  Logic Levels:           27  (CARRY4=7 LUT3=1 LUT4=6 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 44.839 - 40.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.574     5.082    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.745 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.412    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.557     5.065    vga/clk_out1
    SLICE_X15Y30         FDCE                                         r  vga/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDCE (Prop_fdce_C_Q)         0.456     5.521 r  vga/hc_reg[3]/Q
                         net (fo=143, routed)         2.439     7.961    terrain/Sa2/Q[2]
    SLICE_X28Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.085 r  terrain/Sa2/addr_reg[1]_i_117/O
                         net (fo=1, routed)           0.650     8.735    terrain/Sa2/addr_reg[1]_i_117_n_1
    SLICE_X28Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.859 r  terrain/Sa2/addr_reg[1]_i_92/O
                         net (fo=1, routed)           0.658     9.517    vga/addr_reg[1]_i_41_4
    SLICE_X29Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.641 r  vga/addr_reg[1]_i_59/O
                         net (fo=10, routed)          1.319    10.959    vga/hc_reg[5]_3
    SLICE_X37Y44         LUT5 (Prop_lut5_I0_O)        0.152    11.111 f  vga/addr_reg[4]_i_43/O
                         net (fo=22, routed)          0.883    11.994    render/vga_to_hdmi_i_1132_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I4_O)        0.360    12.354 r  render/vga_to_hdmi_i_1405/O
                         net (fo=1, routed)           0.306    12.660    render/vga_to_hdmi_i_1405_n_1
    SLICE_X36Y46         LUT6 (Prop_lut6_I3_O)        0.326    12.986 r  render/vga_to_hdmi_i_1132/O
                         net (fo=1, routed)           0.000    12.986    render/vga_to_hdmi_i_1132_n_1
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    13.592 r  render/vga_to_hdmi_i_866/O[3]
                         net (fo=2, routed)           0.517    14.110    render/vga_to_hdmi_i_866_n_5
    SLICE_X38Y47         LUT6 (Prop_lut6_I2_O)        0.306    14.416 r  render/vga_to_hdmi_i_588/O
                         net (fo=2, routed)           0.714    15.129    render/vga_to_hdmi_i_588_n_1
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.253 r  render/vga_to_hdmi_i_592/O
                         net (fo=1, routed)           0.000    15.253    render/vga_to_hdmi_i_592_n_1
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    15.501 r  render/vga_to_hdmi_i_361/O[2]
                         net (fo=21, routed)          0.907    16.408    render/mult2[8]
    SLICE_X41Y51         LUT3 (Prop_lut3_I0_O)        0.328    16.736 r  render/vga_to_hdmi_i_1413/O
                         net (fo=8, routed)           0.536    17.273    render/vga_to_hdmi_i_1413_n_1
    SLICE_X42Y51         LUT4 (Prop_lut4_I0_O)        0.326    17.599 r  render/vga_to_hdmi_i_1416/O
                         net (fo=1, routed)           0.000    17.599    render/vga_to_hdmi_i_1416_n_1
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.132 r  render/vga_to_hdmi_i_1162/CO[3]
                         net (fo=1, routed)           0.000    18.132    render/vga_to_hdmi_i_1162_n_1
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.351 r  render/vga_to_hdmi_i_893/O[0]
                         net (fo=5, routed)           1.000    19.350    render/vga_to_hdmi_i_893_n_8
    SLICE_X44Y50         LUT4 (Prop_lut4_I1_O)        0.323    19.673 r  render/vga_to_hdmi_i_885/O
                         net (fo=2, routed)           0.494    20.167    render/vga_to_hdmi_i_885_n_1
    SLICE_X43Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    20.754 r  render/vga_to_hdmi_i_617/CO[3]
                         net (fo=1, routed)           0.000    20.754    render/vga_to_hdmi_i_617_n_1
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.088 r  render/vga_to_hdmi_i_371/O[1]
                         net (fo=6, routed)           0.634    21.721    render/vga_to_hdmi_i_371_n_7
    SLICE_X42Y49         LUT4 (Prop_lut4_I2_O)        0.303    22.024 r  render/vga_to_hdmi_i_613/O
                         net (fo=1, routed)           0.000    22.024    render/vga_to_hdmi_i_613_n_1
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.400 r  render/vga_to_hdmi_i_370/CO[3]
                         net (fo=5, routed)           0.748    23.148    render/vga_to_hdmi_i_370_n_1
    SLICE_X41Y50         LUT4 (Prop_lut4_I3_O)        0.118    23.266 r  render/vga_to_hdmi_i_375/O
                         net (fo=2, routed)           0.616    23.882    render/vga_to_hdmi_i_375_n_1
    SLICE_X39Y50         LUT4 (Prop_lut4_I1_O)        0.326    24.208 r  render/vga_to_hdmi_i_358/O
                         net (fo=3, routed)           0.332    24.540    render/vga_to_hdmi_i_358_n_1
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.124    24.664 r  render/vga_to_hdmi_i_180/O
                         net (fo=5, routed)           0.992    25.656    render/vga_to_hdmi_i_180_n_1
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124    25.780 r  render/vga_to_hdmi_i_120/O
                         net (fo=1, routed)           0.917    26.697    render/vga_to_hdmi_i_120_n_1
    SLICE_X39Y50         LUT6 (Prop_lut6_I1_O)        0.124    26.821 r  render/vga_to_hdmi_i_70/O
                         net (fo=25, routed)          2.739    29.560    vga/vga_to_hdmi_i_14_0
    SLICE_X4Y34          LUT5 (Prop_lut5_I1_O)        0.150    29.710 f  vga/vga_to_hdmi_i_67/O
                         net (fo=1, routed)           0.351    30.061    vga/vga_to_hdmi_i_67_n_1
    SLICE_X5Y34          LUT4 (Prop_lut4_I0_O)        0.332    30.393 r  vga/vga_to_hdmi_i_21/O
                         net (fo=1, routed)           0.000    30.393    vga/vga_to_hdmi_i_21_n_1
    SLICE_X5Y34          MUXF7 (Prop_muxf7_I1_O)      0.217    30.610 r  vga/vga_to_hdmi_i_4/O
                         net (fo=1, routed)           0.619    31.229    vga_to_hdmi/inst/srldly_0/data_i[14]
    SLICE_X6Y32          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.238    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.455    44.785    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    41.651 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.238    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.329 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.509    44.839    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y32          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism              0.259    45.097    
                         clock uncertainty           -0.091    45.006    
    SLICE_X6Y32          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.222    44.784    vga_to_hdmi/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                         44.784    
                         arrival time                         -31.229    
  -------------------------------------------------------------------
                         slack                                 13.555    

Slack (MET) :             13.651ns  (required time - arrival time)
  Source:                 vga/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.232ns  (logic 7.343ns (27.992%)  route 18.889ns (72.008%))
  Logic Levels:           26  (CARRY4=7 LUT3=1 LUT4=5 LUT5=3 LUT6=10)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 44.833 - 40.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.574     5.082    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.745 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.412    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.557     5.065    vga/clk_out1
    SLICE_X15Y30         FDCE                                         r  vga/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDCE (Prop_fdce_C_Q)         0.456     5.521 r  vga/hc_reg[3]/Q
                         net (fo=143, routed)         2.439     7.961    terrain/Sa2/Q[2]
    SLICE_X28Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.085 r  terrain/Sa2/addr_reg[1]_i_117/O
                         net (fo=1, routed)           0.650     8.735    terrain/Sa2/addr_reg[1]_i_117_n_1
    SLICE_X28Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.859 r  terrain/Sa2/addr_reg[1]_i_92/O
                         net (fo=1, routed)           0.658     9.517    vga/addr_reg[1]_i_41_4
    SLICE_X29Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.641 r  vga/addr_reg[1]_i_59/O
                         net (fo=10, routed)          1.319    10.959    vga/hc_reg[5]_3
    SLICE_X37Y44         LUT5 (Prop_lut5_I0_O)        0.152    11.111 f  vga/addr_reg[4]_i_43/O
                         net (fo=22, routed)          0.883    11.994    render/vga_to_hdmi_i_1132_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I4_O)        0.360    12.354 r  render/vga_to_hdmi_i_1405/O
                         net (fo=1, routed)           0.306    12.660    render/vga_to_hdmi_i_1405_n_1
    SLICE_X36Y46         LUT6 (Prop_lut6_I3_O)        0.326    12.986 r  render/vga_to_hdmi_i_1132/O
                         net (fo=1, routed)           0.000    12.986    render/vga_to_hdmi_i_1132_n_1
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    13.592 r  render/vga_to_hdmi_i_866/O[3]
                         net (fo=2, routed)           0.517    14.110    render/vga_to_hdmi_i_866_n_5
    SLICE_X38Y47         LUT6 (Prop_lut6_I2_O)        0.306    14.416 r  render/vga_to_hdmi_i_588/O
                         net (fo=2, routed)           0.714    15.129    render/vga_to_hdmi_i_588_n_1
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.253 r  render/vga_to_hdmi_i_592/O
                         net (fo=1, routed)           0.000    15.253    render/vga_to_hdmi_i_592_n_1
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    15.501 r  render/vga_to_hdmi_i_361/O[2]
                         net (fo=21, routed)          0.907    16.408    render/mult2[8]
    SLICE_X41Y51         LUT3 (Prop_lut3_I0_O)        0.328    16.736 r  render/vga_to_hdmi_i_1413/O
                         net (fo=8, routed)           0.536    17.273    render/vga_to_hdmi_i_1413_n_1
    SLICE_X42Y51         LUT4 (Prop_lut4_I0_O)        0.326    17.599 r  render/vga_to_hdmi_i_1416/O
                         net (fo=1, routed)           0.000    17.599    render/vga_to_hdmi_i_1416_n_1
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.132 r  render/vga_to_hdmi_i_1162/CO[3]
                         net (fo=1, routed)           0.000    18.132    render/vga_to_hdmi_i_1162_n_1
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.351 r  render/vga_to_hdmi_i_893/O[0]
                         net (fo=5, routed)           1.000    19.350    render/vga_to_hdmi_i_893_n_8
    SLICE_X44Y50         LUT4 (Prop_lut4_I1_O)        0.323    19.673 r  render/vga_to_hdmi_i_885/O
                         net (fo=2, routed)           0.494    20.167    render/vga_to_hdmi_i_885_n_1
    SLICE_X43Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    20.754 r  render/vga_to_hdmi_i_617/CO[3]
                         net (fo=1, routed)           0.000    20.754    render/vga_to_hdmi_i_617_n_1
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.088 r  render/vga_to_hdmi_i_371/O[1]
                         net (fo=6, routed)           0.634    21.721    render/vga_to_hdmi_i_371_n_7
    SLICE_X42Y49         LUT4 (Prop_lut4_I2_O)        0.303    22.024 r  render/vga_to_hdmi_i_613/O
                         net (fo=1, routed)           0.000    22.024    render/vga_to_hdmi_i_613_n_1
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.400 r  render/vga_to_hdmi_i_370/CO[3]
                         net (fo=5, routed)           0.748    23.148    render/vga_to_hdmi_i_370_n_1
    SLICE_X41Y50         LUT4 (Prop_lut4_I3_O)        0.118    23.266 r  render/vga_to_hdmi_i_375/O
                         net (fo=2, routed)           0.616    23.882    render/vga_to_hdmi_i_375_n_1
    SLICE_X39Y50         LUT4 (Prop_lut4_I1_O)        0.326    24.208 r  render/vga_to_hdmi_i_358/O
                         net (fo=3, routed)           0.332    24.540    render/vga_to_hdmi_i_358_n_1
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.124    24.664 r  render/vga_to_hdmi_i_180/O
                         net (fo=5, routed)           0.992    25.656    render/vga_to_hdmi_i_180_n_1
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124    25.780 r  render/vga_to_hdmi_i_120/O
                         net (fo=1, routed)           0.917    26.697    render/vga_to_hdmi_i_120_n_1
    SLICE_X39Y50         LUT6 (Prop_lut6_I1_O)        0.124    26.821 r  render/vga_to_hdmi_i_70/O
                         net (fo=25, routed)          2.804    29.625    render/vga_to_hdmi_i_124
    SLICE_X6Y33          LUT5 (Prop_lut5_I3_O)        0.124    29.749 f  render/vga_to_hdmi_i_46/O
                         net (fo=1, routed)           0.587    30.336    render/vga_to_hdmi_i_46_n_1
    SLICE_X6Y34          LUT6 (Prop_lut6_I1_O)        0.124    30.460 r  render/vga_to_hdmi_i_11/O
                         net (fo=1, routed)           0.837    31.298    vga_to_hdmi/inst/srldly_0/data_i[23]
    SLICE_X6Y27          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.238    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.455    44.785    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    41.651 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.238    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.329 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.503    44.833    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y27          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.259    45.091    
                         clock uncertainty           -0.091    45.000    
    SLICE_X6Y27          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    44.948    vga_to_hdmi/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                         44.948    
                         arrival time                         -31.298    
  -------------------------------------------------------------------
                         slack                                 13.651    

Slack (MET) :             13.658ns  (required time - arrival time)
  Source:                 vga/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.238ns  (logic 7.343ns (27.986%)  route 18.895ns (72.014%))
  Logic Levels:           26  (CARRY4=7 LUT3=1 LUT4=5 LUT5=3 LUT6=10)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 44.833 - 40.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.574     5.082    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.745 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.412    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.557     5.065    vga/clk_out1
    SLICE_X15Y30         FDCE                                         r  vga/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDCE (Prop_fdce_C_Q)         0.456     5.521 r  vga/hc_reg[3]/Q
                         net (fo=143, routed)         2.439     7.961    terrain/Sa2/Q[2]
    SLICE_X28Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.085 r  terrain/Sa2/addr_reg[1]_i_117/O
                         net (fo=1, routed)           0.650     8.735    terrain/Sa2/addr_reg[1]_i_117_n_1
    SLICE_X28Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.859 r  terrain/Sa2/addr_reg[1]_i_92/O
                         net (fo=1, routed)           0.658     9.517    vga/addr_reg[1]_i_41_4
    SLICE_X29Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.641 r  vga/addr_reg[1]_i_59/O
                         net (fo=10, routed)          1.319    10.959    vga/hc_reg[5]_3
    SLICE_X37Y44         LUT5 (Prop_lut5_I0_O)        0.152    11.111 f  vga/addr_reg[4]_i_43/O
                         net (fo=22, routed)          0.883    11.994    render/vga_to_hdmi_i_1132_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I4_O)        0.360    12.354 r  render/vga_to_hdmi_i_1405/O
                         net (fo=1, routed)           0.306    12.660    render/vga_to_hdmi_i_1405_n_1
    SLICE_X36Y46         LUT6 (Prop_lut6_I3_O)        0.326    12.986 r  render/vga_to_hdmi_i_1132/O
                         net (fo=1, routed)           0.000    12.986    render/vga_to_hdmi_i_1132_n_1
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    13.592 r  render/vga_to_hdmi_i_866/O[3]
                         net (fo=2, routed)           0.517    14.110    render/vga_to_hdmi_i_866_n_5
    SLICE_X38Y47         LUT6 (Prop_lut6_I2_O)        0.306    14.416 r  render/vga_to_hdmi_i_588/O
                         net (fo=2, routed)           0.714    15.129    render/vga_to_hdmi_i_588_n_1
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.253 r  render/vga_to_hdmi_i_592/O
                         net (fo=1, routed)           0.000    15.253    render/vga_to_hdmi_i_592_n_1
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    15.501 r  render/vga_to_hdmi_i_361/O[2]
                         net (fo=21, routed)          0.907    16.408    render/mult2[8]
    SLICE_X41Y51         LUT3 (Prop_lut3_I0_O)        0.328    16.736 r  render/vga_to_hdmi_i_1413/O
                         net (fo=8, routed)           0.536    17.273    render/vga_to_hdmi_i_1413_n_1
    SLICE_X42Y51         LUT4 (Prop_lut4_I0_O)        0.326    17.599 r  render/vga_to_hdmi_i_1416/O
                         net (fo=1, routed)           0.000    17.599    render/vga_to_hdmi_i_1416_n_1
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.132 r  render/vga_to_hdmi_i_1162/CO[3]
                         net (fo=1, routed)           0.000    18.132    render/vga_to_hdmi_i_1162_n_1
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.351 r  render/vga_to_hdmi_i_893/O[0]
                         net (fo=5, routed)           1.000    19.350    render/vga_to_hdmi_i_893_n_8
    SLICE_X44Y50         LUT4 (Prop_lut4_I1_O)        0.323    19.673 r  render/vga_to_hdmi_i_885/O
                         net (fo=2, routed)           0.494    20.167    render/vga_to_hdmi_i_885_n_1
    SLICE_X43Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    20.754 r  render/vga_to_hdmi_i_617/CO[3]
                         net (fo=1, routed)           0.000    20.754    render/vga_to_hdmi_i_617_n_1
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.088 r  render/vga_to_hdmi_i_371/O[1]
                         net (fo=6, routed)           0.634    21.721    render/vga_to_hdmi_i_371_n_7
    SLICE_X42Y49         LUT4 (Prop_lut4_I2_O)        0.303    22.024 r  render/vga_to_hdmi_i_613/O
                         net (fo=1, routed)           0.000    22.024    render/vga_to_hdmi_i_613_n_1
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.400 r  render/vga_to_hdmi_i_370/CO[3]
                         net (fo=5, routed)           0.748    23.148    render/vga_to_hdmi_i_370_n_1
    SLICE_X41Y50         LUT4 (Prop_lut4_I3_O)        0.118    23.266 r  render/vga_to_hdmi_i_375/O
                         net (fo=2, routed)           0.616    23.882    render/vga_to_hdmi_i_375_n_1
    SLICE_X39Y50         LUT4 (Prop_lut4_I1_O)        0.326    24.208 r  render/vga_to_hdmi_i_358/O
                         net (fo=3, routed)           0.332    24.540    render/vga_to_hdmi_i_358_n_1
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.124    24.664 r  render/vga_to_hdmi_i_180/O
                         net (fo=5, routed)           0.992    25.656    render/vga_to_hdmi_i_180_n_1
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124    25.780 r  render/vga_to_hdmi_i_120/O
                         net (fo=1, routed)           0.917    26.697    render/vga_to_hdmi_i_120_n_1
    SLICE_X39Y50         LUT6 (Prop_lut6_I1_O)        0.124    26.821 r  render/vga_to_hdmi_i_70/O
                         net (fo=25, routed)          2.591    29.412    render/vga_to_hdmi_i_124
    SLICE_X4Y32          LUT5 (Prop_lut5_I3_O)        0.124    29.536 r  render/vga_to_hdmi_i_39/O
                         net (fo=1, routed)           0.706    30.242    render/vga_to_hdmi_i_39_n_1
    SLICE_X5Y32          LUT6 (Prop_lut6_I2_O)        0.124    30.366 r  render/vga_to_hdmi_i_9/O
                         net (fo=1, routed)           0.937    31.303    vga_to_hdmi/inst/srldly_0/data_i[25]
    SLICE_X6Y27          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.238    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.455    44.785    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    41.651 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.238    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.329 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.503    44.833    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y27          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/CLK
                         clock pessimism              0.259    45.091    
                         clock uncertainty           -0.091    45.000    
    SLICE_X6Y27          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    44.961    vga_to_hdmi/inst/srldly_0/srl[39].srl16_i
  -------------------------------------------------------------------
                         required time                         44.961    
                         arrival time                         -31.303    
  -------------------------------------------------------------------
                         slack                                 13.658    

Slack (MET) :             13.930ns  (required time - arrival time)
  Source:                 vga/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.987ns  (logic 7.577ns (29.157%)  route 18.410ns (70.843%))
  Logic Levels:           26  (CARRY4=7 LUT3=1 LUT4=6 LUT5=2 LUT6=10)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 44.833 - 40.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.574     5.082    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.745 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.412    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.557     5.065    vga/clk_out1
    SLICE_X15Y30         FDCE                                         r  vga/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDCE (Prop_fdce_C_Q)         0.456     5.521 r  vga/hc_reg[3]/Q
                         net (fo=143, routed)         2.439     7.961    terrain/Sa2/Q[2]
    SLICE_X28Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.085 r  terrain/Sa2/addr_reg[1]_i_117/O
                         net (fo=1, routed)           0.650     8.735    terrain/Sa2/addr_reg[1]_i_117_n_1
    SLICE_X28Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.859 r  terrain/Sa2/addr_reg[1]_i_92/O
                         net (fo=1, routed)           0.658     9.517    vga/addr_reg[1]_i_41_4
    SLICE_X29Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.641 r  vga/addr_reg[1]_i_59/O
                         net (fo=10, routed)          1.319    10.959    vga/hc_reg[5]_3
    SLICE_X37Y44         LUT5 (Prop_lut5_I0_O)        0.152    11.111 f  vga/addr_reg[4]_i_43/O
                         net (fo=22, routed)          0.883    11.994    render/vga_to_hdmi_i_1132_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I4_O)        0.360    12.354 r  render/vga_to_hdmi_i_1405/O
                         net (fo=1, routed)           0.306    12.660    render/vga_to_hdmi_i_1405_n_1
    SLICE_X36Y46         LUT6 (Prop_lut6_I3_O)        0.326    12.986 r  render/vga_to_hdmi_i_1132/O
                         net (fo=1, routed)           0.000    12.986    render/vga_to_hdmi_i_1132_n_1
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    13.592 r  render/vga_to_hdmi_i_866/O[3]
                         net (fo=2, routed)           0.517    14.110    render/vga_to_hdmi_i_866_n_5
    SLICE_X38Y47         LUT6 (Prop_lut6_I2_O)        0.306    14.416 r  render/vga_to_hdmi_i_588/O
                         net (fo=2, routed)           0.714    15.129    render/vga_to_hdmi_i_588_n_1
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.253 r  render/vga_to_hdmi_i_592/O
                         net (fo=1, routed)           0.000    15.253    render/vga_to_hdmi_i_592_n_1
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    15.501 r  render/vga_to_hdmi_i_361/O[2]
                         net (fo=21, routed)          0.907    16.408    render/mult2[8]
    SLICE_X41Y51         LUT3 (Prop_lut3_I0_O)        0.328    16.736 r  render/vga_to_hdmi_i_1413/O
                         net (fo=8, routed)           0.536    17.273    render/vga_to_hdmi_i_1413_n_1
    SLICE_X42Y51         LUT4 (Prop_lut4_I0_O)        0.326    17.599 r  render/vga_to_hdmi_i_1416/O
                         net (fo=1, routed)           0.000    17.599    render/vga_to_hdmi_i_1416_n_1
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.132 r  render/vga_to_hdmi_i_1162/CO[3]
                         net (fo=1, routed)           0.000    18.132    render/vga_to_hdmi_i_1162_n_1
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.351 r  render/vga_to_hdmi_i_893/O[0]
                         net (fo=5, routed)           1.000    19.350    render/vga_to_hdmi_i_893_n_8
    SLICE_X44Y50         LUT4 (Prop_lut4_I1_O)        0.323    19.673 r  render/vga_to_hdmi_i_885/O
                         net (fo=2, routed)           0.494    20.167    render/vga_to_hdmi_i_885_n_1
    SLICE_X43Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    20.754 r  render/vga_to_hdmi_i_617/CO[3]
                         net (fo=1, routed)           0.000    20.754    render/vga_to_hdmi_i_617_n_1
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.088 r  render/vga_to_hdmi_i_371/O[1]
                         net (fo=6, routed)           0.634    21.721    render/vga_to_hdmi_i_371_n_7
    SLICE_X42Y49         LUT4 (Prop_lut4_I2_O)        0.303    22.024 r  render/vga_to_hdmi_i_613/O
                         net (fo=1, routed)           0.000    22.024    render/vga_to_hdmi_i_613_n_1
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.400 r  render/vga_to_hdmi_i_370/CO[3]
                         net (fo=5, routed)           0.748    23.148    render/vga_to_hdmi_i_370_n_1
    SLICE_X41Y50         LUT4 (Prop_lut4_I3_O)        0.118    23.266 r  render/vga_to_hdmi_i_375/O
                         net (fo=2, routed)           0.616    23.882    render/vga_to_hdmi_i_375_n_1
    SLICE_X39Y50         LUT4 (Prop_lut4_I1_O)        0.326    24.208 r  render/vga_to_hdmi_i_358/O
                         net (fo=3, routed)           0.332    24.540    render/vga_to_hdmi_i_358_n_1
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.124    24.664 r  render/vga_to_hdmi_i_180/O
                         net (fo=5, routed)           0.992    25.656    render/vga_to_hdmi_i_180_n_1
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124    25.780 r  render/vga_to_hdmi_i_120/O
                         net (fo=1, routed)           0.917    26.697    render/vga_to_hdmi_i_120_n_1
    SLICE_X39Y50         LUT6 (Prop_lut6_I1_O)        0.124    26.821 r  render/vga_to_hdmi_i_70/O
                         net (fo=25, routed)          2.587    29.408    render/vga_to_hdmi_i_124
    SLICE_X4Y32          LUT4 (Prop_lut4_I2_O)        0.150    29.558 r  render/vga_to_hdmi_i_45/O
                         net (fo=1, routed)           0.411    29.969    render/vga_to_hdmi_i_45_n_1
    SLICE_X5Y32          LUT6 (Prop_lut6_I5_O)        0.332    30.301 r  render/vga_to_hdmi_i_10/O
                         net (fo=1, routed)           0.751    31.052    vga_to_hdmi/inst/srldly_0/data_i[24]
    SLICE_X6Y27          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.238    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.455    44.785    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    41.651 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.238    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.329 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.503    44.833    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y27          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.259    45.091    
                         clock uncertainty           -0.091    45.000    
    SLICE_X6Y27          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    44.982    vga_to_hdmi/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         44.982    
                         arrival time                         -31.052    
  -------------------------------------------------------------------
                         slack                                 13.930    

Slack (MET) :             13.957ns  (required time - arrival time)
  Source:                 vga/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.930ns  (logic 7.569ns (29.190%)  route 18.361ns (70.810%))
  Logic Levels:           26  (CARRY4=7 LUT3=1 LUT4=6 LUT5=2 LUT6=10)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 44.833 - 40.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.574     5.082    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.745 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.412    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.557     5.065    vga/clk_out1
    SLICE_X15Y30         FDCE                                         r  vga/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDCE (Prop_fdce_C_Q)         0.456     5.521 r  vga/hc_reg[3]/Q
                         net (fo=143, routed)         2.439     7.961    terrain/Sa2/Q[2]
    SLICE_X28Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.085 r  terrain/Sa2/addr_reg[1]_i_117/O
                         net (fo=1, routed)           0.650     8.735    terrain/Sa2/addr_reg[1]_i_117_n_1
    SLICE_X28Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.859 r  terrain/Sa2/addr_reg[1]_i_92/O
                         net (fo=1, routed)           0.658     9.517    vga/addr_reg[1]_i_41_4
    SLICE_X29Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.641 r  vga/addr_reg[1]_i_59/O
                         net (fo=10, routed)          1.319    10.959    vga/hc_reg[5]_3
    SLICE_X37Y44         LUT5 (Prop_lut5_I0_O)        0.152    11.111 f  vga/addr_reg[4]_i_43/O
                         net (fo=22, routed)          0.883    11.994    render/vga_to_hdmi_i_1132_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I4_O)        0.360    12.354 r  render/vga_to_hdmi_i_1405/O
                         net (fo=1, routed)           0.306    12.660    render/vga_to_hdmi_i_1405_n_1
    SLICE_X36Y46         LUT6 (Prop_lut6_I3_O)        0.326    12.986 r  render/vga_to_hdmi_i_1132/O
                         net (fo=1, routed)           0.000    12.986    render/vga_to_hdmi_i_1132_n_1
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    13.592 r  render/vga_to_hdmi_i_866/O[3]
                         net (fo=2, routed)           0.517    14.110    render/vga_to_hdmi_i_866_n_5
    SLICE_X38Y47         LUT6 (Prop_lut6_I2_O)        0.306    14.416 r  render/vga_to_hdmi_i_588/O
                         net (fo=2, routed)           0.714    15.129    render/vga_to_hdmi_i_588_n_1
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.253 r  render/vga_to_hdmi_i_592/O
                         net (fo=1, routed)           0.000    15.253    render/vga_to_hdmi_i_592_n_1
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    15.501 r  render/vga_to_hdmi_i_361/O[2]
                         net (fo=21, routed)          0.907    16.408    render/mult2[8]
    SLICE_X41Y51         LUT3 (Prop_lut3_I0_O)        0.328    16.736 r  render/vga_to_hdmi_i_1413/O
                         net (fo=8, routed)           0.536    17.273    render/vga_to_hdmi_i_1413_n_1
    SLICE_X42Y51         LUT4 (Prop_lut4_I0_O)        0.326    17.599 r  render/vga_to_hdmi_i_1416/O
                         net (fo=1, routed)           0.000    17.599    render/vga_to_hdmi_i_1416_n_1
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.132 r  render/vga_to_hdmi_i_1162/CO[3]
                         net (fo=1, routed)           0.000    18.132    render/vga_to_hdmi_i_1162_n_1
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.351 r  render/vga_to_hdmi_i_893/O[0]
                         net (fo=5, routed)           1.000    19.350    render/vga_to_hdmi_i_893_n_8
    SLICE_X44Y50         LUT4 (Prop_lut4_I1_O)        0.323    19.673 r  render/vga_to_hdmi_i_885/O
                         net (fo=2, routed)           0.494    20.167    render/vga_to_hdmi_i_885_n_1
    SLICE_X43Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    20.754 r  render/vga_to_hdmi_i_617/CO[3]
                         net (fo=1, routed)           0.000    20.754    render/vga_to_hdmi_i_617_n_1
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.088 r  render/vga_to_hdmi_i_371/O[1]
                         net (fo=6, routed)           0.634    21.721    render/vga_to_hdmi_i_371_n_7
    SLICE_X42Y49         LUT4 (Prop_lut4_I2_O)        0.303    22.024 r  render/vga_to_hdmi_i_613/O
                         net (fo=1, routed)           0.000    22.024    render/vga_to_hdmi_i_613_n_1
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.400 r  render/vga_to_hdmi_i_370/CO[3]
                         net (fo=5, routed)           0.748    23.148    render/vga_to_hdmi_i_370_n_1
    SLICE_X41Y50         LUT4 (Prop_lut4_I3_O)        0.118    23.266 r  render/vga_to_hdmi_i_375/O
                         net (fo=2, routed)           0.616    23.882    render/vga_to_hdmi_i_375_n_1
    SLICE_X39Y50         LUT4 (Prop_lut4_I1_O)        0.326    24.208 r  render/vga_to_hdmi_i_358/O
                         net (fo=3, routed)           0.332    24.540    render/vga_to_hdmi_i_358_n_1
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.124    24.664 r  render/vga_to_hdmi_i_180/O
                         net (fo=5, routed)           0.992    25.656    render/vga_to_hdmi_i_180_n_1
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124    25.780 r  render/vga_to_hdmi_i_120/O
                         net (fo=1, routed)           0.917    26.697    render/vga_to_hdmi_i_120_n_1
    SLICE_X39Y50         LUT6 (Prop_lut6_I1_O)        0.124    26.821 r  render/vga_to_hdmi_i_70/O
                         net (fo=25, routed)          2.184    29.005    render/vga_to_hdmi_i_124
    SLICE_X6Y34          LUT4 (Prop_lut4_I2_O)        0.146    29.151 r  render/vga_to_hdmi_i_51/O
                         net (fo=1, routed)           0.452    29.603    render/vga_to_hdmi_i_51_n_1
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.328    29.931 r  render/vga_to_hdmi_i_12/O
                         net (fo=1, routed)           1.065    30.996    vga_to_hdmi/inst/srldly_0/data_i[22]
    SLICE_X6Y27          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.238    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.455    44.785    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    41.651 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.238    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.329 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.503    44.833    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y27          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.259    45.091    
                         clock uncertainty           -0.091    45.000    
    SLICE_X6Y27          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    44.953    vga_to_hdmi/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                         44.953    
                         arrival time                         -30.996    
  -------------------------------------------------------------------
                         slack                                 13.957    

Slack (MET) :             14.028ns  (required time - arrival time)
  Source:                 vga/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.699ns  (logic 7.560ns (29.417%)  route 18.139ns (70.583%))
  Logic Levels:           27  (CARRY4=7 LUT3=1 LUT4=5 LUT5=3 LUT6=10 MUXF7=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 44.839 - 40.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.574     5.082    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.745 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.412    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.557     5.065    vga/clk_out1
    SLICE_X15Y30         FDCE                                         r  vga/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDCE (Prop_fdce_C_Q)         0.456     5.521 r  vga/hc_reg[3]/Q
                         net (fo=143, routed)         2.439     7.961    terrain/Sa2/Q[2]
    SLICE_X28Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.085 r  terrain/Sa2/addr_reg[1]_i_117/O
                         net (fo=1, routed)           0.650     8.735    terrain/Sa2/addr_reg[1]_i_117_n_1
    SLICE_X28Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.859 r  terrain/Sa2/addr_reg[1]_i_92/O
                         net (fo=1, routed)           0.658     9.517    vga/addr_reg[1]_i_41_4
    SLICE_X29Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.641 r  vga/addr_reg[1]_i_59/O
                         net (fo=10, routed)          1.319    10.959    vga/hc_reg[5]_3
    SLICE_X37Y44         LUT5 (Prop_lut5_I0_O)        0.152    11.111 f  vga/addr_reg[4]_i_43/O
                         net (fo=22, routed)          0.883    11.994    render/vga_to_hdmi_i_1132_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I4_O)        0.360    12.354 r  render/vga_to_hdmi_i_1405/O
                         net (fo=1, routed)           0.306    12.660    render/vga_to_hdmi_i_1405_n_1
    SLICE_X36Y46         LUT6 (Prop_lut6_I3_O)        0.326    12.986 r  render/vga_to_hdmi_i_1132/O
                         net (fo=1, routed)           0.000    12.986    render/vga_to_hdmi_i_1132_n_1
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    13.592 r  render/vga_to_hdmi_i_866/O[3]
                         net (fo=2, routed)           0.517    14.110    render/vga_to_hdmi_i_866_n_5
    SLICE_X38Y47         LUT6 (Prop_lut6_I2_O)        0.306    14.416 r  render/vga_to_hdmi_i_588/O
                         net (fo=2, routed)           0.714    15.129    render/vga_to_hdmi_i_588_n_1
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.253 r  render/vga_to_hdmi_i_592/O
                         net (fo=1, routed)           0.000    15.253    render/vga_to_hdmi_i_592_n_1
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    15.501 r  render/vga_to_hdmi_i_361/O[2]
                         net (fo=21, routed)          0.907    16.408    render/mult2[8]
    SLICE_X41Y51         LUT3 (Prop_lut3_I0_O)        0.328    16.736 r  render/vga_to_hdmi_i_1413/O
                         net (fo=8, routed)           0.536    17.273    render/vga_to_hdmi_i_1413_n_1
    SLICE_X42Y51         LUT4 (Prop_lut4_I0_O)        0.326    17.599 r  render/vga_to_hdmi_i_1416/O
                         net (fo=1, routed)           0.000    17.599    render/vga_to_hdmi_i_1416_n_1
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.132 r  render/vga_to_hdmi_i_1162/CO[3]
                         net (fo=1, routed)           0.000    18.132    render/vga_to_hdmi_i_1162_n_1
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.351 r  render/vga_to_hdmi_i_893/O[0]
                         net (fo=5, routed)           1.000    19.350    render/vga_to_hdmi_i_893_n_8
    SLICE_X44Y50         LUT4 (Prop_lut4_I1_O)        0.323    19.673 r  render/vga_to_hdmi_i_885/O
                         net (fo=2, routed)           0.494    20.167    render/vga_to_hdmi_i_885_n_1
    SLICE_X43Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    20.754 r  render/vga_to_hdmi_i_617/CO[3]
                         net (fo=1, routed)           0.000    20.754    render/vga_to_hdmi_i_617_n_1
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.088 r  render/vga_to_hdmi_i_371/O[1]
                         net (fo=6, routed)           0.634    21.721    render/vga_to_hdmi_i_371_n_7
    SLICE_X42Y49         LUT4 (Prop_lut4_I2_O)        0.303    22.024 r  render/vga_to_hdmi_i_613/O
                         net (fo=1, routed)           0.000    22.024    render/vga_to_hdmi_i_613_n_1
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.400 r  render/vga_to_hdmi_i_370/CO[3]
                         net (fo=5, routed)           0.748    23.148    render/vga_to_hdmi_i_370_n_1
    SLICE_X41Y50         LUT4 (Prop_lut4_I3_O)        0.118    23.266 r  render/vga_to_hdmi_i_375/O
                         net (fo=2, routed)           0.616    23.882    render/vga_to_hdmi_i_375_n_1
    SLICE_X39Y50         LUT4 (Prop_lut4_I1_O)        0.326    24.208 r  render/vga_to_hdmi_i_358/O
                         net (fo=3, routed)           0.332    24.540    render/vga_to_hdmi_i_358_n_1
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.124    24.664 r  render/vga_to_hdmi_i_180/O
                         net (fo=5, routed)           0.992    25.656    render/vga_to_hdmi_i_180_n_1
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124    25.780 r  render/vga_to_hdmi_i_120/O
                         net (fo=1, routed)           0.917    26.697    render/vga_to_hdmi_i_120_n_1
    SLICE_X39Y50         LUT6 (Prop_lut6_I1_O)        0.124    26.821 r  render/vga_to_hdmi_i_70/O
                         net (fo=25, routed)          2.443    29.264    vga/vga_to_hdmi_i_14_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I3_O)        0.124    29.388 f  vga/vga_to_hdmi_i_56/O
                         net (fo=1, routed)           0.551    29.939    vga/vga_to_hdmi_i_56_n_1
    SLICE_X7Y34          LUT6 (Prop_lut6_I0_O)        0.124    30.063 r  vga/vga_to_hdmi_i_15/O
                         net (fo=1, routed)           0.000    30.063    vga/vga_to_hdmi_i_15_n_1
    SLICE_X7Y34          MUXF7 (Prop_muxf7_I1_O)      0.217    30.280 r  vga/vga_to_hdmi_i_1/O
                         net (fo=1, routed)           0.484    30.764    vga_to_hdmi/inst/srldly_0/data_i[17]
    SLICE_X6Y32          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.238    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.455    44.785    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    41.651 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.238    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.329 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.509    44.839    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y32          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism              0.259    45.097    
                         clock uncertainty           -0.091    45.006    
    SLICE_X6Y32          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.214    44.792    vga_to_hdmi/inst/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                         44.792    
                         arrival time                         -30.764    
  -------------------------------------------------------------------
                         slack                                 14.028    

Slack (MET) :             14.053ns  (required time - arrival time)
  Source:                 vga/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.834ns  (logic 7.343ns (28.423%)  route 18.491ns (71.577%))
  Logic Levels:           26  (CARRY4=7 LUT3=1 LUT4=5 LUT5=2 LUT6=11)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 44.837 - 40.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.574     5.082    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.745 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.412    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.557     5.065    vga/clk_out1
    SLICE_X15Y30         FDCE                                         r  vga/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDCE (Prop_fdce_C_Q)         0.456     5.521 r  vga/hc_reg[3]/Q
                         net (fo=143, routed)         2.439     7.961    terrain/Sa2/Q[2]
    SLICE_X28Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.085 r  terrain/Sa2/addr_reg[1]_i_117/O
                         net (fo=1, routed)           0.650     8.735    terrain/Sa2/addr_reg[1]_i_117_n_1
    SLICE_X28Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.859 r  terrain/Sa2/addr_reg[1]_i_92/O
                         net (fo=1, routed)           0.658     9.517    vga/addr_reg[1]_i_41_4
    SLICE_X29Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.641 r  vga/addr_reg[1]_i_59/O
                         net (fo=10, routed)          1.319    10.959    vga/hc_reg[5]_3
    SLICE_X37Y44         LUT5 (Prop_lut5_I0_O)        0.152    11.111 f  vga/addr_reg[4]_i_43/O
                         net (fo=22, routed)          0.883    11.994    render/vga_to_hdmi_i_1132_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I4_O)        0.360    12.354 r  render/vga_to_hdmi_i_1405/O
                         net (fo=1, routed)           0.306    12.660    render/vga_to_hdmi_i_1405_n_1
    SLICE_X36Y46         LUT6 (Prop_lut6_I3_O)        0.326    12.986 r  render/vga_to_hdmi_i_1132/O
                         net (fo=1, routed)           0.000    12.986    render/vga_to_hdmi_i_1132_n_1
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    13.592 r  render/vga_to_hdmi_i_866/O[3]
                         net (fo=2, routed)           0.517    14.110    render/vga_to_hdmi_i_866_n_5
    SLICE_X38Y47         LUT6 (Prop_lut6_I2_O)        0.306    14.416 r  render/vga_to_hdmi_i_588/O
                         net (fo=2, routed)           0.714    15.129    render/vga_to_hdmi_i_588_n_1
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.253 r  render/vga_to_hdmi_i_592/O
                         net (fo=1, routed)           0.000    15.253    render/vga_to_hdmi_i_592_n_1
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    15.501 r  render/vga_to_hdmi_i_361/O[2]
                         net (fo=21, routed)          0.907    16.408    render/mult2[8]
    SLICE_X41Y51         LUT3 (Prop_lut3_I0_O)        0.328    16.736 r  render/vga_to_hdmi_i_1413/O
                         net (fo=8, routed)           0.536    17.273    render/vga_to_hdmi_i_1413_n_1
    SLICE_X42Y51         LUT4 (Prop_lut4_I0_O)        0.326    17.599 r  render/vga_to_hdmi_i_1416/O
                         net (fo=1, routed)           0.000    17.599    render/vga_to_hdmi_i_1416_n_1
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.132 r  render/vga_to_hdmi_i_1162/CO[3]
                         net (fo=1, routed)           0.000    18.132    render/vga_to_hdmi_i_1162_n_1
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.351 r  render/vga_to_hdmi_i_893/O[0]
                         net (fo=5, routed)           1.000    19.350    render/vga_to_hdmi_i_893_n_8
    SLICE_X44Y50         LUT4 (Prop_lut4_I1_O)        0.323    19.673 r  render/vga_to_hdmi_i_885/O
                         net (fo=2, routed)           0.494    20.167    render/vga_to_hdmi_i_885_n_1
    SLICE_X43Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    20.754 r  render/vga_to_hdmi_i_617/CO[3]
                         net (fo=1, routed)           0.000    20.754    render/vga_to_hdmi_i_617_n_1
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.088 r  render/vga_to_hdmi_i_371/O[1]
                         net (fo=6, routed)           0.634    21.721    render/vga_to_hdmi_i_371_n_7
    SLICE_X42Y49         LUT4 (Prop_lut4_I2_O)        0.303    22.024 r  render/vga_to_hdmi_i_613/O
                         net (fo=1, routed)           0.000    22.024    render/vga_to_hdmi_i_613_n_1
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.400 r  render/vga_to_hdmi_i_370/CO[3]
                         net (fo=5, routed)           0.748    23.148    render/vga_to_hdmi_i_370_n_1
    SLICE_X41Y50         LUT4 (Prop_lut4_I3_O)        0.118    23.266 r  render/vga_to_hdmi_i_375/O
                         net (fo=2, routed)           0.616    23.882    render/vga_to_hdmi_i_375_n_1
    SLICE_X39Y50         LUT4 (Prop_lut4_I1_O)        0.326    24.208 r  render/vga_to_hdmi_i_358/O
                         net (fo=3, routed)           0.332    24.540    render/vga_to_hdmi_i_358_n_1
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.124    24.664 r  render/vga_to_hdmi_i_180/O
                         net (fo=5, routed)           0.992    25.656    render/vga_to_hdmi_i_180_n_1
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124    25.780 r  render/vga_to_hdmi_i_120/O
                         net (fo=1, routed)           0.917    26.697    render/vga_to_hdmi_i_120_n_1
    SLICE_X39Y50         LUT6 (Prop_lut6_I1_O)        0.124    26.821 r  render/vga_to_hdmi_i_70/O
                         net (fo=25, routed)          2.955    29.776    vga/vga_to_hdmi_i_14_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I2_O)        0.124    29.900 r  vga/vga_to_hdmi_i_30/O
                         net (fo=1, routed)           0.403    30.303    vga/vga_to_hdmi_i_30_n_1
    SLICE_X7Y33          LUT6 (Prop_lut6_I0_O)        0.124    30.427 r  vga/vga_to_hdmi_i_7/O
                         net (fo=1, routed)           0.473    30.900    vga_to_hdmi/inst/srldly_0/data_i[19]
    SLICE_X6Y31          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.238    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.455    44.785    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    41.651 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.238    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.329 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.507    44.837    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y31          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.259    45.095    
                         clock uncertainty           -0.091    45.004    
    SLICE_X6Y31          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    44.952    vga_to_hdmi/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         44.952    
                         arrival time                         -30.900    
  -------------------------------------------------------------------
                         slack                                 14.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encg/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encg/q_m_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.668%)  route 0.143ns (50.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     1.417    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.354 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.580     1.448    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X4Y24          FDRE                                         r  vga_to_hdmi/inst/encg/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  vga_to_hdmi/inst/encg/n1d_reg[2]/Q
                         net (fo=14, routed)          0.143     1.732    vga_to_hdmi/inst/encg/q_m_reg[7]_i_2__0_n_0
    SLICE_X3Y23          FDRE                                         r  vga_to_hdmi/inst/encg/q_m_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.816     1.929    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.551 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.085    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.851     1.964    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X3Y23          FDRE                                         r  vga_to_hdmi/inst/encg/q_m_reg_reg[3]/C
                         clock pessimism             -0.479     1.485    
    SLICE_X3Y23          FDRE (Hold_fdre_C_D)         0.075     1.560    vga_to_hdmi/inst/encg/q_m_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encb/q_m_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     1.417    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.354 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.587     1.455    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y19          FDRE                                         r  vga_to_hdmi/inst/encb/q_m_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.596 r  vga_to_hdmi/inst/encb/q_m_reg_reg[3]/Q
                         net (fo=1, routed)           0.097     1.693    vga_to_hdmi/inst/encb/q_m_reg_reg_n_0_[3]
    SLICE_X0Y19          LUT4 (Prop_lut4_I0_O)        0.045     1.738 r  vga_to_hdmi/inst/encb/dout[3]_i_1/O
                         net (fo=1, routed)           0.000     1.738    vga_to_hdmi/inst/encb/dout[3]_i_1_n_0
    SLICE_X0Y19          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.816     1.929    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.551 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.085    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.856     1.969    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X0Y19          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[3]/C
                         clock pessimism             -0.501     1.468    
    SLICE_X0Y19          FDCE (Hold_fdce_C_D)         0.091     1.559    vga_to_hdmi/inst/encb/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encb/c1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/c1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     1.417    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.354 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.585     1.453    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X2Y21          FDRE                                         r  vga_to_hdmi/inst/encb/c1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.164     1.617 r  vga_to_hdmi/inst/encb/c1_q_reg/Q
                         net (fo=1, routed)           0.101     1.718    vga_to_hdmi/inst/encb/c1_q
    SLICE_X1Y21          FDRE                                         r  vga_to_hdmi/inst/encb/c1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.816     1.929    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.551 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.085    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.854     1.967    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y21          FDRE                                         r  vga_to_hdmi/inst/encb/c1_reg_reg/C
                         clock pessimism             -0.500     1.467    
    SLICE_X1Y21          FDRE (Hold_fdre_C_D)         0.066     1.533    vga_to_hdmi/inst/encb/c1_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encr/q_m_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encr/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.895%)  route 0.108ns (34.105%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     1.417    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.354 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.585     1.453    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X2Y27          FDRE                                         r  vga_to_hdmi/inst/encr/q_m_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164     1.617 r  vga_to_hdmi/inst/encr/q_m_reg_reg[6]/Q
                         net (fo=1, routed)           0.108     1.725    vga_to_hdmi/inst/encr/q_m_reg_reg_n_0_[6]
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.045     1.770 r  vga_to_hdmi/inst/encr/dout[6]_i_1__1/O
                         net (fo=1, routed)           0.000     1.770    vga_to_hdmi/inst/encr/dout[6]_i_1__1_n_0
    SLICE_X2Y26          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.816     1.929    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.551 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.085    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.851     1.964    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X2Y26          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[6]/C
                         clock pessimism             -0.500     1.464    
    SLICE_X2Y26          FDCE (Hold_fdce_C_D)         0.121     1.585    vga_to_hdmi/inst/encr/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encr/q_m_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encr/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.227ns (66.611%)  route 0.114ns (33.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     1.417    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.354 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.585     1.453    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X3Y27          FDRE                                         r  vga_to_hdmi/inst/encr/q_m_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.128     1.581 r  vga_to_hdmi/inst/encr/q_m_reg_reg[1]/Q
                         net (fo=1, routed)           0.114     1.695    vga_to_hdmi/inst/encr/q_m_reg_reg_n_0_[1]
    SLICE_X2Y26          LUT3 (Prop_lut3_I0_O)        0.099     1.794 r  vga_to_hdmi/inst/encr/dout[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.794    vga_to_hdmi/inst/encr/dout[1]_i_1__1_n_0
    SLICE_X2Y26          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.816     1.929    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.551 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.085    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.851     1.964    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X2Y26          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[1]/C
                         clock pessimism             -0.500     1.464    
    SLICE_X2Y26          FDCE (Hold_fdce_C_D)         0.120     1.584    vga_to_hdmi/inst/encr/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encr/q_m_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encr/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (59.011%)  route 0.145ns (40.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     1.417    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.354 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.585     1.453    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X2Y27          FDRE                                         r  vga_to_hdmi/inst/encr/q_m_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164     1.617 r  vga_to_hdmi/inst/encr/q_m_reg_reg[5]/Q
                         net (fo=1, routed)           0.145     1.762    vga_to_hdmi/inst/encr/q_m_reg_reg_n_0_[5]
    SLICE_X2Y26          LUT3 (Prop_lut3_I0_O)        0.045     1.807 r  vga_to_hdmi/inst/encr/dout[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.807    vga_to_hdmi/inst/encr/dout[5]_i_1__1_n_0
    SLICE_X2Y26          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.816     1.929    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.551 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.085    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.851     1.964    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X2Y26          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[5]/C
                         clock pessimism             -0.500     1.464    
    SLICE_X2Y26          FDCE (Hold_fdce_C_D)         0.121     1.585    vga_to_hdmi/inst/encr/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encg/vdin_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encg/q_m_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.074%)  route 0.164ns (46.926%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     1.417    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.354 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.580     1.448    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X5Y24          FDRE                                         r  vga_to_hdmi/inst/encg/vdin_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  vga_to_hdmi/inst/encg/vdin_q_reg[4]/Q
                         net (fo=8, routed)           0.164     1.754    vga_to_hdmi/inst/encg/p_0_in2_in
    SLICE_X3Y24          LUT3 (Prop_lut3_I1_O)        0.045     1.799 r  vga_to_hdmi/inst/encg/q_m_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.799    vga_to_hdmi/inst/encg/q_m_reg[5]_i_1__0_n_0
    SLICE_X3Y24          FDRE                                         r  vga_to_hdmi/inst/encg/q_m_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.816     1.929    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.551 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.085    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.850     1.963    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X3Y24          FDRE                                         r  vga_to_hdmi/inst/encg/q_m_reg_reg[5]/C
                         clock pessimism             -0.479     1.484    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.092     1.576    vga_to_hdmi/inst/encg/q_m_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encb/q_m_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.356%)  route 0.126ns (37.644%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     1.417    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.354 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.586     1.454    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X2Y20          FDRE                                         r  vga_to_hdmi/inst/encb/q_m_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164     1.618 r  vga_to_hdmi/inst/encb/q_m_reg_reg[5]/Q
                         net (fo=1, routed)           0.126     1.744    vga_to_hdmi/inst/encb/q_m_reg_reg_n_0_[5]
    SLICE_X1Y20          LUT5 (Prop_lut5_I3_O)        0.045     1.789 r  vga_to_hdmi/inst/encb/dout[5]_i_1/O
                         net (fo=1, routed)           0.000     1.789    vga_to_hdmi/inst/encb/dout[5]_i_1_n_0
    SLICE_X1Y20          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.816     1.929    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.551 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.085    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.855     1.968    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y20          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[5]/C
                         clock pessimism             -0.500     1.468    
    SLICE_X1Y20          FDCE (Hold_fdce_C_D)         0.091     1.559    vga_to_hdmi/inst/encb/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encb/c0_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/c0_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.575%)  route 0.160ns (49.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     1.417    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.354 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.585     1.453    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X2Y21          FDRE                                         r  vga_to_hdmi/inst/encb/c0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.164     1.617 r  vga_to_hdmi/inst/encb/c0_q_reg/Q
                         net (fo=1, routed)           0.160     1.778    vga_to_hdmi/inst/encb/c0_q
    SLICE_X1Y21          FDRE                                         r  vga_to_hdmi/inst/encb/c0_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.816     1.929    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.551 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.085    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.854     1.967    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y21          FDRE                                         r  vga_to_hdmi/inst/encb/c0_reg_reg/C
                         clock pessimism             -0.500     1.467    
    SLICE_X1Y21          FDRE (Hold_fdre_C_D)         0.070     1.537    vga_to_hdmi/inst/encb/c0_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encb/q_m_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.246ns (69.835%)  route 0.106ns (30.165%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     1.417    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.354 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.587     1.455    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X2Y19          FDRE                                         r  vga_to_hdmi/inst/encb/q_m_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.148     1.603 r  vga_to_hdmi/inst/encb/q_m_reg_reg[7]/Q
                         net (fo=1, routed)           0.106     1.710    vga_to_hdmi/inst/encb/q_m_reg_reg_n_0_[7]
    SLICE_X0Y20          LUT4 (Prop_lut4_I0_O)        0.098     1.808 r  vga_to_hdmi/inst/encb/dout[7]_i_1/O
                         net (fo=1, routed)           0.000     1.808    vga_to_hdmi/inst/encb/dout[7]_i_1_n_0
    SLICE_X0Y20          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.816     1.929    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.551 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.085    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.855     1.968    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X0Y20          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[7]/C
                         clock pessimism             -0.500     1.468    
    SLICE_X0Y20          FDCE (Hold_fdce_C_D)         0.092     1.560    vga_to_hdmi/inst/encb/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y20     vga_to_hdmi/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y19     vga_to_hdmi/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y18     vga_to_hdmi/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y17     vga_to_hdmi/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y22     vga_to_hdmi/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y21     vga_to_hdmi/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y24     vga_to_hdmi/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y23     vga_to_hdmi/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y22      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y22      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y21      vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y21      vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y32      vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y32      vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y32      vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y32      vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y32      vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y32      vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y22      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y22      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y21      vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y21      vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y32      vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y32      vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y32      vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y32      vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y32      vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y32      vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2    clk_wiz/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y20     vga_to_hdmi/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y19     vga_to_hdmi/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y18     vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y17     vga_to_hdmi/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y22     vga_to_hdmi/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y21     vga_to_hdmi/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y24     vga_to_hdmi/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y23     vga_to_hdmi/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y8    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_1/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.514ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.514ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.064ns  (logic 3.066ns (38.021%)  route 4.998ns (61.979%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575     1.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.608     1.608    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.062 r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[2]
                         net (fo=1, routed)           1.751     5.813    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Data_Read[8]
    SLICE_X15Y8          LUT6 (Prop_lut6_I0_O)        0.124     5.937 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Using_FPGA.Native_i_1__98/O
                         net (fo=2, routed)           1.213     7.150    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/extend_Data_Read[8]
    SLICE_X44Y7          LUT6 (Prop_lut6_I0_O)        0.124     7.274 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Using_FPGA.Native_i_2__44/O
                         net (fo=1, routed)           0.552     7.826    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[25].Result_Mux_Bit_I/Data_Shift_Mux/extend_Data_Read[0]
    SLICE_X51Y6          LUT5 (Prop_lut5_I2_O)        0.124     7.950 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[25].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native/O
                         net (fo=8, routed)           0.475     8.425    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[25].Result_Mux_Bit_I/Data_Shift_Mux/ex_Result[0]
    SLICE_X53Y6          LUT5 (Prop_lut5_I0_O)        0.124     8.549 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[25].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native_i_2__37/O
                         net (fo=1, routed)           0.625     9.174    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Using_FPGA.Native_0
    SLICE_X54Y7          LUT3 (Prop_lut3_I2_O)        0.116     9.290 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Using_FPGA.Native_i_1__51/O
                         net (fo=1, routed)           0.382     9.672    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF/D_6
    SLICE_X55Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    10.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.457    11.457    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.451    11.451    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X55Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                         clock pessimism              0.080    11.531    
                         clock uncertainty           -0.074    11.457    
    SLICE_X55Y7          FDRE (Setup_fdre_C_D)       -0.271    11.186    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         11.186    
                         arrival time                          -9.672    
  -------------------------------------------------------------------
                         slack                                  1.514    

Slack (MET) :             1.681ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[17].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.476ns  (logic 1.729ns (23.129%)  route 5.747ns (76.871%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575     1.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.565     1.565    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[17].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X28Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[17].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y8          FDRE (Prop_fdre_C_Q)         0.419     1.984 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[17].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/Q
                         net (fo=3, routed)           1.910     3.894    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/EX_Op1[12]
    SLICE_X54Y10         LUT6 (Prop_lut6_I0_O)        0.299     4.193 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__2/i_/O
                         net (fo=1, routed)           0.000     4.193    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.569 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.569    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.686 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.686    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/jump_Carry1
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.843 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=48, routed)          1.255     6.098    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/NewPC_Mux/jump
    SLICE_X58Y5          LUT3 (Prop_lut3_I2_O)        0.361     6.459 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=9, routed)           2.582     9.041    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    10.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.457    11.457    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.486    11.486    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.080    11.566    
                         clock uncertainty           -0.074    11.491    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.769    10.722    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.722    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                  1.681    

Slack (MET) :             1.687ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.599ns  (logic 2.039ns (26.833%)  route 5.560ns (73.167%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 11.490 - 10.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575     1.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.571     1.571    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X54Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDRE (Prop_fdre_C_Q)         0.518     2.089 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/Q
                         net (fo=12, routed)          1.272     3.361    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I2
    SLICE_X47Y4          LUT6 (Prop_lut6_I2_O)        0.124     3.485 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     3.485    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_3
    SLICE_X47Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.035 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.035    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.149 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.149    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.263 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.263    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.576 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=10, routed)          1.636     6.212    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[17].PC_Bit_I/NewPC_Mux/Using_FPGA.Native_0[0]
    SLICE_X58Y8          LUT3 (Prop_lut3_I1_O)        0.306     6.518 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[17].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=9, routed)           2.652     9.170    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    10.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.457    11.457    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.490    11.490    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.008    11.498    
                         clock uncertainty           -0.074    11.423    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    10.857    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.857    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  1.687    

Slack (MET) :             1.827ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.467ns  (logic 1.739ns (23.288%)  route 5.728ns (76.712%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 11.490 - 10.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575     1.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.563     1.563    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X51Y16         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.456     2.019 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/Q
                         net (fo=26, routed)          1.080     3.099    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[1].FDS_I/Using_FPGA.Native_3
    SLICE_X57Y15         LUT6 (Prop_lut6_I1_O)        0.124     3.223 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[1].FDS_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           1.008     4.231    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/DI
    SLICE_X59Y5          LUT2 (Prop_lut2_I0_O)        0.124     4.355 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     4.355    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I/MUXCY_XOR_I/lopt_6
    SLICE_X59Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.753 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.753    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.087 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=1, routed)           0.851     5.939    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[26].PC_Bit_I/NewPC_Mux/O
    SLICE_X58Y6          LUT3 (Prop_lut3_I0_O)        0.303     6.242 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[26].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=9, routed)           2.789     9.031    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    10.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.457    11.457    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.490    11.490    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.008    11.498    
                         clock uncertainty           -0.074    11.423    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    10.857    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.857    
                         arrival time                          -9.031    
  -------------------------------------------------------------------
                         slack                                  1.827    

Slack (MET) :             1.860ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[17].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.504ns  (logic 1.700ns (22.655%)  route 5.804ns (77.345%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 11.490 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575     1.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.565     1.565    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[17].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X28Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[17].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y8          FDRE (Prop_fdre_C_Q)         0.419     1.984 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[17].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/Q
                         net (fo=3, routed)           1.910     3.894    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/EX_Op1[12]
    SLICE_X54Y10         LUT6 (Prop_lut6_I0_O)        0.299     4.193 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__2/i_/O
                         net (fo=1, routed)           0.000     4.193    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.569 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.569    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.686 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.686    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/jump_Carry1
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.843 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=48, routed)          1.255     6.098    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[28].PC_Bit_I/NewPC_Mux/jump
    SLICE_X58Y5          LUT3 (Prop_lut3_I2_O)        0.332     6.430 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[28].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=9, routed)           2.639     9.069    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    10.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.457    11.457    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.490    11.490    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.080    11.570    
                         clock uncertainty           -0.074    11.495    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    10.929    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.929    
                         arrival time                          -9.069    
  -------------------------------------------------------------------
                         slack                                  1.860    

Slack (MET) :             1.880ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[17].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.276ns  (logic 1.726ns (23.722%)  route 5.550ns (76.278%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 11.490 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575     1.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.565     1.565    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[17].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X28Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[17].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y8          FDRE (Prop_fdre_C_Q)         0.419     1.984 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[17].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/Q
                         net (fo=3, routed)           1.910     3.894    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/EX_Op1[12]
    SLICE_X54Y10         LUT6 (Prop_lut6_I0_O)        0.299     4.193 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__2/i_/O
                         net (fo=1, routed)           0.000     4.193    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.569 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.569    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.686 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.686    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/jump_Carry1
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.843 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=48, routed)          1.111     5.954    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I/NewPC_Mux/jump
    SLICE_X58Y6          LUT3 (Prop_lut3_I2_O)        0.358     6.312 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=9, routed)           2.530     8.841    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    10.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.457    11.457    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.490    11.490    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.080    11.570    
                         clock uncertainty           -0.074    11.495    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.774    10.721    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.721    
                         arrival time                          -8.841    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.891ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[17].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.270ns  (logic 1.729ns (23.782%)  route 5.541ns (76.218%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 11.490 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575     1.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.565     1.565    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[17].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X28Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[17].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y8          FDRE (Prop_fdre_C_Q)         0.419     1.984 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[17].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/Q
                         net (fo=3, routed)           1.910     3.894    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/EX_Op1[12]
    SLICE_X54Y10         LUT6 (Prop_lut6_I0_O)        0.299     4.193 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__2/i_/O
                         net (fo=1, routed)           0.000     4.193    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.569 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.569    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.686 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.686    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/jump_Carry1
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.843 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=48, routed)          1.255     6.098    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/NewPC_Mux/jump
    SLICE_X58Y5          LUT3 (Prop_lut3_I2_O)        0.361     6.459 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=9, routed)           2.376     8.836    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    10.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.457    11.457    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.490    11.490    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.080    11.570    
                         clock uncertainty           -0.074    11.495    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.769    10.726    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.726    
                         arrival time                          -8.836    
  -------------------------------------------------------------------
                         slack                                  1.891    

Slack (MET) :             1.926ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[17].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.434ns  (logic 1.700ns (22.867%)  route 5.734ns (77.133%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575     1.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.565     1.565    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[17].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X28Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[17].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y8          FDRE (Prop_fdre_C_Q)         0.419     1.984 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[17].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/Q
                         net (fo=3, routed)           1.910     3.894    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/EX_Op1[12]
    SLICE_X54Y10         LUT6 (Prop_lut6_I0_O)        0.299     4.193 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__2/i_/O
                         net (fo=1, routed)           0.000     4.193    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.569 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.569    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.686 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.686    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/jump_Carry1
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.843 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=48, routed)          1.255     6.098    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[28].PC_Bit_I/NewPC_Mux/jump
    SLICE_X58Y5          LUT3 (Prop_lut3_I2_O)        0.332     6.430 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[28].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=9, routed)           2.569     9.000    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    10.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.457    11.457    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.486    11.486    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.080    11.566    
                         clock uncertainty           -0.074    11.491    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    10.925    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.925    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                  1.926    

Slack (MET) :             1.985ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.094ns  (logic 2.086ns (29.405%)  route 5.008ns (70.595%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575     1.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.571     1.571    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X54Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDRE (Prop_fdre_C_Q)         0.518     2.089 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/Q
                         net (fo=12, routed)          1.272     3.361    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I2
    SLICE_X47Y4          LUT6 (Prop_lut6_I2_O)        0.124     3.485 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     3.485    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_3
    SLICE_X47Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.035 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.035    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.149 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.149    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.263 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.263    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.597 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=10, routed)          1.429     6.026    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/NewPC_Mux/Using_FPGA.Native_0[0]
    SLICE_X58Y8          LUT3 (Prop_lut3_I1_O)        0.332     6.358 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=9, routed)           2.307     8.665    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    10.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.457    11.457    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.486    11.486    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.008    11.494    
                         clock uncertainty           -0.074    11.419    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.769    10.650    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.650    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  1.985    

Slack (MET) :             2.021ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.261ns  (logic 2.039ns (28.082%)  route 5.222ns (71.918%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575     1.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.571     1.571    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X54Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDRE (Prop_fdre_C_Q)         0.518     2.089 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/Q
                         net (fo=12, routed)          1.272     3.361    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I2
    SLICE_X47Y4          LUT6 (Prop_lut6_I2_O)        0.124     3.485 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     3.485    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_3
    SLICE_X47Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.035 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.035    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.149 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.149    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.263 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.263    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.576 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=10, routed)          1.636     6.212    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[17].PC_Bit_I/NewPC_Mux/Using_FPGA.Native_0[0]
    SLICE_X58Y8          LUT3 (Prop_lut3_I1_O)        0.306     6.518 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[17].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=9, routed)           2.314     8.832    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    10.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.457    11.457    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.486    11.486    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.008    11.494    
                         clock uncertainty           -0.074    11.419    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    10.853    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.853    
                         arrival time                          -8.832    
  -------------------------------------------------------------------
                         slack                                  2.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[1].reg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.487%)  route 0.225ns (61.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.557     0.557    design_1_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y17         FDRE                                         r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=1, routed)           0.225     0.923    design_1_i/gpio_usb_keycode/U0/gpio_core_1/gpio2_io_o[30]
    SLICE_X35Y16         FDRE                                         r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[1].reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.817     0.817    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.824     0.824    design_1_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y16         FDRE                                         r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[1].reg3_reg[1]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X35Y16         FDRE (Hold_fdre_C_D)         0.070     0.889    design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[1].reg3_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gaf_ic.ram_afull_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.ip2Bus_WrAck_core_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.189ns (45.298%)  route 0.228ns (54.702%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.564     0.564    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wr_clk
    SLICE_X28Y2          FDSE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gaf_ic.ram_afull_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y2          FDSE (Prop_fdse_C_Q)         0.141     0.705 f  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gaf_ic.ram_afull_i_reg/Q
                         net (fo=5, routed)           0.228     0.933    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/almost_full
    SLICE_X37Y1          LUT5 (Prop_lut5_I4_O)        0.048     0.981 r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/LEGACY_MD_WR_RD_ACK_GEN.ip2Bus_WrAck_core_reg_i_1/O
                         net (fo=1, routed)           0.000     0.981    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/ip2Bus_WrAck_core_reg0
    SLICE_X37Y1          FDRE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.ip2Bus_WrAck_core_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.817     0.817    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.833     0.833    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/s_axi_aclk
    SLICE_X37Y1          FDRE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.ip2Bus_WrAck_core_reg_reg/C
                         clock pessimism             -0.005     0.828    
    SLICE_X37Y1          FDRE (Hold_fdre_C_D)         0.107     0.935    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.ip2Bus_WrAck_core_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.587%)  route 0.155ns (52.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.559     0.559    design_1_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X37Y15         FDRE                                         r  design_1_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  design_1_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=47, routed)          0.155     0.855    design_1_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst
    SLICE_X31Y15         FDRE                                         r  design_1_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.817     0.817    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.826     0.826    design_1_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y15         FDRE                                         r  design_1_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.005     0.821    
    SLICE_X31Y15         FDRE (Hold_fdre_C_R)        -0.018     0.803    design_1_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           0.855    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_25_25/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.004%)  route 0.069ns (32.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.559     0.559    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X43Y13         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[25]/Q
                         net (fo=5, routed)           0.069     0.769    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_25_25/D
    SLICE_X42Y13         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_25_25/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.817     0.817    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.828     0.828    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_25_25/WCLK
    SLICE_X42Y13         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_25_25/SP/CLK
                         clock pessimism             -0.256     0.572    
    SLICE_X42Y13         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     0.716    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_25_25/SP
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.769    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.128ns (38.627%)  route 0.203ns (61.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.558     0.558    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y14         FDRE                                         r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.128     0.686 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/Q
                         net (fo=1, routed)           0.203     0.889    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_RDATA[15]
    SLICE_X39Y13         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.817     0.817    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.827     0.827    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X39Y13         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[16]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X39Y13         FDRE (Hold_fdre_C_D)         0.012     0.834    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[24].LOAD_REG_I/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.209ns (50.329%)  route 0.206ns (49.671%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.561     0.561    design_1_i/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X34Y7          FDRE                                         r  design_1_i/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDRE (Prop_fdre_C_Q)         0.164     0.725 r  design_1_i/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[7]/Q
                         net (fo=5, routed)           0.206     0.931    design_1_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/counterReg_DBus_32[7]
    SLICE_X36Y7          LUT4 (Prop_lut4_I3_O)        0.045     0.976 r  design_1_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/LOAD_REG_GEN[24].LOAD_REG_I_i_1/O
                         net (fo=1, routed)           0.000     0.976    design_1_i/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[24].LOAD_REG_I_0
    SLICE_X36Y7          FDRE                                         r  design_1_i/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[24].LOAD_REG_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.817     0.817    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.831     0.831    design_1_i/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X36Y7          FDRE                                         r  design_1_i/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[24].LOAD_REG_I/C
                         clock pessimism             -0.005     0.826    
    SLICE_X36Y7          FDRE (Hold_fdre_C_D)         0.092     0.918    design_1_i/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[24].LOAD_REG_I
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gaf_ic.ram_afull_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.ip2Bus_WrAck_core_reg_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.902%)  route 0.228ns (55.098%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.564     0.564    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wr_clk
    SLICE_X28Y2          FDSE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gaf_ic.ram_afull_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y2          FDSE (Prop_fdse_C_Q)         0.141     0.705 f  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gaf_ic.ram_afull_i_reg/Q
                         net (fo=5, routed)           0.228     0.933    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/almost_full
    SLICE_X37Y1          LUT4 (Prop_lut4_I3_O)        0.045     0.978 r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/LEGACY_MD_WR_RD_ACK_GEN.ip2Bus_WrAck_core_reg_d1_i_1/O
                         net (fo=1, routed)           0.000     0.978    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/wr_ce_or_reduce_core_cmb
    SLICE_X37Y1          FDRE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.ip2Bus_WrAck_core_reg_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.817     0.817    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.833     0.833    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/s_axi_aclk
    SLICE_X37Y1          FDRE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.ip2Bus_WrAck_core_reg_d1_reg/C
                         clock pessimism             -0.005     0.828    
    SLICE_X37Y1          FDRE (Hold_fdre_C_D)         0.091     0.919    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.ip2Bus_WrAck_core_reg_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.128ns (32.884%)  route 0.261ns (67.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.562     0.562    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X40Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y8          FDRE (Prop_fdre_C_Q)         0.128     0.690 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[31]/Q
                         net (fo=9, routed)           0.261     0.951    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_31_31/D
    SLICE_X34Y9          RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.817     0.817    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.830     0.830    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_31_31/WCLK
    SLICE_X34Y9          RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_31_31/SP/CLK
                         clock pessimism             -0.005     0.825    
    SLICE_X34Y9          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.067     0.892    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.271%)  route 0.139ns (49.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.555     0.555    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X31Y19         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.139     0.835    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X34Y19         SRL16E                                       r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.817     0.817    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.821     0.821    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X34Y19         SRL16E                                       r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.234     0.587    
    SLICE_X34Y19         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.770    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_31_31/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.128ns (32.884%)  route 0.261ns (67.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.562     0.562    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X40Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y8          FDRE (Prop_fdre_C_Q)         0.128     0.690 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[31]/Q
                         net (fo=9, routed)           0.261     0.951    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_31_31/D
    SLICE_X34Y9          RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_31_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.817     0.817    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.830     0.830    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_31_31/WCLK
    SLICE_X34Y9          RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_31_31/DP/CLK
                         clock pessimism             -0.005     0.825    
    SLICE_X34Y9          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.060     0.885    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_31_31/DP
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y2      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y2      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y14     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y14     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y14     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y14     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y14     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y14     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y14     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y14     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y9      design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y9      design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y14     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y14     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y14     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y14     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y14     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y14     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y14     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y14     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y9      design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y9      design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_1_0
  To Clock:  clkfbout_design_1_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y9    design_1_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.104ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.104ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.460ns  (logic 0.707ns (20.435%)  route 2.753ns (79.565%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns = ( 36.230 - 33.333 ) 
    Source Clock Delay      (SCD):    3.307ns = ( 19.973 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.617    19.973    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X58Y24         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.459    20.432 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.438    21.870    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X55Y23         LUT6 (Prop_lut6_I0_O)        0.124    21.994 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.315    23.309    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X55Y19         LUT3 (Prop_lut3_I1_O)        0.124    23.433 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    23.433    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[6]
    SLICE_X55Y19         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.441    36.230    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X55Y19         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.314    36.544    
                         clock uncertainty           -0.035    36.508    
    SLICE_X55Y19         FDRE (Setup_fdre_C_D)        0.029    36.537    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.537    
                         arrival time                         -23.433    
  -------------------------------------------------------------------
                         slack                                 13.104    

Slack (MET) :             13.122ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.488ns  (logic 0.735ns (21.074%)  route 2.753ns (78.926%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns = ( 36.230 - 33.333 ) 
    Source Clock Delay      (SCD):    3.307ns = ( 19.973 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.617    19.973    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X58Y24         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.459    20.432 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.438    21.870    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X55Y23         LUT6 (Prop_lut6_I0_O)        0.124    21.994 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.315    23.309    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X55Y19         LUT4 (Prop_lut4_I2_O)        0.152    23.461 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    23.461    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[7]
    SLICE_X55Y19         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.441    36.230    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X55Y19         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.314    36.544    
                         clock uncertainty           -0.035    36.508    
    SLICE_X55Y19         FDRE (Setup_fdre_C_D)        0.075    36.583    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.583    
                         arrival time                         -23.461    
  -------------------------------------------------------------------
                         slack                                 13.122    

Slack (MET) :             13.434ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.130ns  (logic 0.707ns (22.590%)  route 2.423ns (77.410%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns = ( 36.230 - 33.333 ) 
    Source Clock Delay      (SCD):    3.307ns = ( 19.973 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.617    19.973    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X58Y24         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.459    20.432 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.438    21.870    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X55Y23         LUT6 (Prop_lut6_I0_O)        0.124    21.994 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.985    22.979    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X57Y21         LUT3 (Prop_lut3_I2_O)        0.124    23.103 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    23.103    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[1]
    SLICE_X57Y21         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.441    36.230    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X57Y21         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.314    36.544    
                         clock uncertainty           -0.035    36.508    
    SLICE_X57Y21         FDRE (Setup_fdre_C_D)        0.029    36.537    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.537    
                         arrival time                         -23.103    
  -------------------------------------------------------------------
                         slack                                 13.434    

Slack (MET) :             13.503ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.066ns  (logic 0.707ns (23.062%)  route 2.359ns (76.938%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns = ( 36.231 - 33.333 ) 
    Source Clock Delay      (SCD):    3.307ns = ( 19.973 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.617    19.973    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X58Y24         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.459    20.432 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.438    21.870    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X55Y23         LUT6 (Prop_lut6_I0_O)        0.124    21.994 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.921    22.915    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X57Y20         LUT4 (Prop_lut4_I2_O)        0.124    23.039 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    23.039    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[2]
    SLICE_X57Y20         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.442    36.231    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X57Y20         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.314    36.545    
                         clock uncertainty           -0.035    36.509    
    SLICE_X57Y20         FDRE (Setup_fdre_C_D)        0.032    36.541    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.541    
                         arrival time                         -23.039    
  -------------------------------------------------------------------
                         slack                                 13.503    

Slack (MET) :             13.521ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.091ns  (logic 0.732ns (23.685%)  route 2.359ns (76.315%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns = ( 36.231 - 33.333 ) 
    Source Clock Delay      (SCD):    3.307ns = ( 19.973 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.617    19.973    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X58Y24         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.459    20.432 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.438    21.870    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X55Y23         LUT6 (Prop_lut6_I0_O)        0.124    21.994 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.921    22.915    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X57Y20         LUT5 (Prop_lut5_I3_O)        0.149    23.064 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    23.064    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[3]
    SLICE_X57Y20         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.442    36.231    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X57Y20         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.314    36.545    
                         clock uncertainty           -0.035    36.509    
    SLICE_X57Y20         FDRE (Setup_fdre_C_D)        0.075    36.584    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.584    
                         arrival time                         -23.064    
  -------------------------------------------------------------------
                         slack                                 13.521    

Slack (MET) :             13.661ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.905ns  (logic 0.707ns (24.340%)  route 2.198ns (75.660%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns = ( 36.230 - 33.333 ) 
    Source Clock Delay      (SCD):    3.307ns = ( 19.973 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.617    19.973    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X58Y24         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.459    20.432 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.438    21.870    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X55Y23         LUT6 (Prop_lut6_I0_O)        0.124    21.994 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.760    22.754    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X57Y21         LUT6 (Prop_lut6_I4_O)        0.124    22.878 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.878    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[4]
    SLICE_X57Y21         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.441    36.230    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X57Y21         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.314    36.544    
                         clock uncertainty           -0.035    36.508    
    SLICE_X57Y21         FDRE (Setup_fdre_C_D)        0.031    36.539    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.539    
                         arrival time                         -22.878    
  -------------------------------------------------------------------
                         slack                                 13.661    

Slack (MET) :             13.804ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.763ns  (logic 0.707ns (25.591%)  route 2.056ns (74.409%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns = ( 36.231 - 33.333 ) 
    Source Clock Delay      (SCD):    3.307ns = ( 19.973 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.617    19.973    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X58Y24         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.459    20.432 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.438    21.870    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X55Y23         LUT6 (Prop_lut6_I0_O)        0.124    21.994 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.618    22.612    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X57Y20         LUT2 (Prop_lut2_I0_O)        0.124    22.736 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.736    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[0]
    SLICE_X57Y20         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.442    36.231    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X57Y20         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.314    36.545    
                         clock uncertainty           -0.035    36.509    
    SLICE_X57Y20         FDRE (Setup_fdre_C_D)        0.031    36.540    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.540    
                         arrival time                         -22.736    
  -------------------------------------------------------------------
                         slack                                 13.804    

Slack (MET) :             13.943ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.623ns  (logic 0.707ns (26.957%)  route 1.916ns (73.043%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns = ( 36.230 - 33.333 ) 
    Source Clock Delay      (SCD):    3.307ns = ( 19.973 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.617    19.973    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X58Y24         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.459    20.432 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.438    21.870    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X55Y23         LUT6 (Prop_lut6_I0_O)        0.124    21.994 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.478    22.472    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X57Y21         LUT6 (Prop_lut6_I4_O)        0.124    22.596 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.596    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[5]
    SLICE_X57Y21         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.441    36.230    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X57Y21         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.314    36.544    
                         clock uncertainty           -0.035    36.508    
    SLICE_X57Y21         FDRE (Setup_fdre_C_D)        0.031    36.539    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.539    
                         arrival time                         -22.596    
  -------------------------------------------------------------------
                         slack                                 13.943    

Slack (MET) :             14.068ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 0.704ns (30.137%)  route 1.632ns (69.863%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.957ns = ( 19.623 - 16.667 ) 
    Source Clock Delay      (SCD):    3.310ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.620     3.310    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X59Y22         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.456     3.766 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/Q
                         net (fo=4, routed)           0.868     4.633    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_reg
    SLICE_X59Y23         LUT6 (Prop_lut6_I2_O)        0.124     4.757 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.433     5.191    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X59Y23         LUT5 (Prop_lut5_I0_O)        0.124     5.315 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.331     5.646    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X58Y24         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    18.031    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    18.122 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.501    19.623    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X58Y24         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.328    19.951    
                         clock uncertainty           -0.035    19.916    
    SLICE_X58Y24         FDRE (Setup_fdre_C_CE)      -0.202    19.714    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.714    
                         arrival time                          -5.646    
  -------------------------------------------------------------------
                         slack                                 14.068    

Slack (MET) :             14.581ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.030ns  (logic 0.707ns (34.835%)  route 1.323ns (65.165%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 36.224 - 33.333 ) 
    Source Clock Delay      (SCD):    3.307ns = ( 19.973 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.617    19.973    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X58Y24         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.459    20.432 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.832    21.264    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X55Y24         LUT6 (Prop_lut6_I4_O)        0.124    21.388 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.490    21.879    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X54Y25         LUT6 (Prop_lut6_I1_O)        0.124    22.003 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    22.003    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X54Y25         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.435    36.224    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X54Y25         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.314    36.538    
                         clock uncertainty           -0.035    36.502    
    SLICE_X54Y25         FDRE (Setup_fdre_C_D)        0.081    36.583    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.583    
                         arrival time                         -22.003    
  -------------------------------------------------------------------
                         slack                                 14.581    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.571ns
    Source Clock Delay      (SCD):    1.201ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.581     1.201    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X59Y24         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.141     1.342 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.056     1.398    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X59Y24         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.848     1.571    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X59Y24         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.370     1.201    
    SLICE_X59Y24         FDPE (Hold_fdpe_C_D)         0.075     1.276    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.028%)  route 0.087ns (31.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.544ns
    Source Clock Delay      (SCD):    1.173ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.553     1.173    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X55Y25         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDRE (Prop_fdre_C_Q)         0.141     1.314 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/Q
                         net (fo=4, routed)           0.087     1.401    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg_0
    SLICE_X54Y25         LUT6 (Prop_lut6_I3_O)        0.045     1.446 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000     1.446    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X54Y25         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.821     1.544    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X54Y25         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism             -0.358     1.186    
    SLICE_X54Y25         FDRE (Hold_fdre_C_D)         0.121     1.307    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.534%)  route 0.089ns (32.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.544ns
    Source Clock Delay      (SCD):    1.173ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.553     1.173    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X55Y25         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDRE (Prop_fdre_C_Q)         0.141     1.314 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/Q
                         net (fo=4, routed)           0.089     1.403    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg_0
    SLICE_X54Y25         LUT6 (Prop_lut6_I3_O)        0.045     1.448 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000     1.448    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X54Y25         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.821     1.544    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X54Y25         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism             -0.358     1.186    
    SLICE_X54Y25         FDRE (Hold_fdre_C_D)         0.120     1.306    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.590     1.210    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X58Y14         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDRE (Prop_fdre_C_Q)         0.141     1.351 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[2]/Q
                         net (fo=2, routed)           0.118     1.469    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[2]
    SLICE_X59Y14         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.859     1.582    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X59Y14         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
                         clock pessimism             -0.359     1.223    
    SLICE_X59Y14         FDRE (Hold_fdre_C_D)         0.075     1.298    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.590     1.210    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X59Y15         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.141     1.351 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[6]/Q
                         net (fo=2, routed)           0.124     1.475    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[6]
    SLICE_X59Y16         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.857     1.580    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X59Y16         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/C
                         clock pessimism             -0.357     1.223    
    SLICE_X59Y16         FDRE (Hold_fdre_C_D)         0.072     1.295    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.289%)  route 0.139ns (49.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.571ns
    Source Clock Delay      (SCD):    1.201ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.581     1.201    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X59Y24         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.141     1.342 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/Q
                         net (fo=1, routed)           0.139     1.481    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[3]
    SLICE_X58Y25         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.848     1.571    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X58Y25         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
                         clock pessimism             -0.337     1.234    
    SLICE_X58Y25         FDPE (Hold_fdpe_C_D)         0.066     1.300    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.571ns
    Source Clock Delay      (SCD):    1.201ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.581     1.201    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X61Y24         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.141     1.342 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/Q
                         net (fo=1, routed)           0.116     1.458    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11_n_0
    SLICE_X61Y24         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.848     1.571    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X61Y24         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/C
                         clock pessimism             -0.370     1.201    
    SLICE_X61Y24         FDCE (Hold_fdce_C_D)         0.071     1.272    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.128ns (71.030%)  route 0.052ns (28.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.571ns
    Source Clock Delay      (SCD):    1.201ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.581     1.201    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X61Y24         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.128     1.329 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/Q
                         net (fo=1, routed)           0.052     1.381    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9_n_0
    SLICE_X61Y24         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.848     1.571    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X61Y24         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/C
                         clock pessimism             -0.370     1.201    
    SLICE_X61Y24         FDCE (Hold_fdce_C_D)        -0.006     1.195    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.975%)  route 0.130ns (48.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.590     1.210    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X58Y14         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDRE (Prop_fdre_C_Q)         0.141     1.351 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[3]/Q
                         net (fo=2, routed)           0.130     1.481    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[3]
    SLICE_X59Y14         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.859     1.582    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X59Y14         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/C
                         clock pessimism             -0.359     1.223    
    SLICE_X59Y14         FDRE (Hold_fdre_C_D)         0.071     1.294    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (60.004%)  route 0.109ns (39.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.590     1.210    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X60Y15         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDRE (Prop_fdre_C_Q)         0.164     1.374 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[18]/Q
                         net (fo=2, routed)           0.109     1.483    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[18]
    SLICE_X59Y14         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.859     1.582    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X59Y14         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
                         clock pessimism             -0.357     1.225    
    SLICE_X59Y14         FDRE (Hold_fdre_C_D)         0.070     1.295    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.483    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         33.333      31.178     BUFGCTRL_X0Y3  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I0
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X59Y25   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X61Y24   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X60Y24   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X58Y25   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X59Y24   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X59Y24   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X60Y24   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X58Y25   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X61Y24   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X60Y24   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y24   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X60Y24   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y24   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X60Y24   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y24   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X56Y24   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X56Y24   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X56Y24   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X56Y24   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y24   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y24   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y24   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y24   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y24   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y24   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y24   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y24   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y24   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y24   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.259ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.259ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.138ns  (logic 1.059ns (20.613%)  route 4.079ns (79.387%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.967ns = ( 36.300 - 33.333 ) 
    Source Clock Delay      (SCD):    3.311ns = ( 19.977 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.619    19.977    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.459    20.436 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.187    21.623    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X57Y23         LUT3 (Prop_lut3_I2_O)        0.150    21.773 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.863    22.636    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X56Y23         LUT4 (Prop_lut4_I1_O)        0.326    22.962 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.125    24.087    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X56Y20         LUT5 (Prop_lut5_I4_O)        0.124    24.211 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.904    25.115    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X62Y18         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.790 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.509    36.300    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X62Y18         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.314    36.614    
                         clock uncertainty           -0.035    36.578    
    SLICE_X62Y18         FDCE (Setup_fdce_C_CE)      -0.205    36.373    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.373    
                         arrival time                         -25.115    
  -------------------------------------------------------------------
                         slack                                 11.259    

Slack (MET) :             11.424ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.985ns  (logic 1.059ns (21.245%)  route 3.926ns (78.755%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.966ns = ( 36.299 - 33.333 ) 
    Source Clock Delay      (SCD):    3.311ns = ( 19.977 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.619    19.977    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.459    20.436 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.187    21.623    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X57Y23         LUT3 (Prop_lut3_I2_O)        0.150    21.773 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.863    22.636    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X56Y23         LUT4 (Prop_lut4_I1_O)        0.326    22.962 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.125    24.087    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X56Y20         LUT5 (Prop_lut5_I4_O)        0.124    24.211 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.751    24.962    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X59Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.790 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.508    36.299    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X59Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.328    36.627    
                         clock uncertainty           -0.035    36.591    
    SLICE_X59Y18         FDRE (Setup_fdre_C_CE)      -0.205    36.386    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.386    
                         arrival time                         -24.962    
  -------------------------------------------------------------------
                         slack                                 11.424    

Slack (MET) :             11.424ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.985ns  (logic 1.059ns (21.245%)  route 3.926ns (78.755%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.966ns = ( 36.299 - 33.333 ) 
    Source Clock Delay      (SCD):    3.311ns = ( 19.977 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.619    19.977    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.459    20.436 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.187    21.623    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X57Y23         LUT3 (Prop_lut3_I2_O)        0.150    21.773 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.863    22.636    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X56Y23         LUT4 (Prop_lut4_I1_O)        0.326    22.962 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.125    24.087    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X56Y20         LUT5 (Prop_lut5_I4_O)        0.124    24.211 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.751    24.962    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X59Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.790 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.508    36.299    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X59Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.328    36.627    
                         clock uncertainty           -0.035    36.591    
    SLICE_X59Y18         FDRE (Setup_fdre_C_CE)      -0.205    36.386    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.386    
                         arrival time                         -24.962    
  -------------------------------------------------------------------
                         slack                                 11.424    

Slack (MET) :             11.424ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.985ns  (logic 1.059ns (21.245%)  route 3.926ns (78.755%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.966ns = ( 36.299 - 33.333 ) 
    Source Clock Delay      (SCD):    3.311ns = ( 19.977 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.619    19.977    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.459    20.436 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.187    21.623    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X57Y23         LUT3 (Prop_lut3_I2_O)        0.150    21.773 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.863    22.636    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X56Y23         LUT4 (Prop_lut4_I1_O)        0.326    22.962 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.125    24.087    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X56Y20         LUT5 (Prop_lut5_I4_O)        0.124    24.211 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.751    24.962    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X59Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.790 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.508    36.299    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X59Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.328    36.627    
                         clock uncertainty           -0.035    36.591    
    SLICE_X59Y18         FDRE (Setup_fdre_C_CE)      -0.205    36.386    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.386    
                         arrival time                         -24.962    
  -------------------------------------------------------------------
                         slack                                 11.424    

Slack (MET) :             11.424ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.985ns  (logic 1.059ns (21.245%)  route 3.926ns (78.755%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.966ns = ( 36.299 - 33.333 ) 
    Source Clock Delay      (SCD):    3.311ns = ( 19.977 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.619    19.977    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.459    20.436 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.187    21.623    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X57Y23         LUT3 (Prop_lut3_I2_O)        0.150    21.773 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.863    22.636    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X56Y23         LUT4 (Prop_lut4_I1_O)        0.326    22.962 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.125    24.087    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X56Y20         LUT5 (Prop_lut5_I4_O)        0.124    24.211 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.751    24.962    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X59Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.790 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.508    36.299    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X59Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.328    36.627    
                         clock uncertainty           -0.035    36.591    
    SLICE_X59Y18         FDRE (Setup_fdre_C_CE)      -0.205    36.386    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.386    
                         arrival time                         -24.962    
  -------------------------------------------------------------------
                         slack                                 11.424    

Slack (MET) :             11.424ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.985ns  (logic 1.059ns (21.245%)  route 3.926ns (78.755%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.966ns = ( 36.299 - 33.333 ) 
    Source Clock Delay      (SCD):    3.311ns = ( 19.977 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.619    19.977    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.459    20.436 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.187    21.623    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X57Y23         LUT3 (Prop_lut3_I2_O)        0.150    21.773 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.863    22.636    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X56Y23         LUT4 (Prop_lut4_I1_O)        0.326    22.962 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.125    24.087    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X56Y20         LUT5 (Prop_lut5_I4_O)        0.124    24.211 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.751    24.962    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X59Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.790 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.508    36.299    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X59Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.328    36.627    
                         clock uncertainty           -0.035    36.591    
    SLICE_X59Y18         FDRE (Setup_fdre_C_CE)      -0.205    36.386    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.386    
                         arrival time                         -24.962    
  -------------------------------------------------------------------
                         slack                                 11.424    

Slack (MET) :             11.552ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.778ns  (logic 1.059ns (22.165%)  route 3.719ns (77.835%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns = ( 36.234 - 33.333 ) 
    Source Clock Delay      (SCD):    3.311ns = ( 19.977 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.619    19.977    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.459    20.436 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.187    21.623    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X57Y23         LUT3 (Prop_lut3_I2_O)        0.150    21.773 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.863    22.636    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X56Y23         LUT4 (Prop_lut4_I1_O)        0.326    22.962 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.125    24.087    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X56Y20         LUT5 (Prop_lut5_I4_O)        0.124    24.211 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.544    24.755    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X57Y18         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.790 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.443    36.234    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X57Y18         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.314    36.548    
                         clock uncertainty           -0.035    36.512    
    SLICE_X57Y18         FDCE (Setup_fdce_C_CE)      -0.205    36.307    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.307    
                         arrival time                         -24.755    
  -------------------------------------------------------------------
                         slack                                 11.552    

Slack (MET) :             11.563ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.845ns  (logic 1.059ns (21.858%)  route 3.786ns (78.142%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.965ns = ( 36.298 - 33.333 ) 
    Source Clock Delay      (SCD):    3.311ns = ( 19.977 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.619    19.977    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.459    20.436 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.187    21.623    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X57Y23         LUT3 (Prop_lut3_I2_O)        0.150    21.773 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.863    22.636    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X56Y23         LUT4 (Prop_lut4_I1_O)        0.326    22.962 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.125    24.087    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X56Y20         LUT5 (Prop_lut5_I4_O)        0.124    24.211 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.611    24.822    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X59Y19         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.790 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.507    36.298    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X59Y19         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.328    36.626    
                         clock uncertainty           -0.035    36.590    
    SLICE_X59Y19         FDCE (Setup_fdce_C_CE)      -0.205    36.385    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.385    
                         arrival time                         -24.822    
  -------------------------------------------------------------------
                         slack                                 11.563    

Slack (MET) :             11.732ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.596ns  (logic 1.059ns (23.042%)  route 3.537ns (76.958%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.899ns = ( 36.232 - 33.333 ) 
    Source Clock Delay      (SCD):    3.311ns = ( 19.977 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.619    19.977    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.459    20.436 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.187    21.623    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X57Y23         LUT3 (Prop_lut3_I2_O)        0.150    21.773 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.863    22.636    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X56Y23         LUT4 (Prop_lut4_I1_O)        0.326    22.962 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.125    24.087    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X56Y20         LUT5 (Prop_lut5_I4_O)        0.124    24.211 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.362    24.573    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X55Y20         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.790 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.441    36.232    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X55Y20         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.314    36.546    
                         clock uncertainty           -0.035    36.510    
    SLICE_X55Y20         FDCE (Setup_fdce_C_CE)      -0.205    36.305    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.305    
                         arrival time                         -24.573    
  -------------------------------------------------------------------
                         slack                                 11.732    

Slack (MET) :             11.763ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.602ns  (logic 1.059ns (23.012%)  route 3.543ns (76.988%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 36.233 - 33.333 ) 
    Source Clock Delay      (SCD):    3.311ns = ( 19.977 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.619    19.977    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.459    20.436 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.187    21.623    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X57Y23         LUT3 (Prop_lut3_I2_O)        0.150    21.773 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.863    22.636    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X56Y23         LUT4 (Prop_lut4_I1_O)        0.326    22.962 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.974    23.936    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X56Y20         LUT5 (Prop_lut5_I4_O)        0.124    24.060 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.519    24.579    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X56Y20         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.790 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.442    36.233    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X56Y20         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.314    36.547    
                         clock uncertainty           -0.035    36.511    
    SLICE_X56Y20         FDCE (Setup_fdce_C_CE)      -0.169    36.342    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.342    
                         arrival time                         -24.579    
  -------------------------------------------------------------------
                         slack                                 11.763    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.555     1.181    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X57Y25         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.141     1.322 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.167     1.489    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X57Y25         LUT3 (Prop_lut3_I2_O)        0.045     1.534 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.534    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X57Y25         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.821     1.550    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X57Y25         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.369     1.181    
    SLICE_X57Y25         FDRE (Hold_fdre_C_D)         0.091     1.272    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.584     1.210    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y22         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.141     1.351 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.187     1.538    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X58Y22         LUT6 (Prop_lut6_I5_O)        0.045     1.583 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.583    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X58Y22         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.851     1.580    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y22         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.370     1.210    
    SLICE_X58Y22         FDRE (Hold_fdre_C_D)         0.091     1.301    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.605%)  route 0.336ns (64.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.584     1.210    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y22         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.141     1.351 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           0.336     1.687    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X58Y22         LUT6 (Prop_lut6_I5_O)        0.045     1.732 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.732    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X58Y22         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.851     1.580    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y22         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.370     1.210    
    SLICE_X58Y22         FDRE (Hold_fdre_C_D)         0.092     1.302    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.598ns  (logic 0.191ns (31.947%)  route 0.407ns (68.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 18.245 - 16.667 ) 
    Source Clock Delay      (SCD):    1.210ns = ( 17.877 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.584    17.877    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X59Y27         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.146    18.023 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.143    18.166    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X58Y27         LUT5 (Prop_lut5_I1_O)        0.045    18.211 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.263    18.474    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X58Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.396 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.849    18.245    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.908    
    SLICE_X58Y23         FDRE (Hold_fdre_C_CE)       -0.032    17.876    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.876    
                         arrival time                          18.474    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.598ns  (logic 0.191ns (31.947%)  route 0.407ns (68.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 18.245 - 16.667 ) 
    Source Clock Delay      (SCD):    1.210ns = ( 17.877 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.584    17.877    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X59Y27         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.146    18.023 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.143    18.166    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X58Y27         LUT5 (Prop_lut5_I1_O)        0.045    18.211 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.263    18.474    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X58Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.396 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.849    18.245    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.908    
    SLICE_X58Y23         FDRE (Hold_fdre_C_CE)       -0.032    17.876    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.876    
                         arrival time                          18.474    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.598ns  (logic 0.191ns (31.947%)  route 0.407ns (68.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 18.245 - 16.667 ) 
    Source Clock Delay      (SCD):    1.210ns = ( 17.877 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.584    17.877    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X59Y27         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.146    18.023 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.143    18.166    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X58Y27         LUT5 (Prop_lut5_I1_O)        0.045    18.211 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.263    18.474    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X58Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.396 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.849    18.245    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.908    
    SLICE_X58Y23         FDRE (Hold_fdre_C_CE)       -0.032    17.876    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.876    
                         arrival time                          18.474    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.598ns  (logic 0.191ns (31.947%)  route 0.407ns (68.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 18.245 - 16.667 ) 
    Source Clock Delay      (SCD):    1.210ns = ( 17.877 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.584    17.877    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X59Y27         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.146    18.023 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.143    18.166    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X58Y27         LUT5 (Prop_lut5_I1_O)        0.045    18.211 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.263    18.474    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X58Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.396 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.849    18.245    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.908    
    SLICE_X58Y23         FDRE (Hold_fdre_C_CE)       -0.032    17.876    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.876    
                         arrival time                          18.474    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.598ns  (logic 0.191ns (31.947%)  route 0.407ns (68.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 18.245 - 16.667 ) 
    Source Clock Delay      (SCD):    1.210ns = ( 17.877 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.584    17.877    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X59Y27         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.146    18.023 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.143    18.166    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X58Y27         LUT5 (Prop_lut5_I1_O)        0.045    18.211 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.263    18.474    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X58Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.396 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.849    18.245    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.908    
    SLICE_X58Y23         FDRE (Hold_fdre_C_CE)       -0.032    17.876    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.876    
                         arrival time                          18.474    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.652ns  (logic 0.191ns (29.311%)  route 0.461ns (70.688%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 18.245 - 16.667 ) 
    Source Clock Delay      (SCD):    1.210ns = ( 17.877 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.584    17.877    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X59Y27         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.146    18.023 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.143    18.166    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X58Y27         LUT5 (Prop_lut5_I1_O)        0.045    18.211 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.317    18.528    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X61Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.396 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.849    18.245    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.908    
    SLICE_X61Y23         FDRE (Hold_fdre_C_CE)       -0.032    17.876    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.876    
                         arrival time                          18.528    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.652ns  (logic 0.191ns (29.311%)  route 0.461ns (70.688%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 18.245 - 16.667 ) 
    Source Clock Delay      (SCD):    1.210ns = ( 17.877 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.584    17.877    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X59Y27         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.146    18.023 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.143    18.166    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X58Y27         LUT5 (Prop_lut5_I1_O)        0.045    18.211 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.317    18.528    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X61Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.396 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.849    18.245    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.908    
    SLICE_X61Y23         FDRE (Hold_fdre_C_CE)       -0.032    17.876    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.876    
                         arrival time                          18.528    
  -------------------------------------------------------------------
                         slack                                  0.653    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y5  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X58Y27   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X58Y27   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X58Y27   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X58Y27   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X59Y27   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X59Y27   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X59Y27   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X59Y27   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X58Y22   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X58Y27   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X58Y27   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X58Y27   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X58Y27   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X58Y27   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X58Y27   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X58Y27   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X58Y27   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X59Y27   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X59Y27   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X58Y27   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X58Y27   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X58Y27   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X58Y27   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X58Y27   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X58Y27   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X58Y27   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X58Y27   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X59Y27   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X59Y27   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.755ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.728ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.755ns  (required time - arrival time)
  Source:                 design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_design_1_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        9.047ns  (logic 2.115ns (23.378%)  route 6.932ns (76.622%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        3.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 44.839 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns = ( 31.552 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    30.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575    31.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    28.243 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    29.904    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.552    31.552    design_1_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y21         FDRE                                         r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.456    32.008 r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=6, routed)           1.103    33.111    Simulator/P1/gpio_usb_keycode_0_tri_o[4]
    SLICE_X28Y21         LUT4 (Prop_lut4_I0_O)        0.152    33.263 f  Simulator/P1/hex_segB_OBUF[4]_inst_i_6/O
                         net (fo=4, routed)           0.784    34.047    status/ELV_reg[6]_2
    SLICE_X13Y24         LUT6 (Prop_lut6_I3_O)        0.326    34.373 f  status/ELV[6]_i_3__0/O
                         net (fo=2, routed)           0.447    34.820    status/FSM_onehot_State_reg[4]_3
    SLICE_X13Y24         LUT3 (Prop_lut3_I2_O)        0.150    34.970 f  status/hex_segB_OBUF[4]_inst_i_3/O
                         net (fo=9, routed)           0.867    35.837    status/FSM_onehot_State_reg[4]_0
    SLICE_X14Y23         LUT6 (Prop_lut6_I1_O)        0.326    36.163 f  status/vga_to_hdmi_i_110/O
                         net (fo=2, routed)           1.022    37.185    render/vga_to_hdmi_i_107
    SLICE_X14Y33         LUT2 (Prop_lut2_I1_O)        0.124    37.309 r  render/vga_to_hdmi_i_95/O
                         net (fo=12, routed)          0.798    38.107    vga/vga_to_hdmi_i_58_0
    SLICE_X11Y32         LUT5 (Prop_lut5_I1_O)        0.124    38.231 r  vga/vga_to_hdmi_i_107/O
                         net (fo=1, routed)           0.424    38.654    vga/vga_to_hdmi_i_107_n_1
    SLICE_X10Y33         LUT6 (Prop_lut6_I4_O)        0.124    38.778 f  vga/vga_to_hdmi_i_58/O
                         net (fo=1, routed)           0.543    39.321    vga/vga_to_hdmi_i_58_n_1
    SLICE_X6Y33          LUT6 (Prop_lut6_I1_O)        0.124    39.445 r  vga/vga_to_hdmi_i_16/O
                         net (fo=1, routed)           0.000    39.445    vga/vga_to_hdmi_i_16_n_1
    SLICE_X6Y33          MUXF7 (Prop_muxf7_I0_O)      0.209    39.654 r  vga/vga_to_hdmi_i_2/O
                         net (fo=1, routed)           0.945    40.599    vga_to_hdmi/inst/srldly_0/data_i[16]
    SLICE_X6Y32          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.238    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.455    44.785    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    41.651 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.238    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.329 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.509    44.839    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y32          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
                         clock pessimism              0.000    44.839    
                         clock uncertainty           -0.293    44.546    
    SLICE_X6Y32          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.191    44.355    vga_to_hdmi/inst/srldly_0/srl[22].srl16_i
  -------------------------------------------------------------------
                         required time                         44.355    
                         arrival time                         -40.599    
  -------------------------------------------------------------------
                         slack                                  3.755    

Slack (MET) :             3.983ns  (required time - arrival time)
  Source:                 design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_design_1_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        8.952ns  (logic 1.782ns (19.906%)  route 7.170ns (80.094%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        3.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 44.833 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns = ( 31.552 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    30.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575    31.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    28.243 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    29.904    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.552    31.552    design_1_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y21         FDRE                                         r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.456    32.008 r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=6, routed)           1.103    33.111    Simulator/P1/gpio_usb_keycode_0_tri_o[4]
    SLICE_X28Y21         LUT4 (Prop_lut4_I0_O)        0.152    33.263 f  Simulator/P1/hex_segB_OBUF[4]_inst_i_6/O
                         net (fo=4, routed)           0.784    34.047    status/ELV_reg[6]_2
    SLICE_X13Y24         LUT6 (Prop_lut6_I3_O)        0.326    34.373 f  status/ELV[6]_i_3__0/O
                         net (fo=2, routed)           0.447    34.820    status/FSM_onehot_State_reg[4]_3
    SLICE_X13Y24         LUT3 (Prop_lut3_I2_O)        0.150    34.970 f  status/hex_segB_OBUF[4]_inst_i_3/O
                         net (fo=9, routed)           0.867    35.837    status/FSM_onehot_State_reg[4]_0
    SLICE_X14Y23         LUT6 (Prop_lut6_I1_O)        0.326    36.163 f  status/vga_to_hdmi_i_110/O
                         net (fo=2, routed)           1.060    37.223    vga/vga_to_hdmi_i_99_0
    SLICE_X14Y31         LUT5 (Prop_lut5_I3_O)        0.124    37.347 f  vga/vga_to_hdmi_i_59/O
                         net (fo=8, routed)           0.867    38.213    vga/vga_to_hdmi_i_59_n_1
    SLICE_X7Y31          LUT2 (Prop_lut2_I0_O)        0.124    38.337 r  vga/vga_to_hdmi_i_38/O
                         net (fo=4, routed)           1.206    39.543    render/hdmi_tmds_clk_p_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I2_O)        0.124    39.667 r  render/vga_to_hdmi_i_11/O
                         net (fo=1, routed)           0.837    40.505    vga_to_hdmi/inst/srldly_0/data_i[23]
    SLICE_X6Y27          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.238    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.455    44.785    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    41.651 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.238    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.329 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.503    44.833    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y27          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.000    44.833    
                         clock uncertainty           -0.293    44.540    
    SLICE_X6Y27          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    44.488    vga_to_hdmi/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                         44.488    
                         arrival time                         -40.505    
  -------------------------------------------------------------------
                         slack                                  3.983    

Slack (MET) :             4.002ns  (required time - arrival time)
  Source:                 design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_design_1_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        8.938ns  (logic 1.782ns (19.937%)  route 7.156ns (80.063%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        3.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 44.833 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns = ( 31.552 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    30.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575    31.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    28.243 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    29.904    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.552    31.552    design_1_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y21         FDRE                                         r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.456    32.008 r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=6, routed)           1.103    33.111    Simulator/P1/gpio_usb_keycode_0_tri_o[4]
    SLICE_X28Y21         LUT4 (Prop_lut4_I0_O)        0.152    33.263 f  Simulator/P1/hex_segB_OBUF[4]_inst_i_6/O
                         net (fo=4, routed)           0.784    34.047    status/ELV_reg[6]_2
    SLICE_X13Y24         LUT6 (Prop_lut6_I3_O)        0.326    34.373 f  status/ELV[6]_i_3__0/O
                         net (fo=2, routed)           0.447    34.820    status/FSM_onehot_State_reg[4]_3
    SLICE_X13Y24         LUT3 (Prop_lut3_I2_O)        0.150    34.970 f  status/hex_segB_OBUF[4]_inst_i_3/O
                         net (fo=9, routed)           0.867    35.837    status/FSM_onehot_State_reg[4]_0
    SLICE_X14Y23         LUT6 (Prop_lut6_I1_O)        0.326    36.163 f  status/vga_to_hdmi_i_110/O
                         net (fo=2, routed)           1.060    37.223    vga/vga_to_hdmi_i_99_0
    SLICE_X14Y31         LUT5 (Prop_lut5_I3_O)        0.124    37.347 f  vga/vga_to_hdmi_i_59/O
                         net (fo=8, routed)           0.867    38.213    vga/vga_to_hdmi_i_59_n_1
    SLICE_X7Y31          LUT2 (Prop_lut2_I0_O)        0.124    38.337 r  vga/vga_to_hdmi_i_38/O
                         net (fo=4, routed)           0.964    39.302    render/hdmi_tmds_clk_p_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I2_O)        0.124    39.426 r  render/vga_to_hdmi_i_12/O
                         net (fo=1, routed)           1.065    40.490    vga_to_hdmi/inst/srldly_0/data_i[22]
    SLICE_X6Y27          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.238    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.455    44.785    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    41.651 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.238    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.329 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.503    44.833    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y27          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.000    44.833    
                         clock uncertainty           -0.293    44.540    
    SLICE_X6Y27          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    44.493    vga_to_hdmi/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                         44.493    
                         arrival time                         -40.490    
  -------------------------------------------------------------------
                         slack                                  4.002    

Slack (MET) :             4.116ns  (required time - arrival time)
  Source:                 design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_design_1_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        8.650ns  (logic 2.118ns (24.485%)  route 6.532ns (75.515%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        3.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 44.839 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns = ( 31.552 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    30.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575    31.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    28.243 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    29.904    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.552    31.552    design_1_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y21         FDRE                                         r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.456    32.008 r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=6, routed)           1.103    33.111    Simulator/P1/gpio_usb_keycode_0_tri_o[4]
    SLICE_X28Y21         LUT4 (Prop_lut4_I0_O)        0.152    33.263 f  Simulator/P1/hex_segB_OBUF[4]_inst_i_6/O
                         net (fo=4, routed)           0.784    34.047    status/ELV_reg[6]_2
    SLICE_X13Y24         LUT6 (Prop_lut6_I3_O)        0.326    34.373 f  status/ELV[6]_i_3__0/O
                         net (fo=2, routed)           0.447    34.820    status/FSM_onehot_State_reg[4]_3
    SLICE_X13Y24         LUT3 (Prop_lut3_I2_O)        0.150    34.970 f  status/hex_segB_OBUF[4]_inst_i_3/O
                         net (fo=9, routed)           0.867    35.837    status/FSM_onehot_State_reg[4]_0
    SLICE_X14Y23         LUT6 (Prop_lut6_I1_O)        0.326    36.163 f  status/vga_to_hdmi_i_110/O
                         net (fo=2, routed)           1.022    37.185    render/vga_to_hdmi_i_107
    SLICE_X14Y33         LUT2 (Prop_lut2_I1_O)        0.124    37.309 r  render/vga_to_hdmi_i_95/O
                         net (fo=12, routed)          0.802    38.111    vga/vga_to_hdmi_i_58_0
    SLICE_X11Y32         LUT5 (Prop_lut5_I1_O)        0.124    38.235 f  vga/vga_to_hdmi_i_112/O
                         net (fo=1, routed)           0.548    38.783    vga/vga_to_hdmi_i_112_n_1
    SLICE_X7Y33          LUT6 (Prop_lut6_I2_O)        0.124    38.907 r  vga/vga_to_hdmi_i_63/O
                         net (fo=1, routed)           0.295    39.202    vga/vga_to_hdmi_i_63_n_1
    SLICE_X7Y35          LUT6 (Prop_lut6_I1_O)        0.124    39.326 r  vga/vga_to_hdmi_i_18/O
                         net (fo=1, routed)           0.000    39.326    vga/vga_to_hdmi_i_18_n_1
    SLICE_X7Y35          MUXF7 (Prop_muxf7_I0_O)      0.212    39.538 r  vga/vga_to_hdmi_i_3/O
                         net (fo=1, routed)           0.665    40.203    vga_to_hdmi/inst/srldly_0/data_i[15]
    SLICE_X6Y32          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.238    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.455    44.785    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    41.651 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.238    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.329 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.509    44.839    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y32          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.000    44.839    
                         clock uncertainty           -0.293    44.546    
    SLICE_X6Y32          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.227    44.319    vga_to_hdmi/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                         44.319    
                         arrival time                         -40.202    
  -------------------------------------------------------------------
                         slack                                  4.116    

Slack (MET) :             4.123ns  (required time - arrival time)
  Source:                 design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_design_1_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        8.649ns  (logic 1.994ns (23.055%)  route 6.655ns (76.944%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        3.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 44.839 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns = ( 31.552 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    30.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575    31.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    28.243 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    29.904    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.552    31.552    design_1_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y21         FDRE                                         r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.456    32.008 r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=6, routed)           1.103    33.111    Simulator/P1/gpio_usb_keycode_0_tri_o[4]
    SLICE_X28Y21         LUT4 (Prop_lut4_I0_O)        0.152    33.263 f  Simulator/P1/hex_segB_OBUF[4]_inst_i_6/O
                         net (fo=4, routed)           0.784    34.047    status/ELV_reg[6]_2
    SLICE_X13Y24         LUT6 (Prop_lut6_I3_O)        0.326    34.373 f  status/ELV[6]_i_3__0/O
                         net (fo=2, routed)           0.447    34.820    status/FSM_onehot_State_reg[4]_3
    SLICE_X13Y24         LUT3 (Prop_lut3_I2_O)        0.150    34.970 f  status/hex_segB_OBUF[4]_inst_i_3/O
                         net (fo=9, routed)           0.867    35.837    status/FSM_onehot_State_reg[4]_0
    SLICE_X14Y23         LUT6 (Prop_lut6_I1_O)        0.326    36.163 f  status/vga_to_hdmi_i_110/O
                         net (fo=2, routed)           1.060    37.223    vga/vga_to_hdmi_i_99_0
    SLICE_X14Y31         LUT5 (Prop_lut5_I3_O)        0.124    37.347 f  vga/vga_to_hdmi_i_59/O
                         net (fo=8, routed)           1.314    38.661    vga/vga_to_hdmi_i_59_n_1
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.124    38.785 r  vga/vga_to_hdmi_i_66/O
                         net (fo=1, routed)           0.462    39.246    vga/vga_to_hdmi_i_66_n_1
    SLICE_X5Y34          LUT6 (Prop_lut6_I4_O)        0.124    39.370 r  vga/vga_to_hdmi_i_20/O
                         net (fo=1, routed)           0.000    39.370    vga/vga_to_hdmi_i_20_n_1
    SLICE_X5Y34          MUXF7 (Prop_muxf7_I0_O)      0.212    39.582 r  vga/vga_to_hdmi_i_4/O
                         net (fo=1, routed)           0.619    40.201    vga_to_hdmi/inst/srldly_0/data_i[14]
    SLICE_X6Y32          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.238    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.455    44.785    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    41.651 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.238    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.329 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.509    44.839    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y32          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism              0.000    44.839    
                         clock uncertainty           -0.293    44.546    
    SLICE_X6Y32          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.222    44.324    vga_to_hdmi/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                         44.324    
                         arrival time                         -40.201    
  -------------------------------------------------------------------
                         slack                                  4.123    

Slack (MET) :             4.269ns  (required time - arrival time)
  Source:                 design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_design_1_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        8.510ns  (logic 2.118ns (24.888%)  route 6.392ns (75.112%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        3.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 44.839 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns = ( 31.552 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    30.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575    31.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    28.243 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    29.904    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.552    31.552    design_1_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y21         FDRE                                         r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.456    32.008 r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=6, routed)           1.103    33.111    Simulator/P1/gpio_usb_keycode_0_tri_o[4]
    SLICE_X28Y21         LUT4 (Prop_lut4_I0_O)        0.152    33.263 f  Simulator/P1/hex_segB_OBUF[4]_inst_i_6/O
                         net (fo=4, routed)           0.784    34.047    status/ELV_reg[6]_2
    SLICE_X13Y24         LUT6 (Prop_lut6_I3_O)        0.326    34.373 f  status/ELV[6]_i_3__0/O
                         net (fo=2, routed)           0.447    34.820    status/FSM_onehot_State_reg[4]_3
    SLICE_X13Y24         LUT3 (Prop_lut3_I2_O)        0.150    34.970 f  status/hex_segB_OBUF[4]_inst_i_3/O
                         net (fo=9, routed)           0.867    35.837    status/FSM_onehot_State_reg[4]_0
    SLICE_X14Y23         LUT6 (Prop_lut6_I1_O)        0.326    36.163 f  status/vga_to_hdmi_i_110/O
                         net (fo=2, routed)           1.022    37.185    render/vga_to_hdmi_i_107
    SLICE_X14Y33         LUT2 (Prop_lut2_I1_O)        0.124    37.309 r  render/vga_to_hdmi_i_95/O
                         net (fo=12, routed)          0.662    37.971    vga/vga_to_hdmi_i_58_0
    SLICE_X10Y33         LUT4 (Prop_lut4_I1_O)        0.124    38.095 f  vga/vga_to_hdmi_i_105/O
                         net (fo=1, routed)           0.286    38.381    vga/vga_to_hdmi_i_105_n_1
    SLICE_X10Y33         LUT6 (Prop_lut6_I1_O)        0.124    38.505 r  vga/vga_to_hdmi_i_54/O
                         net (fo=1, routed)           0.737    39.242    vga/vga_to_hdmi_i_54_n_1
    SLICE_X7Y34          LUT6 (Prop_lut6_I2_O)        0.124    39.366 r  vga/vga_to_hdmi_i_14/O
                         net (fo=1, routed)           0.000    39.366    vga/vga_to_hdmi_i_14_n_1
    SLICE_X7Y34          MUXF7 (Prop_muxf7_I0_O)      0.212    39.578 r  vga/vga_to_hdmi_i_1/O
                         net (fo=1, routed)           0.484    40.062    vga_to_hdmi/inst/srldly_0/data_i[17]
    SLICE_X6Y32          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.238    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.455    44.785    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    41.651 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.238    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.329 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.509    44.839    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y32          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism              0.000    44.839    
                         clock uncertainty           -0.293    44.546    
    SLICE_X6Y32          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.214    44.332    vga_to_hdmi/inst/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                         44.332    
                         arrival time                         -40.062    
  -------------------------------------------------------------------
                         slack                                  4.269    

Slack (MET) :             4.269ns  (required time - arrival time)
  Source:                 design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_design_1_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        8.670ns  (logic 1.782ns (20.554%)  route 6.888ns (79.446%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        3.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 44.837 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns = ( 31.552 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    30.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575    31.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    28.243 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    29.904    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.552    31.552    design_1_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y21         FDRE                                         r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.456    32.008 f  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=6, routed)           1.103    33.111    Simulator/P1/gpio_usb_keycode_0_tri_o[4]
    SLICE_X28Y21         LUT4 (Prop_lut4_I0_O)        0.152    33.263 r  Simulator/P1/hex_segB_OBUF[4]_inst_i_6/O
                         net (fo=4, routed)           0.784    34.047    status/ELV_reg[6]_2
    SLICE_X13Y24         LUT6 (Prop_lut6_I3_O)        0.326    34.373 r  status/ELV[6]_i_3__0/O
                         net (fo=2, routed)           0.447    34.820    status/FSM_onehot_State_reg[4]_3
    SLICE_X13Y24         LUT3 (Prop_lut3_I2_O)        0.150    34.970 r  status/hex_segB_OBUF[4]_inst_i_3/O
                         net (fo=9, routed)           0.867    35.837    status/FSM_onehot_State_reg[4]_0
    SLICE_X14Y23         LUT6 (Prop_lut6_I1_O)        0.326    36.163 r  status/vga_to_hdmi_i_110/O
                         net (fo=2, routed)           1.060    37.223    vga/vga_to_hdmi_i_99_0
    SLICE_X14Y31         LUT5 (Prop_lut5_I3_O)        0.124    37.347 r  vga/vga_to_hdmi_i_59/O
                         net (fo=8, routed)           1.308    38.655    vga/vga_to_hdmi_i_59_n_1
    SLICE_X8Y33          LUT6 (Prop_lut6_I2_O)        0.124    38.779 f  vga/vga_to_hdmi_i_33/O
                         net (fo=1, routed)           0.847    39.625    vga/vga_to_hdmi_i_33_n_1
    SLICE_X7Y33          LUT6 (Prop_lut6_I3_O)        0.124    39.749 r  vga/vga_to_hdmi_i_7/O
                         net (fo=1, routed)           0.473    40.222    vga_to_hdmi/inst/srldly_0/data_i[19]
    SLICE_X6Y31          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.238    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.455    44.785    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    41.651 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.238    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.329 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.507    44.837    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y31          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.000    44.837    
                         clock uncertainty           -0.293    44.544    
    SLICE_X6Y31          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    44.492    vga_to_hdmi/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         44.492    
                         arrival time                         -40.222    
  -------------------------------------------------------------------
                         slack                                  4.269    

Slack (MET) :             4.372ns  (required time - arrival time)
  Source:                 design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_design_1_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        8.581ns  (logic 2.109ns (24.579%)  route 6.472ns (75.421%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        3.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 44.837 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns = ( 31.552 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    30.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575    31.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    28.243 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    29.904    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.552    31.552    design_1_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y21         FDRE                                         r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.456    32.008 f  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=6, routed)           1.103    33.111    Simulator/P1/gpio_usb_keycode_0_tri_o[4]
    SLICE_X28Y21         LUT4 (Prop_lut4_I0_O)        0.152    33.263 r  Simulator/P1/hex_segB_OBUF[4]_inst_i_6/O
                         net (fo=4, routed)           0.784    34.047    status/ELV_reg[6]_2
    SLICE_X13Y24         LUT6 (Prop_lut6_I3_O)        0.326    34.373 r  status/ELV[6]_i_3__0/O
                         net (fo=2, routed)           0.447    34.820    status/FSM_onehot_State_reg[4]_3
    SLICE_X13Y24         LUT3 (Prop_lut3_I2_O)        0.150    34.970 r  status/hex_segB_OBUF[4]_inst_i_3/O
                         net (fo=9, routed)           0.867    35.837    status/FSM_onehot_State_reg[4]_0
    SLICE_X14Y23         LUT6 (Prop_lut6_I1_O)        0.326    36.163 r  status/vga_to_hdmi_i_110/O
                         net (fo=2, routed)           1.060    37.223    vga/vga_to_hdmi_i_99_0
    SLICE_X14Y31         LUT5 (Prop_lut5_I3_O)        0.124    37.347 r  vga/vga_to_hdmi_i_59/O
                         net (fo=8, routed)           0.867    38.213    vga/vga_to_hdmi_i_59_n_1
    SLICE_X7Y31          LUT2 (Prop_lut2_I1_O)        0.119    38.332 f  vga/vga_to_hdmi_i_74/O
                         net (fo=2, routed)           0.457    38.789    vga/vga_to_hdmi_i_74_n_1
    SLICE_X7Y32          LUT6 (Prop_lut6_I3_O)        0.332    39.121 r  vga/vga_to_hdmi_i_24/O
                         net (fo=1, routed)           0.424    39.546    vga/vga_to_hdmi_i_24_n_1
    SLICE_X5Y33          LUT6 (Prop_lut6_I2_O)        0.124    39.670 r  vga/vga_to_hdmi_i_5/O
                         net (fo=1, routed)           0.463    40.133    vga_to_hdmi/inst/srldly_0/data_i[21]
    SLICE_X6Y31          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.238    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.455    44.785    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    41.651 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.238    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.329 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.507    44.837    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y31          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/CLK
                         clock pessimism              0.000    44.837    
                         clock uncertainty           -0.293    44.544    
    SLICE_X6Y31          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    44.505    vga_to_hdmi/inst/srldly_0/srl[31].srl16_i
  -------------------------------------------------------------------
                         required time                         44.505    
                         arrival time                         -40.133    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             4.403ns  (required time - arrival time)
  Source:                 design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_design_1_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        8.546ns  (logic 1.782ns (20.853%)  route 6.764ns (79.147%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        3.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 44.833 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns = ( 31.552 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    30.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575    31.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    28.243 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    29.904    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.552    31.552    design_1_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y21         FDRE                                         r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.456    32.008 f  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=6, routed)           1.103    33.111    Simulator/P1/gpio_usb_keycode_0_tri_o[4]
    SLICE_X28Y21         LUT4 (Prop_lut4_I0_O)        0.152    33.263 r  Simulator/P1/hex_segB_OBUF[4]_inst_i_6/O
                         net (fo=4, routed)           0.784    34.047    status/ELV_reg[6]_2
    SLICE_X13Y24         LUT6 (Prop_lut6_I3_O)        0.326    34.373 r  status/ELV[6]_i_3__0/O
                         net (fo=2, routed)           0.447    34.820    status/FSM_onehot_State_reg[4]_3
    SLICE_X13Y24         LUT3 (Prop_lut3_I2_O)        0.150    34.970 r  status/hex_segB_OBUF[4]_inst_i_3/O
                         net (fo=9, routed)           0.867    35.837    status/FSM_onehot_State_reg[4]_0
    SLICE_X14Y23         LUT6 (Prop_lut6_I1_O)        0.326    36.163 r  status/vga_to_hdmi_i_110/O
                         net (fo=2, routed)           1.022    37.185    render/vga_to_hdmi_i_107
    SLICE_X14Y33         LUT2 (Prop_lut2_I1_O)        0.124    37.309 f  render/vga_to_hdmi_i_95/O
                         net (fo=12, routed)          0.898    38.207    render/vga_to_hdmi_i_110
    SLICE_X4Y32          LUT5 (Prop_lut5_I1_O)        0.124    38.331 r  render/vga_to_hdmi_i_39/O
                         net (fo=1, routed)           0.706    39.037    render/vga_to_hdmi_i_39_n_1
    SLICE_X5Y32          LUT6 (Prop_lut6_I2_O)        0.124    39.161 r  render/vga_to_hdmi_i_9/O
                         net (fo=1, routed)           0.937    40.098    vga_to_hdmi/inst/srldly_0/data_i[25]
    SLICE_X6Y27          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.238    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.455    44.785    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    41.651 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.238    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.329 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.503    44.833    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y27          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/CLK
                         clock pessimism              0.000    44.833    
                         clock uncertainty           -0.293    44.540    
    SLICE_X6Y27          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    44.501    vga_to_hdmi/inst/srldly_0/srl[39].srl16_i
  -------------------------------------------------------------------
                         required time                         44.501    
                         arrival time                         -40.098    
  -------------------------------------------------------------------
                         slack                                  4.403    

Slack (MET) :             4.414ns  (required time - arrival time)
  Source:                 design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_design_1_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        8.560ns  (logic 2.109ns (24.639%)  route 6.451ns (75.361%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        3.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 44.837 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns = ( 31.552 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    30.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575    31.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    28.243 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    29.904    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.552    31.552    design_1_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y21         FDRE                                         r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.456    32.008 f  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=6, routed)           1.103    33.111    Simulator/P1/gpio_usb_keycode_0_tri_o[4]
    SLICE_X28Y21         LUT4 (Prop_lut4_I0_O)        0.152    33.263 r  Simulator/P1/hex_segB_OBUF[4]_inst_i_6/O
                         net (fo=4, routed)           0.784    34.047    status/ELV_reg[6]_2
    SLICE_X13Y24         LUT6 (Prop_lut6_I3_O)        0.326    34.373 r  status/ELV[6]_i_3__0/O
                         net (fo=2, routed)           0.447    34.820    status/FSM_onehot_State_reg[4]_3
    SLICE_X13Y24         LUT3 (Prop_lut3_I2_O)        0.150    34.970 r  status/hex_segB_OBUF[4]_inst_i_3/O
                         net (fo=9, routed)           0.867    35.837    status/FSM_onehot_State_reg[4]_0
    SLICE_X14Y23         LUT6 (Prop_lut6_I1_O)        0.326    36.163 r  status/vga_to_hdmi_i_110/O
                         net (fo=2, routed)           1.060    37.223    vga/vga_to_hdmi_i_99_0
    SLICE_X14Y31         LUT5 (Prop_lut5_I3_O)        0.124    37.347 r  vga/vga_to_hdmi_i_59/O
                         net (fo=8, routed)           0.867    38.213    vga/vga_to_hdmi_i_59_n_1
    SLICE_X7Y31          LUT2 (Prop_lut2_I1_O)        0.119    38.332 f  vga/vga_to_hdmi_i_74/O
                         net (fo=2, routed)           0.615    38.948    vga/vga_to_hdmi_i_74_n_1
    SLICE_X7Y32          LUT6 (Prop_lut6_I4_O)        0.332    39.280 r  vga/vga_to_hdmi_i_28/O
                         net (fo=1, routed)           0.154    39.434    vga/vga_to_hdmi_i_28_n_1
    SLICE_X7Y32          LUT6 (Prop_lut6_I1_O)        0.124    39.558 r  vga/vga_to_hdmi_i_6/O
                         net (fo=1, routed)           0.554    40.112    vga_to_hdmi/inst/srldly_0/data_i[20]
    SLICE_X6Y31          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.238    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.455    44.785    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    41.651 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.238    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.329 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.507    44.837    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y31          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/CLK
                         clock pessimism              0.000    44.837    
                         clock uncertainty           -0.293    44.544    
    SLICE_X6Y31          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    44.526    vga_to_hdmi/inst/srldly_0/srl[30].srl16_i
  -------------------------------------------------------------------
                         required time                         44.526    
                         arrival time                         -40.112    
  -------------------------------------------------------------------
                         slack                                  4.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 0.474ns (18.761%)  route 2.053ns (81.239%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.553     0.553    design_1_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y22         FDRE                                         r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=9, routed)           0.480     1.174    status/gpio_usb_keycode_0_tri_o[6]
    SLICE_X13Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.219 r  status/ELV[6]_i_2__0/O
                         net (fo=2, routed)           0.148     1.367    status/FSM_onehot_State_reg[7]_3
    SLICE_X13Y23         LUT3 (Prop_lut3_I0_O)        0.046     1.413 r  status/hex_segA_OBUF[2]_inst_i_6/O
                         net (fo=10, routed)          0.221     1.634    status/FSM_onehot_State_reg[7]_0
    SLICE_X14Y23         LUT6 (Prop_lut6_I4_O)        0.107     1.741 r  status/vga_to_hdmi_i_110/O
                         net (fo=2, routed)           0.404     2.145    render/vga_to_hdmi_i_107
    SLICE_X14Y33         LUT2 (Prop_lut2_I1_O)        0.045     2.190 f  render/vga_to_hdmi_i_95/O
                         net (fo=12, routed)          0.411     2.601    render/vga_to_hdmi_i_110
    SLICE_X4Y32          LUT5 (Prop_lut5_I1_O)        0.045     2.646 f  render/vga_to_hdmi_i_43/O
                         net (fo=1, routed)           0.111     2.757    render/vga_to_hdmi_i_43_n_1
    SLICE_X5Y32          LUT6 (Prop_lut6_I1_O)        0.045     2.802 r  render/vga_to_hdmi_i_10/O
                         net (fo=1, routed)           0.277     3.079    vga_to_hdmi/inst/srldly_0/data_i[24]
    SLICE_X6Y27          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.816     1.929    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.551 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.085    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.851     1.964    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y27          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.000     1.964    
                         clock uncertainty            0.293     2.257    
    SLICE_X6Y27          SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     2.351    vga_to_hdmi/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         -2.351    
                         arrival time                           3.079    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 0.519ns (20.329%)  route 2.034ns (79.671%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        1.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.553     0.553    design_1_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y22         FDRE                                         r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=9, routed)           0.480     1.174    status/gpio_usb_keycode_0_tri_o[6]
    SLICE_X13Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.219 r  status/ELV[6]_i_2__0/O
                         net (fo=2, routed)           0.148     1.367    status/FSM_onehot_State_reg[7]_3
    SLICE_X13Y23         LUT3 (Prop_lut3_I0_O)        0.046     1.413 r  status/hex_segA_OBUF[2]_inst_i_6/O
                         net (fo=10, routed)          0.221     1.634    status/FSM_onehot_State_reg[7]_0
    SLICE_X14Y23         LUT6 (Prop_lut6_I4_O)        0.107     1.741 r  status/vga_to_hdmi_i_110/O
                         net (fo=2, routed)           0.404     2.145    render/vga_to_hdmi_i_107
    SLICE_X14Y33         LUT2 (Prop_lut2_I1_O)        0.045     2.190 f  render/vga_to_hdmi_i_95/O
                         net (fo=12, routed)          0.282     2.472    vga/vga_to_hdmi_i_58_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I5_O)        0.045     2.517 f  vga/vga_to_hdmi_i_89/O
                         net (fo=1, routed)           0.256     2.772    vga/vga_to_hdmi_i_89_n_1
    SLICE_X7Y32          LUT6 (Prop_lut6_I5_O)        0.045     2.817 r  vga/vga_to_hdmi_i_28/O
                         net (fo=1, routed)           0.052     2.869    vga/vga_to_hdmi_i_28_n_1
    SLICE_X7Y32          LUT6 (Prop_lut6_I1_O)        0.045     2.914 r  vga/vga_to_hdmi_i_6/O
                         net (fo=1, routed)           0.191     3.106    vga_to_hdmi/inst/srldly_0/data_i[20]
    SLICE_X6Y31          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.816     1.929    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.551 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.085    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.855     1.968    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y31          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/CLK
                         clock pessimism              0.000     1.968    
                         clock uncertainty            0.293     2.261    
    SLICE_X6Y31          SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     2.355    vga_to_hdmi/inst/srldly_0/srl[30].srl16_i
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                           3.106    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.599ns  (logic 0.519ns (19.966%)  route 2.080ns (80.034%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        1.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.553     0.553    design_1_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y22         FDRE                                         r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=9, routed)           0.480     1.174    status/gpio_usb_keycode_0_tri_o[6]
    SLICE_X13Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.219 r  status/ELV[6]_i_2__0/O
                         net (fo=2, routed)           0.148     1.367    status/FSM_onehot_State_reg[7]_3
    SLICE_X13Y23         LUT3 (Prop_lut3_I0_O)        0.046     1.413 r  status/hex_segA_OBUF[2]_inst_i_6/O
                         net (fo=10, routed)          0.221     1.634    status/FSM_onehot_State_reg[7]_0
    SLICE_X14Y23         LUT6 (Prop_lut6_I4_O)        0.107     1.741 r  status/vga_to_hdmi_i_110/O
                         net (fo=2, routed)           0.404     2.145    render/vga_to_hdmi_i_107
    SLICE_X14Y33         LUT2 (Prop_lut2_I1_O)        0.045     2.190 f  render/vga_to_hdmi_i_95/O
                         net (fo=12, routed)          0.233     2.423    vga/vga_to_hdmi_i_58_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I2_O)        0.045     2.468 r  vga/vga_to_hdmi_i_75/O
                         net (fo=1, routed)           0.284     2.752    vga/vga_to_hdmi_i_75_n_1
    SLICE_X7Y32          LUT6 (Prop_lut6_I4_O)        0.045     2.797 r  vga/vga_to_hdmi_i_24/O
                         net (fo=1, routed)           0.149     2.946    vga/vga_to_hdmi_i_24_n_1
    SLICE_X5Y33          LUT6 (Prop_lut6_I2_O)        0.045     2.991 r  vga/vga_to_hdmi_i_5/O
                         net (fo=1, routed)           0.161     3.152    vga_to_hdmi/inst/srldly_0/data_i[21]
    SLICE_X6Y31          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.816     1.929    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.551 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.085    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.855     1.968    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y31          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/CLK
                         clock pessimism              0.000     1.968    
                         clock uncertainty            0.293     2.261    
    SLICE_X6Y31          SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     2.369    vga_to_hdmi/inst/srldly_0/srl[31].srl16_i
  -------------------------------------------------------------------
                         required time                         -2.369    
                         arrival time                           3.152    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 0.536ns (21.035%)  route 2.012ns (78.965%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        1.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.553     0.553    design_1_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y22         FDRE                                         r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=9, routed)           0.480     1.174    status/gpio_usb_keycode_0_tri_o[6]
    SLICE_X13Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.219 f  status/ELV[6]_i_2__0/O
                         net (fo=2, routed)           0.148     1.367    status/FSM_onehot_State_reg[7]_3
    SLICE_X13Y23         LUT3 (Prop_lut3_I0_O)        0.046     1.413 f  status/hex_segA_OBUF[2]_inst_i_6/O
                         net (fo=10, routed)          0.221     1.634    status/FSM_onehot_State_reg[7]_0
    SLICE_X14Y23         LUT6 (Prop_lut6_I4_O)        0.107     1.741 f  status/vga_to_hdmi_i_110/O
                         net (fo=2, routed)           0.415     2.156    vga/vga_to_hdmi_i_99_0
    SLICE_X14Y31         LUT5 (Prop_lut5_I3_O)        0.045     2.201 f  vga/vga_to_hdmi_i_59/O
                         net (fo=8, routed)           0.262     2.463    vga/vga_to_hdmi_i_59_n_1
    SLICE_X10Y33         LUT6 (Prop_lut6_I0_O)        0.045     2.508 r  vga/vga_to_hdmi_i_54/O
                         net (fo=1, routed)           0.315     2.823    vga/vga_to_hdmi_i_54_n_1
    SLICE_X7Y34          LUT6 (Prop_lut6_I2_O)        0.045     2.868 r  vga/vga_to_hdmi_i_14/O
                         net (fo=1, routed)           0.000     2.868    vga/vga_to_hdmi_i_14_n_1
    SLICE_X7Y34          MUXF7 (Prop_muxf7_I0_O)      0.062     2.930 r  vga/vga_to_hdmi_i_1/O
                         net (fo=1, routed)           0.170     3.101    vga_to_hdmi/inst/srldly_0/data_i[17]
    SLICE_X6Y32          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.816     1.929    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.551 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.085    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.856     1.969    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y32          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism              0.000     1.969    
                         clock uncertainty            0.293     2.262    
    SLICE_X6Y32          SRL16E (Hold_srl16e_CLK_D)
                                                      0.045     2.307    vga_to_hdmi/inst/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                         -2.307    
                         arrival time                           3.101    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.592ns  (logic 0.491ns (18.943%)  route 2.101ns (81.057%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        1.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.553     0.553    design_1_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y22         FDRE                                         r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=9, routed)           0.480     1.174    status/gpio_usb_keycode_0_tri_o[6]
    SLICE_X13Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.219 r  status/ELV[6]_i_2__0/O
                         net (fo=2, routed)           0.148     1.367    status/FSM_onehot_State_reg[7]_3
    SLICE_X13Y23         LUT3 (Prop_lut3_I0_O)        0.046     1.413 r  status/hex_segA_OBUF[2]_inst_i_6/O
                         net (fo=10, routed)          0.221     1.634    status/FSM_onehot_State_reg[7]_0
    SLICE_X14Y23         LUT6 (Prop_lut6_I4_O)        0.107     1.741 r  status/vga_to_hdmi_i_110/O
                         net (fo=2, routed)           0.404     2.145    render/vga_to_hdmi_i_107
    SLICE_X14Y33         LUT2 (Prop_lut2_I1_O)        0.045     2.190 f  render/vga_to_hdmi_i_95/O
                         net (fo=12, routed)          0.497     2.687    render/vga_to_hdmi_i_110
    SLICE_X4Y33          LUT6 (Prop_lut6_I1_O)        0.045     2.732 r  render/vga_to_hdmi_i_35/O
                         net (fo=1, routed)           0.000     2.732    render/vga_to_hdmi_i_35_n_1
    SLICE_X4Y33          MUXF7 (Prop_muxf7_I0_O)      0.062     2.794 r  render/vga_to_hdmi_i_8/O
                         net (fo=1, routed)           0.351     3.145    vga_to_hdmi/inst/srldly_0/data_i[18]
    SLICE_X6Y31          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.816     1.929    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.551 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.085    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.855     1.968    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y31          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/CLK
                         clock pessimism              0.000     1.968    
                         clock uncertainty            0.293     2.261    
    SLICE_X6Y31          SRL16E (Hold_srl16e_CLK_D)
                                                      0.039     2.300    vga_to_hdmi/inst/srldly_0/srl[28].srl16_i
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           3.145    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.536ns (20.592%)  route 2.067ns (79.408%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        1.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.553     0.553    design_1_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y22         FDRE                                         r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=9, routed)           0.480     1.174    status/gpio_usb_keycode_0_tri_o[6]
    SLICE_X13Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.219 f  status/ELV[6]_i_2__0/O
                         net (fo=2, routed)           0.148     1.367    status/FSM_onehot_State_reg[7]_3
    SLICE_X13Y23         LUT3 (Prop_lut3_I0_O)        0.046     1.413 f  status/hex_segA_OBUF[2]_inst_i_6/O
                         net (fo=10, routed)          0.221     1.634    status/FSM_onehot_State_reg[7]_0
    SLICE_X14Y23         LUT6 (Prop_lut6_I4_O)        0.107     1.741 f  status/vga_to_hdmi_i_110/O
                         net (fo=2, routed)           0.415     2.156    vga/vga_to_hdmi_i_99_0
    SLICE_X14Y31         LUT5 (Prop_lut5_I3_O)        0.045     2.201 f  vga/vga_to_hdmi_i_59/O
                         net (fo=8, routed)           0.459     2.660    vga/vga_to_hdmi_i_59_n_1
    SLICE_X7Y33          LUT6 (Prop_lut6_I0_O)        0.045     2.705 r  vga/vga_to_hdmi_i_63/O
                         net (fo=1, routed)           0.111     2.816    vga/vga_to_hdmi_i_63_n_1
    SLICE_X7Y35          LUT6 (Prop_lut6_I1_O)        0.045     2.861 r  vga/vga_to_hdmi_i_18/O
                         net (fo=1, routed)           0.000     2.861    vga/vga_to_hdmi_i_18_n_1
    SLICE_X7Y35          MUXF7 (Prop_muxf7_I0_O)      0.062     2.923 r  vga/vga_to_hdmi_i_3/O
                         net (fo=1, routed)           0.233     3.156    vga_to_hdmi/inst/srldly_0/data_i[15]
    SLICE_X6Y32          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.816     1.929    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.551 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.085    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.856     1.969    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y32          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.000     1.969    
                         clock uncertainty            0.293     2.262    
    SLICE_X6Y32          SRL16E (Hold_srl16e_CLK_D)
                                                      0.046     2.308    vga_to_hdmi/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           3.156    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 0.474ns (17.540%)  route 2.228ns (82.460%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.553     0.553    design_1_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y22         FDRE                                         r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=9, routed)           0.480     1.174    status/gpio_usb_keycode_0_tri_o[6]
    SLICE_X13Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.219 r  status/ELV[6]_i_2__0/O
                         net (fo=2, routed)           0.148     1.367    status/FSM_onehot_State_reg[7]_3
    SLICE_X13Y23         LUT3 (Prop_lut3_I0_O)        0.046     1.413 r  status/hex_segA_OBUF[2]_inst_i_6/O
                         net (fo=10, routed)          0.221     1.634    status/FSM_onehot_State_reg[7]_0
    SLICE_X14Y23         LUT6 (Prop_lut6_I4_O)        0.107     1.741 r  status/vga_to_hdmi_i_110/O
                         net (fo=2, routed)           0.404     2.145    render/vga_to_hdmi_i_107
    SLICE_X14Y33         LUT2 (Prop_lut2_I1_O)        0.045     2.190 f  render/vga_to_hdmi_i_95/O
                         net (fo=12, routed)          0.444     2.634    render/vga_to_hdmi_i_110
    SLICE_X4Y33          LUT5 (Prop_lut5_I1_O)        0.045     2.679 f  render/vga_to_hdmi_i_49/O
                         net (fo=1, routed)           0.155     2.834    render/vga_to_hdmi_i_49_n_1
    SLICE_X6Y34          LUT6 (Prop_lut6_I1_O)        0.045     2.879 r  render/vga_to_hdmi_i_12/O
                         net (fo=1, routed)           0.376     3.255    vga_to_hdmi/inst/srldly_0/data_i[22]
    SLICE_X6Y27          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.816     1.929    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.551 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.085    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.851     1.964    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y27          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.000     1.964    
                         clock uncertainty            0.293     2.257    
    SLICE_X6Y27          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.359    vga_to_hdmi/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           3.255    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.902ns  (arrival time - required time)
  Source:                 design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.519ns (19.083%)  route 2.201ns (80.917%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        1.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.553     0.553    design_1_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y22         FDRE                                         r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=9, routed)           0.480     1.174    status/gpio_usb_keycode_0_tri_o[6]
    SLICE_X13Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.219 r  status/ELV[6]_i_2__0/O
                         net (fo=2, routed)           0.148     1.367    status/FSM_onehot_State_reg[7]_3
    SLICE_X13Y23         LUT3 (Prop_lut3_I0_O)        0.046     1.413 r  status/hex_segA_OBUF[2]_inst_i_6/O
                         net (fo=10, routed)          0.221     1.634    status/FSM_onehot_State_reg[7]_0
    SLICE_X14Y23         LUT6 (Prop_lut6_I4_O)        0.107     1.741 r  status/vga_to_hdmi_i_110/O
                         net (fo=2, routed)           0.404     2.145    render/vga_to_hdmi_i_107
    SLICE_X14Y33         LUT2 (Prop_lut2_I1_O)        0.045     2.190 f  render/vga_to_hdmi_i_95/O
                         net (fo=12, routed)          0.275     2.465    vga/vga_to_hdmi_i_58_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I5_O)        0.045     2.510 r  vga/vga_to_hdmi_i_93/O
                         net (fo=1, routed)           0.152     2.661    vga/vga_to_hdmi_i_93_n_1
    SLICE_X8Y33          LUT6 (Prop_lut6_I0_O)        0.045     2.706 f  vga/vga_to_hdmi_i_33/O
                         net (fo=1, routed)           0.350     3.056    vga/vga_to_hdmi_i_33_n_1
    SLICE_X7Y33          LUT6 (Prop_lut6_I3_O)        0.045     3.101 r  vga/vga_to_hdmi_i_7/O
                         net (fo=1, routed)           0.171     3.272    vga_to_hdmi/inst/srldly_0/data_i[19]
    SLICE_X6Y31          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.816     1.929    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.551 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.085    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.855     1.968    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y31          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.000     1.968    
                         clock uncertainty            0.293     2.261    
    SLICE_X6Y31          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     2.370    vga_to_hdmi/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         -2.370    
                         arrival time                           3.272    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.921ns  (arrival time - required time)
  Source:                 design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.734ns  (logic 0.474ns (17.336%)  route 2.260ns (82.664%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.553     0.553    design_1_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y22         FDRE                                         r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=9, routed)           0.480     1.174    status/gpio_usb_keycode_0_tri_o[6]
    SLICE_X13Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.219 r  status/ELV[6]_i_2__0/O
                         net (fo=2, routed)           0.148     1.367    status/FSM_onehot_State_reg[7]_3
    SLICE_X13Y23         LUT3 (Prop_lut3_I0_O)        0.046     1.413 r  status/hex_segA_OBUF[2]_inst_i_6/O
                         net (fo=10, routed)          0.221     1.634    status/FSM_onehot_State_reg[7]_0
    SLICE_X14Y23         LUT6 (Prop_lut6_I4_O)        0.107     1.741 r  status/vga_to_hdmi_i_110/O
                         net (fo=2, routed)           0.404     2.145    render/vga_to_hdmi_i_107
    SLICE_X14Y33         LUT2 (Prop_lut2_I1_O)        0.045     2.190 f  render/vga_to_hdmi_i_95/O
                         net (fo=12, routed)          0.460     2.650    render/vga_to_hdmi_i_110
    SLICE_X6Y33          LUT5 (Prop_lut5_I1_O)        0.045     2.695 f  render/vga_to_hdmi_i_46/O
                         net (fo=1, routed)           0.229     2.924    render/vga_to_hdmi_i_46_n_1
    SLICE_X6Y34          LUT6 (Prop_lut6_I1_O)        0.045     2.969 r  render/vga_to_hdmi_i_11/O
                         net (fo=1, routed)           0.317     3.287    vga_to_hdmi/inst/srldly_0/data_i[23]
    SLICE_X6Y27          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.816     1.929    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.551 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.085    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.851     1.964    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y27          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.000     1.964    
                         clock uncertainty            0.293     2.257    
    SLICE_X6Y27          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     2.366    vga_to_hdmi/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                         -2.366    
                         arrival time                           3.287    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.931ns  (arrival time - required time)
  Source:                 design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 0.474ns (17.279%)  route 2.269ns (82.721%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.553     0.553    design_1_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y22         FDRE                                         r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=9, routed)           0.480     1.174    status/gpio_usb_keycode_0_tri_o[6]
    SLICE_X13Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.219 f  status/ELV[6]_i_2__0/O
                         net (fo=2, routed)           0.148     1.367    status/FSM_onehot_State_reg[7]_3
    SLICE_X13Y23         LUT3 (Prop_lut3_I0_O)        0.046     1.413 f  status/hex_segA_OBUF[2]_inst_i_6/O
                         net (fo=10, routed)          0.221     1.634    status/FSM_onehot_State_reg[7]_0
    SLICE_X14Y23         LUT6 (Prop_lut6_I4_O)        0.107     1.741 f  status/vga_to_hdmi_i_110/O
                         net (fo=2, routed)           0.415     2.156    vga/vga_to_hdmi_i_99_0
    SLICE_X14Y31         LUT5 (Prop_lut5_I3_O)        0.045     2.201 f  vga/vga_to_hdmi_i_59/O
                         net (fo=8, routed)           0.399     2.600    vga/vga_to_hdmi_i_59_n_1
    SLICE_X7Y31          LUT2 (Prop_lut2_I0_O)        0.045     2.645 r  vga/vga_to_hdmi_i_38/O
                         net (fo=4, routed)           0.157     2.802    render/hdmi_tmds_clk_p_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I1_O)        0.045     2.847 r  render/vga_to_hdmi_i_9/O
                         net (fo=1, routed)           0.449     3.296    vga_to_hdmi/inst/srldly_0/data_i[25]
    SLICE_X6Y27          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.816     1.929    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.551 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.085    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.851     1.964    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y27          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/CLK
                         clock pessimism              0.000     1.964    
                         clock uncertainty            0.293     2.257    
    SLICE_X6Y27          SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     2.365    vga_to_hdmi/inst/srldly_0/srl[39].srl16_i
  -------------------------------------------------------------------
                         required time                         -2.365    
                         arrival time                           3.296    
  -------------------------------------------------------------------
                         slack                                  0.931    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.040ns  (logic 1.440ns (20.462%)  route 5.599ns (79.538%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=120, routed)         5.297     6.613    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X62Y2          LUT2 (Prop_lut2_I1_O)        0.124     6.737 r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.303     7.040    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X62Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.457     1.457    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.520     1.520    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X62Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uart_rtl_0_rxd
                            (input port)
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.138ns  (logic 1.494ns (29.068%)  route 3.645ns (70.932%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  uart_rtl_0_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rtl_0_rxd
    B16                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  uart_rtl_0_rxd_IBUF_inst/O
                         net (fo=1, routed)           3.645     5.138    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X10Y19         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.457     1.457    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.440     1.440    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X10Y19         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpio_usb_int_tri_i[0]
                            (input port)
  Destination:            design_1_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.265ns  (logic 1.438ns (44.039%)  route 1.827ns (55.961%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  gpio_usb_int_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gpio_usb_int_tri_i[0]
    T13                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  gpio_usb_int_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           1.827     3.265    design_1_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X15Y17         FDRE                                         r  design_1_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.457     1.457    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.442     1.442    design_1_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X15Y17         FDRE                                         r  design_1_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpio_usb_int_tri_i[0]
                            (input port)
  Destination:            design_1_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.993ns  (logic 0.206ns (20.784%)  route 0.786ns (79.216%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  gpio_usb_int_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gpio_usb_int_tri_i[0]
    T13                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  gpio_usb_int_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           0.786     0.993    design_1_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X15Y17         FDRE                                         r  design_1_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.817     0.817    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.828     0.828    design_1_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X15Y17         FDRE                                         r  design_1_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uart_rtl_0_rxd
                            (input port)
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.863ns  (logic 0.261ns (14.027%)  route 1.602ns (85.973%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  uart_rtl_0_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rtl_0_rxd
    B16                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  uart_rtl_0_rxd_IBUF_inst/O
                         net (fo=1, routed)           1.602     1.863    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X10Y19         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.817     0.817    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.826     0.826    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X10Y19         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.969ns  (logic 0.439ns (14.771%)  route 2.530ns (85.229%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=120, routed)         2.417     2.810    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X62Y2          LUT2 (Prop_lut2_I1_O)        0.045     2.855 r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.114     2.969    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X62Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.817     0.817    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.867     0.867    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X62Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.344ns  (logic 1.344ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575     1.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.569     1.569    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X14Y6          RAMD32                                       r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y6          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     2.913 r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.000     2.913    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[0]
    SLICE_X14Y6          FDRE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.457     1.457    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.450     1.450    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X14Y6          FDRE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.283ns  (logic 0.642ns (50.024%)  route 0.641ns (49.976%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575     1.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.629     1.629    design_1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X60Y16         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDRE (Prop_fdre_C_Q)         0.518     2.147 r  design_1_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.641     2.789    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X60Y16         LUT2 (Prop_lut2_I0_O)        0.124     2.913 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000     2.913    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X60Y16         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.457     1.457    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.511     1.511    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X60Y16         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.343ns  (logic 1.343ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575     1.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.569     1.569    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X14Y6          RAMD32                                       r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y6          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     2.912 r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.000     2.912    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[2]
    SLICE_X14Y6          FDRE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.457     1.457    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.450     1.450    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X14Y6          FDRE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.344ns  (logic 1.344ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575     1.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.565     1.565    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X30Y3          RAMD32                                       r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     2.909 r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.000     2.909    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[0]
    SLICE_X30Y3          FDRE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.457     1.457    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.445     1.445    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X30Y3          FDRE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.343ns  (logic 1.343ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575     1.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.565     1.565    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X30Y3          RAMD32                                       r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     2.908 r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.000     2.908    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[2]
    SLICE_X30Y3          FDRE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.457     1.457    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.445     1.445    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X30Y3          FDRE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.336ns  (logic 1.336ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575     1.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.569     1.569    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X14Y6          RAMD32                                       r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y6          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     2.905 r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.000     2.905    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[4]
    SLICE_X14Y6          FDRE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.457     1.457    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.450     1.450    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X14Y6          FDRE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.336ns  (logic 1.336ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575     1.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.569     1.569    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/WCLK
    SLICE_X14Y5          RAMD32                                       r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y5          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     2.905 r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/O
                         net (fo=1, routed)           0.000     2.905    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[7]
    SLICE_X14Y5          FDRE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.457     1.457    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.450     1.450    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X14Y5          FDRE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.336ns  (logic 1.336ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575     1.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.566     1.566    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/WCLK
    SLICE_X30Y2          RAMD32                                       r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     2.902 r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/O
                         net (fo=1, routed)           0.000     2.902    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[7]
    SLICE_X30Y2          FDRE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.457     1.457    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.446     1.446    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X30Y2          FDRE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.336ns  (logic 1.336ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575     1.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.565     1.565    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X30Y3          RAMD32                                       r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     2.901 r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.000     2.901    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[4]
    SLICE_X30Y3          FDRE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.457     1.457    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.445     1.445    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X30Y3          FDRE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.317ns  (logic 1.317ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575     1.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.569     1.569    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X14Y6          RAMD32                                       r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y6          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     2.886 r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.000     2.886    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[3]
    SLICE_X14Y6          FDRE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.457     1.457    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.450     1.450    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X14Y6          FDRE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.563     0.563    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X35Y0          FDRE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.123     0.827    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X35Y0          FDRE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.817     0.817    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.832     0.832    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X35Y0          FDRE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.173%)  route 0.119ns (45.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.567     0.567    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X11Y1          FDRE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y1          FDRE (Prop_fdre_C_Q)         0.141     0.708 r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.119     0.827    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X11Y0          FDRE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.817     0.817    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.837     0.837    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X11Y0          FDRE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.838%)  route 0.130ns (44.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.563     0.563    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X34Y1          FDRE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDRE (Prop_fdre_C_Q)         0.164     0.727 r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=28, routed)          0.130     0.856    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X34Y1          FDRE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.817     0.817    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.832     0.832    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X34Y1          FDRE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.798%)  route 0.179ns (52.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.567     0.567    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X10Y0          FDRE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.164     0.731 r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=34, routed)          0.179     0.910    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X9Y1           FDRE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.817     0.817    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.837     0.837    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X9Y1           FDRE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.563     0.563    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X30Y3          RAMD32                                       r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     0.949 r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.000     0.949    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[5]
    SLICE_X30Y3          FDRE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.817     0.817    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.832     0.832    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X30Y3          FDRE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.564     0.564    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X30Y2          RAMD32                                       r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     0.950 r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/O
                         net (fo=1, routed)           0.000     0.950    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[6]
    SLICE_X30Y2          FDRE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.817     0.817    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.833     0.833    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X30Y2          FDRE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.388ns  (logic 0.388ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.563     0.563    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X30Y3          RAMD32                                       r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     0.951 r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.000     0.951    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[3]
    SLICE_X30Y3          FDRE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.817     0.817    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.832     0.832    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X30Y3          FDRE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.566     0.566    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X14Y6          RAMD32                                       r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y6          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     0.952 r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.000     0.952    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[5]
    SLICE_X14Y6          FDRE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.817     0.817    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.836     0.836    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X14Y6          FDRE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.566     0.566    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X14Y5          RAMD32                                       r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y5          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     0.952 r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/O
                         net (fo=1, routed)           0.000     0.952    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[6]
    SLICE_X14Y5          FDRE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.817     0.817    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.836     0.836    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X14Y5          FDRE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.390ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.563     0.563    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X30Y3          RAMD32                                       r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     0.953 r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.000     0.953    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[4]
    SLICE_X30Y3          FDRE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.817     0.817    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.832     0.832    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X30Y3          FDRE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.167ns  (logic 3.381ns (65.437%)  route 1.786ns (34.563%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    3.261ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.571     3.261    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X56Y3          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y3          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.878 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.747     5.625    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.485 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.485    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.599 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.599    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.892 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.720     7.612    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X55Y17         LUT6 (Prop_lut6_I2_O)        0.373     7.985 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.319     8.303    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Area_Debug_Control.force_stop_cmd_hold_reg
    SLICE_X55Y18         LUT2 (Prop_lut2_I1_O)        0.124     8.427 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_2__5/O
                         net (fo=1, routed)           0.000     8.427    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_3
    SLICE_X55Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.457     1.457    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.442     1.442    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X55Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.128ns  (logic 3.257ns (63.513%)  route 1.871ns (36.487%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -1.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    3.261ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.571     3.261    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X56Y3          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y3          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.878 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.747     5.625    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.485 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.485    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.599 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.599    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.892 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.720     7.612    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X55Y17         LUT6 (Prop_lut6_I2_O)        0.373     7.985 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.404     8.389    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_1
    SLICE_X54Y17         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.457     1.457    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.444     1.444    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X54Y17         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.078ns  (logic 3.257ns (64.144%)  route 1.821ns (35.856%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -1.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    3.261ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.571     3.261    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X56Y3          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y3          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.878 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.747     5.625    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.485 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.485    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.599 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.599    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.892 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.720     7.612    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X55Y17         LUT6 (Prop_lut6_I2_O)        0.373     7.985 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.354     8.338    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_3
    SLICE_X54Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.457     1.457    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.442     1.442    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X54Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.631ns  (logic 2.884ns (79.425%)  route 0.747ns (20.575%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -1.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    3.261ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.571     3.261    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X56Y3          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y3          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.878 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.747     5.625    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.485 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.485    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.599 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.599    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.892 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     6.892    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_2
    SLICE_X55Y11         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.457     1.457    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.449     1.449    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X55Y11         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.580ns  (logic 0.742ns (28.763%)  route 1.838ns (71.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.562     3.252    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X57Y17         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDRE (Prop_fdre_C_Q)         0.419     3.671 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/Q
                         net (fo=2, routed)           1.221     4.892    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X49Y16         LUT5 (Prop_lut5_I1_O)        0.323     5.215 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.616     5.831    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Y[0]
    SLICE_X52Y17         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.457     1.457    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.444     1.444    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Clk
    SLICE_X52Y17         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[15].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.510ns  (logic 0.608ns (24.226%)  route 1.902ns (75.774%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    3.320ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.630     3.320    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X58Y15         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.456     3.776 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/Q
                         net (fo=2, routed)           1.183     4.959    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X58Y15         LUT5 (Prop_lut5_I1_O)        0.152     5.111 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.719     5.829    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[15].SRL16E_I/Y[0]
    SLICE_X56Y13         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[15].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.457     1.457    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.448     1.448    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[15].SRL16E_I/Clk
    SLICE_X56Y13         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[15].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.504ns  (logic 0.748ns (29.869%)  route 1.756ns (70.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.632     3.322    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X59Y14         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDRE (Prop_fdre_C_Q)         0.419     3.741 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/Q
                         net (fo=2, routed)           1.024     4.764    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X57Y14         LUT5 (Prop_lut5_I1_O)        0.329     5.093 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.732     5.826    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/Y[0]
    SLICE_X52Y17         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.457     1.457    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.444     1.444    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/Clk
    SLICE_X52Y17         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.489ns  (logic 0.608ns (24.425%)  route 1.881ns (75.575%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.632     3.322    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X59Y13         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.456     3.778 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/Q
                         net (fo=2, routed)           1.176     4.953    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X57Y13         LUT5 (Prop_lut5_I1_O)        0.152     5.105 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.706     5.811    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Y[0]
    SLICE_X52Y19         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.457     1.457    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.441     1.441    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Clk
    SLICE_X52Y19         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.473ns  (logic 0.716ns (28.958%)  route 1.757ns (71.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    3.320ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.630     3.320    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X58Y15         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.419     3.739 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/Q
                         net (fo=2, routed)           1.049     4.788    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X58Y15         LUT6 (Prop_lut6_I3_O)        0.297     5.085 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.707     5.792    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Y[0]
    SLICE_X56Y15         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.457     1.457    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.447     1.447    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Clk
    SLICE_X56Y15         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.330ns  (logic 0.610ns (26.186%)  route 1.720ns (73.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    3.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.628     3.318    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X61Y17         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.456     3.774 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/Q
                         net (fo=2, routed)           0.938     4.712    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X58Y17         LUT5 (Prop_lut5_I1_O)        0.154     4.866 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.781     5.647    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Y[0]
    SLICE_X56Y13         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.457     1.457    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.448     1.448    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Clk
    SLICE_X56Y13         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.559     1.179    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X57Y20         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDRE (Prop_fdre_C_Q)         0.141     1.320 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/Q
                         net (fo=1, routed)           0.112     1.432    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1
    SLICE_X57Y19         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.817     0.817    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.827     0.827    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X57Y19         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.559%)  route 0.168ns (54.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    1.207ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.587     1.207    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X61Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141     1.348 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/Q
                         net (fo=1, routed)           0.168     1.516    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X60Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.817     0.817    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.855     0.855    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X60Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.747%)  route 0.233ns (62.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.556     1.176    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X48Y21         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.141     1.317 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/Q
                         net (fo=1, routed)           0.233     1.549    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_rst
    SLICE_X49Y21         FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.817     0.817    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.824     0.824    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X49Y21         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.588ns  (logic 0.186ns (31.621%)  route 0.402ns (68.379%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    1.209ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.589     1.209    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X59Y16         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.141     1.350 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/Q
                         net (fo=2, routed)           0.249     1.599    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X59Y13         LUT6 (Prop_lut6_I3_O)        0.045     1.644 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.153     1.797    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Y[0]
    SLICE_X60Y13         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.817     0.817    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.859     0.859    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Clk
    SLICE_X60Y13         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.186ns (30.432%)  route 0.425ns (69.568%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.590     1.210    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X59Y13         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.141     1.351 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/Q
                         net (fo=2, routed)           0.316     1.667    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X57Y13         LUT6 (Prop_lut6_I3_O)        0.045     1.712 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.109     1.821    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Y[0]
    SLICE_X56Y12         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.817     0.817    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.833     0.833    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Clk
    SLICE_X56Y12         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.186ns (30.233%)  route 0.429ns (69.767%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.590     1.210    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X59Y14         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDRE (Prop_fdre_C_Q)         0.141     1.351 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/Q
                         net (fo=2, routed)           0.319     1.670    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X57Y14         LUT6 (Prop_lut6_I3_O)        0.045     1.715 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.110     1.825    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Y[0]
    SLICE_X56Y13         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.817     0.817    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.832     0.832    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Clk
    SLICE_X56Y13         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.186ns (29.965%)  route 0.435ns (70.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    1.209ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.589     1.209    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X59Y16         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.141     1.350 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/Q
                         net (fo=2, routed)           0.234     1.584    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X58Y15         LUT6 (Prop_lut6_I3_O)        0.045     1.629 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.200     1.830    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Y[0]
    SLICE_X56Y15         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.817     0.817    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.831     0.831    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Clk
    SLICE_X56Y15         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.649ns  (logic 0.185ns (28.490%)  route 0.464ns (71.510%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.562     1.182    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X57Y17         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDRE (Prop_fdre_C_Q)         0.141     1.323 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/Q
                         net (fo=2, routed)           0.351     1.674    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X53Y18         LUT5 (Prop_lut5_I1_O)        0.044     1.718 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.114     1.831    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Y[0]
    SLICE_X52Y19         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.817     0.817    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.827     0.827    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Clk
    SLICE_X52Y19         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.185ns (29.690%)  route 0.438ns (70.310%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.590     1.210    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X59Y13         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.141     1.351 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/Q
                         net (fo=2, routed)           0.333     1.684    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X59Y13         LUT5 (Prop_lut5_I1_O)        0.044     1.728 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.105     1.833    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Y[0]
    SLICE_X60Y13         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.817     0.817    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.859     0.859    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Clk
    SLICE_X60Y13         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[18].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.635ns  (logic 0.186ns (29.308%)  route 0.449ns (70.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.590     1.210    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X59Y14         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDRE (Prop_fdre_C_Q)         0.141     1.351 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/Q
                         net (fo=2, routed)           0.206     1.557    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X58Y14         LUT6 (Prop_lut6_I3_O)        0.045     1.602 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.242     1.844    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[18].SRL16E_I/Y[0]
    SLICE_X56Y13         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[18].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.817     0.817    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.832     0.832    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[18].SRL16E_I/Clk
    SLICE_X56Y13         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[18].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.974ns  (logic 0.580ns (29.384%)  route 1.394ns (70.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    3.312ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.620     3.312    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y22         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.456     3.768 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           1.091     4.859    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X62Y2          LUT2 (Prop_lut2_I0_O)        0.124     4.983 r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.303     5.286    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X62Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.457     1.457    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.520     1.520    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X62Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.076ns  (logic 1.090ns (26.741%)  route 2.986ns (73.259%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    3.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.626     3.318    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X59Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.419     3.737 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=1, routed)           1.265     5.002    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2
    SLICE_X53Y15         LUT6 (Prop_lut6_I0_O)        0.299     5.301 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_4/O
                         net (fo=1, routed)           0.818     6.119    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X51Y16         LUT5 (Prop_lut5_I1_O)        0.124     6.243 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2/O
                         net (fo=2, routed)           0.584     6.827    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_2
    SLICE_X55Y17         LUT6 (Prop_lut6_I5_O)        0.124     6.951 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.319     7.270    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Area_Debug_Control.force_stop_cmd_hold_reg
    SLICE_X55Y18         LUT2 (Prop_lut2_I1_O)        0.124     7.394 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_2__5/O
                         net (fo=1, routed)           0.000     7.394    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_3
    SLICE_X55Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.457     1.457    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.442     1.442    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X55Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.037ns  (logic 0.966ns (23.926%)  route 3.071ns (76.074%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -1.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    3.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.626     3.318    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X59Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.419     3.737 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=1, routed)           1.265     5.002    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2
    SLICE_X53Y15         LUT6 (Prop_lut6_I0_O)        0.299     5.301 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_4/O
                         net (fo=1, routed)           0.818     6.119    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X51Y16         LUT5 (Prop_lut5_I1_O)        0.124     6.243 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2/O
                         net (fo=2, routed)           0.584     6.827    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_2
    SLICE_X55Y17         LUT6 (Prop_lut6_I5_O)        0.124     6.951 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.404     7.355    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_1
    SLICE_X54Y17         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.457     1.457    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.444     1.444    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X54Y17         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.987ns  (logic 0.966ns (24.229%)  route 3.021ns (75.771%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -1.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    3.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.626     3.318    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X59Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.419     3.737 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=1, routed)           1.265     5.002    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2
    SLICE_X53Y15         LUT6 (Prop_lut6_I0_O)        0.299     5.301 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_4/O
                         net (fo=1, routed)           0.818     6.119    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X51Y16         LUT5 (Prop_lut5_I1_O)        0.124     6.243 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2/O
                         net (fo=2, routed)           0.584     6.827    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_2
    SLICE_X55Y17         LUT6 (Prop_lut6_I5_O)        0.124     6.951 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.354     7.305    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_3
    SLICE_X54Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.457     1.457    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.442     1.442    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X54Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.815ns  (logic 0.966ns (25.324%)  route 2.849ns (74.676%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns
    Source Clock Delay      (SCD):    3.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.626     3.318    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X59Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.419     3.737 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=1, routed)           1.265     5.002    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2
    SLICE_X53Y15         LUT6 (Prop_lut6_I0_O)        0.299     5.301 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_4/O
                         net (fo=1, routed)           0.818     6.119    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X51Y16         LUT5 (Prop_lut5_I1_O)        0.124     6.243 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2/O
                         net (fo=2, routed)           0.765     7.008    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X48Y18         LUT3 (Prop_lut3_I2_O)        0.124     7.132 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Area_Debug_Control.dbg_brki_hit_i_1/O
                         net (fo=1, routed)           0.000     7.132    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/dbg_brki_hit0
    SLICE_X48Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.457     1.457    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.441     1.441    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X48Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.528ns  (logic 1.443ns (57.090%)  route 1.085ns (42.910%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -1.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    3.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.626     3.318    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X59Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.456     3.774 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.085     4.858    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.438 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.438    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.552 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.552    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.845 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     5.845    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_2
    SLICE_X55Y11         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.457     1.457    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.449     1.449    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X55Y11         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.941ns  (logic 0.606ns (31.218%)  route 1.335ns (68.782%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    3.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.626     3.318    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X59Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.456     3.774 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.817     4.591    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_6
    SLICE_X57Y18         LUT4 (Prop_lut4_I2_O)        0.150     4.741 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__84/O
                         net (fo=1, routed)           0.518     5.259    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__84_n_0
    SLICE_X55Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.457     1.457    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.442     1.442    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X55Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.933ns  (logic 0.580ns (30.006%)  route 1.353ns (69.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    3.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.626     3.318    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X59Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.456     3.774 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.817     4.591    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_5
    SLICE_X57Y18         LUT5 (Prop_lut5_I2_O)        0.124     4.715 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__82/O
                         net (fo=1, routed)           0.536     5.251    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__82_n_0
    SLICE_X54Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.457     1.457    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.442     1.442    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X54Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.857ns  (logic 0.580ns (31.240%)  route 1.277ns (68.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    3.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.626     3.318    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X59Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.456     3.774 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.649     4.423    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_5
    SLICE_X57Y18         LUT5 (Prop_lut5_I2_O)        0.124     4.547 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__83/O
                         net (fo=1, routed)           0.628     5.174    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__83_n_0
    SLICE_X54Y17         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.457     1.457    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.444     1.444    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X54Y17         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.151ns  (logic 0.580ns (50.383%)  route 0.571ns (49.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns
    Source Clock Delay      (SCD):    3.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.626     3.318    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X59Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.456     3.774 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.571     4.345    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X59Y17         LUT5 (Prop_lut5_I0_O)        0.124     4.469 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[0]_i_1/O
                         net (fo=1, routed)           0.000     4.469    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[0]_i_1_n_0
    SLICE_X59Y17         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.457     1.457    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.510     1.510    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X59Y17         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.543%)  route 0.572ns (75.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.584     1.210    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y22         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.141     1.351 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           0.458     1.809    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X62Y2          LUT2 (Prop_lut2_I0_O)        0.045     1.854 r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.114     1.968    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X62Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.817     0.817    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.867     0.867    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X62Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.984%)  route 0.102ns (42.016%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.586     1.212    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X59Y19         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDCE (Prop_fdce_C_Q)         0.141     1.353 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/Q
                         net (fo=1, routed)           0.102     1.455    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X60Y19         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.817     0.817    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.854     0.854    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X60Y19         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.905%)  route 0.114ns (41.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.559     1.185    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X56Y20         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDCE (Prop_fdce_C_Q)         0.164     1.349 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/Q
                         net (fo=1, routed)           0.114     1.463    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X56Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.817     0.817    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.828     0.828    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Clk
    SLICE_X56Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.624%)  route 0.117ns (45.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.588     1.214    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X62Y18         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.141     1.355 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/Q
                         net (fo=1, routed)           0.117     1.472    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X62Y17         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.817     0.817    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.858     0.858    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X62Y17         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.148%)  route 0.171ns (54.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.561     1.187    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X57Y18         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y18         FDCE (Prop_fdce_C_Q)         0.141     1.328 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/Q
                         net (fo=1, routed)           0.171     1.499    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/D[0]
    SLICE_X57Y19         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.817     0.817    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.827     0.827    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X57Y19         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.064%)  route 0.194ns (57.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.557     1.183    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X55Y20         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDCE (Prop_fdce_C_Q)         0.141     1.324 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/Q
                         net (fo=1, routed)           0.194     1.518    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X53Y20         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.817     0.817    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.826     0.826    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X53Y20         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.664%)  route 0.175ns (55.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.587     1.213    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X59Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.141     1.354 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/Q
                         net (fo=1, routed)           0.175     1.529    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X60Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.817     0.817    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.855     0.855    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Clk
    SLICE_X60Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.587     1.213    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X59Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.141     1.354 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/Q
                         net (fo=1, routed)           0.136     1.490    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg_n_0_[5]
    SLICE_X59Y17         LUT4 (Prop_lut4_I0_O)        0.045     1.535 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.535    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[1]_i_1_n_0
    SLICE_X59Y17         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.817     0.817    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.856     0.856    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X59Y17         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.445%)  route 0.190ns (50.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.587     1.213    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X59Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.141     1.354 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.190     1.544    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X59Y17         LUT5 (Prop_lut5_I0_O)        0.045     1.589 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.589    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[0]_i_1_n_0
    SLICE_X59Y17         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.817     0.817    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.856     0.856    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X59Y17         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.870%)  route 0.203ns (52.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.584     1.210    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y22         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.141     1.351 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.203     1.554    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Debug_Rst
    SLICE_X60Y16         LUT2 (Prop_lut2_I1_O)        0.045     1.599 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000     1.599    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X60Y16         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.817     0.817    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.857     0.857    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X60Y16         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.329ns  (logic 0.511ns (11.805%)  route 3.818ns (88.195%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          3.208     3.208    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X54Y27         LUT2 (Prop_lut2_I1_O)        0.156     3.364 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.609     3.974    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X54Y25         LUT6 (Prop_lut6_I0_O)        0.355     4.329 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000     4.329    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X54Y25         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.435     2.891    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X54Y25         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.326ns  (logic 0.511ns (11.813%)  route 3.815ns (88.187%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          3.208     3.208    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X54Y27         LUT2 (Prop_lut2_I1_O)        0.156     3.364 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.606     3.971    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X54Y25         LUT6 (Prop_lut6_I0_O)        0.355     4.326 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000     4.326    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X54Y25         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.435     2.891    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X54Y25         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.093ns  (logic 0.568ns (13.876%)  route 3.525ns (86.124%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          2.668     2.668    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_0
    SLICE_X54Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.792 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_3/O
                         net (fo=1, routed)           0.558     3.350    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_3_n_0
    SLICE_X54Y27         LUT4 (Prop_lut4_I0_O)        0.116     3.466 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_2/O
                         net (fo=1, routed)           0.299     3.765    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_2
    SLICE_X55Y25         LUT6 (Prop_lut6_I4_O)        0.328     4.093 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000     4.093    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X55Y25         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.435     2.891    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X55Y25         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/D
                            (rising edge-triggered cell SRLC16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.041ns  (logic 0.124ns (3.068%)  route 3.917ns (96.932%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.873     1.873    design_1_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X54Y29         LUT1 (Prop_lut1_I0_O)        0.124     1.997 r  design_1_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=5, routed)           2.044     4.041    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Dbg_TDI
    SLICE_X56Y10         SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.451     2.907    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Dbg_Clk
    SLICE_X56Y10         SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.828ns  (logic 0.153ns (3.997%)  route 3.675ns (96.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          3.151     3.151    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X54Y27         LUT3 (Prop_lut3_I1_O)        0.153     3.304 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.524     3.828    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X55Y27         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.438     2.894    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X55Y27         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.828ns  (logic 0.153ns (3.997%)  route 3.675ns (96.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          3.151     3.151    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X54Y27         LUT3 (Prop_lut3_I1_O)        0.153     3.304 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.524     3.828    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X55Y27         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.438     2.894    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X55Y27         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.828ns  (logic 0.153ns (3.997%)  route 3.675ns (96.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          3.151     3.151    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X54Y27         LUT3 (Prop_lut3_I1_O)        0.153     3.304 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.524     3.828    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X55Y27         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.438     2.894    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X55Y27         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.828ns  (logic 0.153ns (3.997%)  route 3.675ns (96.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          3.151     3.151    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X54Y27         LUT3 (Prop_lut3_I1_O)        0.153     3.304 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.524     3.828    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X55Y27         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.438     2.894    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X55Y27         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.828ns  (logic 0.153ns (3.997%)  route 3.675ns (96.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          3.151     3.151    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X54Y27         LUT3 (Prop_lut3_I1_O)        0.153     3.304 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.524     3.828    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X55Y27         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.438     2.894    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X55Y27         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.828ns  (logic 0.153ns (3.997%)  route 3.675ns (96.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          3.151     3.151    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X54Y27         LUT3 (Prop_lut3_I1_O)        0.153     3.304 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.524     3.828    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X55Y27         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.438     2.894    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X55Y27         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.518ns  (logic 0.000ns (0.000%)  route 0.518ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.518     0.518    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X48Y21         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.824     1.547    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X48Y21         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.542ns  (logic 0.000ns (0.000%)  route 0.542ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.542     0.542    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X50Y21         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.825     1.548    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X50Y21         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.000ns (0.000%)  route 0.595ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.595     0.595    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X52Y20         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.826     1.549    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X52Y20         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.000ns (0.000%)  route 0.595ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.595     0.595    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X52Y20         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.826     1.549    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X52Y20         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[23]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.656ns  (logic 0.000ns (0.000%)  route 0.656ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.656     0.656    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X53Y19         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.827     1.550    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X53Y19         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[16]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.656ns  (logic 0.000ns (0.000%)  route 0.656ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.656     0.656    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X53Y19         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.827     1.550    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X53Y19         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.656ns  (logic 0.000ns (0.000%)  route 0.656ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.656     0.656    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X53Y19         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.827     1.550    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X53Y19         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[24]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.656ns  (logic 0.000ns (0.000%)  route 0.656ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.656     0.656    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X53Y19         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.827     1.550    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X53Y19         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[27]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.656ns  (logic 0.000ns (0.000%)  route 0.656ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.656     0.656    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X53Y19         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.827     1.550    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X53Y19         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[29]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.045ns (6.662%)  route 0.630ns (93.338%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.630     0.630    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X56Y27         LUT5 (Prop_lut5_I4_O)        0.045     0.675 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.000     0.675    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X56Y27         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.824     1.547    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X56Y27         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.678ns  (logic 0.518ns (14.084%)  route 3.160ns (85.916%))
  Logic Levels:           0  
  Clock Path Skew:        1.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575     1.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.629     1.629    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X60Y16         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDRE (Prop_fdre_C_Q)         0.518     2.147 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=425, routed)         3.160     5.307    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/reset_bool_for_rst
    SLICE_X53Y19         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.441     2.897    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X53Y19         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[17].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.492ns  (logic 1.582ns (45.306%)  route 1.910ns (54.694%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        1.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575     1.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.565     1.565    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[17].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X28Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[17].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y8          FDRE (Prop_fdre_C_Q)         0.419     1.984 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[17].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/Q
                         net (fo=3, routed)           1.910     3.894    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/EX_Op1[12]
    SLICE_X54Y10         LUT6 (Prop_lut6_I0_O)        0.299     4.193 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__2/i_/O
                         net (fo=1, routed)           0.000     4.193    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.569 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.569    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.686 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.686    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/jump_Carry1
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.803 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     4.803    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_3/ifetch_carry2
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.057 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_3/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=1, routed)           0.000     5.057    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/IFetch
    SLICE_X54Y13         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.447     2.903    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X54Y13         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.237ns  (logic 0.642ns (28.703%)  route 1.595ns (71.297%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575     1.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.560     1.560    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X54Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.518     2.078 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/Q
                         net (fo=60, routed)          1.595     3.673    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Native_11
    SLICE_X49Y18         LUT5 (Prop_lut5_I2_O)        0.124     3.797 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Serial_Dbg_Intf.status_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     3.797    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/mem_Strobe
    SLICE_X49Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.441     2.897    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X49Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.221ns  (logic 0.456ns (37.352%)  route 0.765ns (62.648%))
  Logic Levels:           0  
  Clock Path Skew:        1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575     1.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.632     1.632    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X58Y13         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDRE (Prop_fdre_C_Q)         0.456     2.088 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[0]/Q
                         net (fo=1, routed)           0.765     2.853    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]
    SLICE_X58Y19         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.507     2.963    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X58Y19         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/delay_slot_instr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.246ns  (logic 0.419ns (33.640%)  route 0.827ns (66.360%))
  Logic Levels:           0  
  Clock Path Skew:        1.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575     1.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.566     1.566    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X55Y13         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/delay_slot_instr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.419     1.985 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/delay_slot_instr_reg/Q
                         net (fo=1, routed)           0.827     2.812    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/delay_slot_instr
    SLICE_X53Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.442     2.898    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X53Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[19]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg__0/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.181ns  (logic 0.456ns (38.608%)  route 0.725ns (61.392%))
  Logic Levels:           0  
  Clock Path Skew:        1.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575     1.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.628     1.628    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X58Y17         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDRE (Prop_fdre_C_Q)         0.456     2.084 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[0]/Q
                         net (fo=2, routed)           0.725     2.810    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Raw
    SLICE_X57Y20         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg__0/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.442     2.898    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Dbg_Clk
    SLICE_X57Y20         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg__0/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.095ns  (logic 0.456ns (41.651%)  route 0.639ns (58.349%))
  Logic Levels:           0  
  Clock Path Skew:        1.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.972ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575     1.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.636     1.636    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X63Y10         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y10         FDRE (Prop_fdre_C_Q)         0.456     2.092 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[11]/Q
                         net (fo=1, routed)           0.639     2.731    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[11]
    SLICE_X63Y11         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.516     2.972    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X63Y11         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.091ns  (logic 0.518ns (47.493%)  route 0.573ns (52.507%))
  Logic Levels:           0  
  Clock Path Skew:        1.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.969ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575     1.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.632     1.632    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X60Y14         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDRE (Prop_fdre_C_Q)         0.518     2.150 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[32]/Q
                         net (fo=2, routed)           0.573     2.723    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[32]
    SLICE_X61Y14         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.513     2.969    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X61Y14         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[32]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.086ns  (logic 0.518ns (47.679%)  route 0.568ns (52.321%))
  Logic Levels:           0  
  Clock Path Skew:        1.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.969ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575     1.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.633     1.633    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X60Y12         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDRE (Prop_fdre_C_Q)         0.518     2.151 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[7]/Q
                         net (fo=1, routed)           0.568     2.720    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[7]
    SLICE_X61Y13         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.513     2.969    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X61Y13         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.085ns  (logic 0.518ns (47.734%)  route 0.567ns (52.266%))
  Logic Levels:           0  
  Clock Path Skew:        1.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.971ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575     1.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.634     1.634    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X60Y11         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y11         FDRE (Prop_fdre_C_Q)         0.518     2.152 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[13]/Q
                         net (fo=1, routed)           0.567     2.720    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[13]
    SLICE_X59Y11         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.515     2.971    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X59Y11         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.548ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.556     0.556    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X49Y21         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/Q
                         net (fo=1, routed)           0.110     0.807    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/running_clock
    SLICE_X49Y20         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.825     1.548    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/Dbg_Clk
    SLICE_X49Y20         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.591%)  route 0.104ns (42.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.590     0.590    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X58Y13         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[4]/Q
                         net (fo=1, routed)           0.104     0.834    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[4]
    SLICE_X61Y13         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.859     1.582    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X61Y13         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.351%)  route 0.105ns (42.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.590     0.590    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X58Y13         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[6]/Q
                         net (fo=1, routed)           0.105     0.835    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[6]
    SLICE_X61Y13         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.859     1.582    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X61Y13         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.331%)  route 0.114ns (44.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.592     0.592    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X62Y12         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[5]/Q
                         net (fo=1, routed)           0.114     0.846    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[5]
    SLICE_X62Y13         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.861     1.584    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X62Y13         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.893%)  route 0.116ns (45.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.594     0.594    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X63Y9          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9          FDRE (Prop_fdre_C_Q)         0.141     0.735 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[15]/Q
                         net (fo=1, routed)           0.116     0.850    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[15]
    SLICE_X62Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.865     1.588    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X62Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.089%)  route 0.120ns (45.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.593     0.593    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X61Y9          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDRE (Prop_fdre_C_Q)         0.141     0.734 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[20]/Q
                         net (fo=1, routed)           0.120     0.853    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[20]
    SLICE_X62Y9          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.865     1.588    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X62Y9          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[20]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.592     0.592    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X62Y12         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[2]/Q
                         net (fo=1, routed)           0.121     0.854    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[2]
    SLICE_X62Y13         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.861     1.584    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X62Y13         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.702%)  route 0.106ns (39.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.591     0.591    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X60Y12         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDRE (Prop_fdre_C_Q)         0.164     0.755 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[3]/Q
                         net (fo=1, routed)           0.106     0.861    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[3]
    SLICE_X61Y13         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.859     1.582    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X61Y13         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.591     0.591    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X60Y12         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDRE (Prop_fdre_C_Q)         0.164     0.755 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[29]/Q
                         net (fo=1, routed)           0.116     0.871    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[29]
    SLICE_X61Y14         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.859     1.582    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X61Y14         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[29]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.592     0.592    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X60Y11         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y11         FDRE (Prop_fdre_C_Q)         0.164     0.756 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[8]/Q
                         net (fo=1, routed)           0.116     0.872    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[8]
    SLICE_X61Y13         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.859     1.582    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X61Y13         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[8]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.728ns  (logic 2.048ns (23.464%)  route 6.680ns (76.536%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    3.311ns = ( 19.977 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.619    19.977    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.459    20.436 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.187    21.623    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X57Y23         LUT3 (Prop_lut3_I2_O)        0.150    21.773 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.863    22.636    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X56Y23         LUT4 (Prop_lut4_I1_O)        0.326    22.962 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.125    24.087    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X56Y20         LUT5 (Prop_lut5_I4_O)        0.153    24.240 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           0.974    25.214    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Instr_Insert_Reg_En
    SLICE_X55Y20         LUT5 (Prop_lut5_I4_O)        0.331    25.545 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.877    26.422    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I0_O)        0.124    26.546 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           1.046    27.591    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X54Y27         LUT2 (Prop_lut2_I0_O)        0.150    27.741 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.609    28.351    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X54Y25         LUT6 (Prop_lut6_I0_O)        0.355    28.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    28.706    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X54Y25         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.435     2.891    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X54Y25         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.725ns  (logic 2.048ns (23.472%)  route 6.677ns (76.528%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    3.311ns = ( 19.977 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.619    19.977    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.459    20.436 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.187    21.623    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X57Y23         LUT3 (Prop_lut3_I2_O)        0.150    21.773 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.863    22.636    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X56Y23         LUT4 (Prop_lut4_I1_O)        0.326    22.962 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.125    24.087    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X56Y20         LUT5 (Prop_lut5_I4_O)        0.153    24.240 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           0.974    25.214    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Instr_Insert_Reg_En
    SLICE_X55Y20         LUT5 (Prop_lut5_I4_O)        0.331    25.545 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.877    26.422    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I0_O)        0.124    26.546 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           1.046    27.591    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X54Y27         LUT2 (Prop_lut2_I0_O)        0.150    27.741 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.606    28.348    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X54Y25         LUT6 (Prop_lut6_I0_O)        0.355    28.703 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    28.703    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X54Y25         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.435     2.891    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X54Y25         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.343ns  (logic 1.667ns (22.702%)  route 5.676ns (77.298%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    3.311ns = ( 19.977 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.619    19.977    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.459    20.436 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.187    21.623    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X57Y23         LUT3 (Prop_lut3_I2_O)        0.150    21.773 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.863    22.636    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X56Y23         LUT4 (Prop_lut4_I1_O)        0.326    22.962 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.125    24.087    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X56Y20         LUT5 (Prop_lut5_I4_O)        0.153    24.240 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           0.974    25.214    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Instr_Insert_Reg_En
    SLICE_X55Y20         LUT5 (Prop_lut5_I4_O)        0.331    25.545 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.877    26.422    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I0_O)        0.124    26.546 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.651    27.196    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_TDO_0
    SLICE_X55Y25         LUT6 (Prop_lut6_I0_O)        0.124    27.320 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000    27.320    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X55Y25         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.435     2.891    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X55Y25         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.080ns  (logic 1.311ns (21.563%)  route 4.769ns (78.437%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.909ns
    Source Clock Delay      (SCD):    3.311ns = ( 19.977 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.619    19.977    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.459    20.436 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.187    21.623    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X57Y23         LUT3 (Prop_lut3_I2_O)        0.150    21.773 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.863    22.636    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X56Y23         LUT3 (Prop_lut3_I1_O)        0.354    22.990 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.572    23.562    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I5_O)        0.348    23.910 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           2.147    26.057    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc
    SLICE_X56Y3          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.453     2.909    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X56Y3          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.080ns  (logic 1.311ns (21.563%)  route 4.769ns (78.437%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.909ns
    Source Clock Delay      (SCD):    3.311ns = ( 19.977 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.619    19.977    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.459    20.436 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.187    21.623    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X57Y23         LUT3 (Prop_lut3_I2_O)        0.150    21.773 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.863    22.636    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X56Y23         LUT3 (Prop_lut3_I1_O)        0.354    22.990 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.572    23.562    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I5_O)        0.348    23.910 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           2.147    26.057    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/which_pc
    SLICE_X56Y3          SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.453     2.909    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Dbg_Clk
    SLICE_X56Y3          SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.940ns  (logic 1.311ns (22.071%)  route 4.629ns (77.929%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.909ns
    Source Clock Delay      (SCD):    3.311ns = ( 19.977 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.619    19.977    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.459    20.436 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.187    21.623    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X57Y23         LUT3 (Prop_lut3_I2_O)        0.150    21.773 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.863    22.636    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X56Y23         LUT3 (Prop_lut3_I1_O)        0.354    22.990 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.572    23.562    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I5_O)        0.348    23.910 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           2.007    25.917    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/which_pc
    SLICE_X56Y4          SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.453     2.909    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Dbg_Clk
    SLICE_X56Y4          SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.790ns  (logic 1.311ns (22.641%)  route 4.479ns (77.359%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.909ns
    Source Clock Delay      (SCD):    3.311ns = ( 19.977 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.619    19.977    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.459    20.436 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.187    21.623    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X57Y23         LUT3 (Prop_lut3_I2_O)        0.150    21.773 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.863    22.636    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X56Y23         LUT3 (Prop_lut3_I1_O)        0.354    22.990 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.572    23.562    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I5_O)        0.348    23.910 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.857    25.768    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/which_pc
    SLICE_X56Y5          SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.453     2.909    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Dbg_Clk
    SLICE_X56Y5          SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.494ns  (logic 1.311ns (23.864%)  route 4.183ns (76.136%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.907ns
    Source Clock Delay      (SCD):    3.311ns = ( 19.977 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.619    19.977    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.459    20.436 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.187    21.623    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X57Y23         LUT3 (Prop_lut3_I2_O)        0.150    21.773 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.863    22.636    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X56Y23         LUT3 (Prop_lut3_I1_O)        0.354    22.990 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.572    23.562    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I5_O)        0.348    23.910 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.561    25.471    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/which_pc
    SLICE_X56Y9          SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.451     2.907    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Dbg_Clk
    SLICE_X56Y9          SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.455ns  (logic 1.311ns (24.032%)  route 4.144ns (75.968%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns
    Source Clock Delay      (SCD):    3.311ns = ( 19.977 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.619    19.977    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.459    20.436 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.187    21.623    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X57Y23         LUT3 (Prop_lut3_I2_O)        0.150    21.773 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.863    22.636    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X56Y23         LUT3 (Prop_lut3_I1_O)        0.354    22.990 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.572    23.562    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I5_O)        0.348    23.910 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.522    25.432    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/which_pc
    SLICE_X56Y7          SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.452     2.908    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Dbg_Clk
    SLICE_X56Y7          SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.305ns  (logic 1.311ns (24.711%)  route 3.994ns (75.289%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns
    Source Clock Delay      (SCD):    3.311ns = ( 19.977 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.619    19.977    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.459    20.436 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.187    21.623    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X57Y23         LUT3 (Prop_lut3_I2_O)        0.150    21.773 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.863    22.636    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X56Y23         LUT3 (Prop_lut3_I1_O)        0.354    22.990 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.572    23.562    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I5_O)        0.348    23.910 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.372    25.283    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/which_pc
    SLICE_X56Y8          SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.452     2.908    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Dbg_Clk
    SLICE_X56Y8          SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.544ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.555     1.181    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X57Y25         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.141     1.322 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.102     1.424    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X56Y25         LUT6 (Prop_lut6_I2_O)        0.045     1.469 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_i_1/O
                         net (fo=1, routed)           0.000     1.469    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X56Y25         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.821     1.544    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X56Y25         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.558ns  (logic 0.071ns (4.557%)  route 1.487ns (95.443%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.547ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.651    17.944    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y27         LUT6 (Prop_lut6_I0_O)        0.045    17.989 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2/O
                         net (fo=1, routed)           0.235    18.225    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset
    SLICE_X56Y27         FDPE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.824     1.547    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X56Y27         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.459ns  (logic 0.191ns (41.579%)  route 0.268ns (58.421%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.547ns
    Source Clock Delay      (SCD):    1.210ns = ( 17.877 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.584    17.877    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X59Y27         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.146    18.023 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.268    18.291    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X56Y27         LUT5 (Prop_lut5_I2_O)        0.045    18.336 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.000    18.336    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X56Y27         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.824     1.547    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X56Y27         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.191ns (34.201%)  route 0.367ns (65.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.547ns
    Source Clock Delay      (SCD):    1.210ns = ( 17.877 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.584    17.877    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X59Y27         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.146    18.023 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.252    18.275    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[2]
    SLICE_X57Y27         LUT6 (Prop_lut6_I0_O)        0.045    18.320 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.115    18.435    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X57Y27         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.824     1.547    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X57Y27         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.191ns (34.201%)  route 0.367ns (65.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.547ns
    Source Clock Delay      (SCD):    1.210ns = ( 17.877 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.584    17.877    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X59Y27         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.146    18.023 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.252    18.275    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[2]
    SLICE_X57Y27         LUT6 (Prop_lut6_I0_O)        0.045    18.320 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.115    18.435    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X57Y27         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.824     1.547    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X57Y27         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.191ns (34.201%)  route 0.367ns (65.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.547ns
    Source Clock Delay      (SCD):    1.210ns = ( 17.877 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.584    17.877    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X59Y27         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.146    18.023 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.252    18.275    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[2]
    SLICE_X57Y27         LUT6 (Prop_lut6_I0_O)        0.045    18.320 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.115    18.435    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X57Y27         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.824     1.547    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X57Y27         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.191ns (34.201%)  route 0.367ns (65.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.547ns
    Source Clock Delay      (SCD):    1.210ns = ( 17.877 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.584    17.877    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X59Y27         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.146    18.023 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.252    18.275    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[2]
    SLICE_X57Y27         LUT6 (Prop_lut6_I0_O)        0.045    18.320 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.115    18.435    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X57Y27         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.824     1.547    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X57Y27         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.191ns (33.418%)  route 0.381ns (66.582%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    1.210ns = ( 17.877 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.584    17.877    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X59Y27         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.146    18.023 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.105    18.127    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X58Y27         LUT6 (Prop_lut6_I2_O)        0.045    18.172 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.276    18.448    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X59Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.849     1.572    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X59Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.191ns (33.418%)  route 0.381ns (66.582%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    1.210ns = ( 17.877 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.584    17.877    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X59Y27         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.146    18.023 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.105    18.127    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X58Y27         LUT6 (Prop_lut6_I2_O)        0.045    18.172 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.276    18.448    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X59Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.849     1.572    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X59Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.191ns (33.418%)  route 0.381ns (66.582%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    1.210ns = ( 17.877 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.584    17.877    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X59Y27         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.146    18.023 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.105    18.127    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X58Y27         LUT6 (Prop_lut6_I2_O)        0.045    18.172 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.276    18.448    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X59Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.849     1.572    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X59Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.154ns  (logic 0.124ns (3.932%)  route 3.030ns (96.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.010     2.010    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X58Y27         LUT6 (Prop_lut6_I4_O)        0.124     2.134 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           1.019     3.154    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X60Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.503     2.961    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.154ns  (logic 0.124ns (3.932%)  route 3.030ns (96.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.010     2.010    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X58Y27         LUT6 (Prop_lut6_I4_O)        0.124     2.134 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           1.019     3.154    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X60Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.503     2.961    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.154ns  (logic 0.124ns (3.932%)  route 3.030ns (96.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.010     2.010    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X58Y27         LUT6 (Prop_lut6_I4_O)        0.124     2.134 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           1.019     3.154    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X60Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.503     2.961    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.154ns  (logic 0.124ns (3.932%)  route 3.030ns (96.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.010     2.010    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X58Y27         LUT6 (Prop_lut6_I4_O)        0.124     2.134 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           1.019     3.154    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X60Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.503     2.961    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.154ns  (logic 0.124ns (3.932%)  route 3.030ns (96.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.010     2.010    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X58Y27         LUT6 (Prop_lut6_I4_O)        0.124     2.134 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           1.019     3.154    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X60Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.503     2.961    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.154ns  (logic 0.124ns (3.932%)  route 3.030ns (96.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.010     2.010    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X58Y27         LUT6 (Prop_lut6_I4_O)        0.124     2.134 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           1.019     3.154    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X60Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.503     2.961    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.154ns  (logic 0.124ns (3.932%)  route 3.030ns (96.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.010     2.010    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X58Y27         LUT6 (Prop_lut6_I4_O)        0.124     2.134 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           1.019     3.154    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X60Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.503     2.961    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.079ns  (logic 0.124ns (4.027%)  route 2.955ns (95.973%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.018     2.018    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X58Y27         LUT5 (Prop_lut5_I0_O)        0.124     2.142 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.937     3.079    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X61Y22         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    18.033    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    18.124 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.504    19.628    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y22         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.939ns  (logic 0.124ns (4.219%)  route 2.815ns (95.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.018     2.018    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X58Y27         LUT5 (Prop_lut5_I0_O)        0.124     2.142 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.797     2.939    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X61Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    18.033    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    18.124 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.503    19.627    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.939ns  (logic 0.124ns (4.219%)  route 2.815ns (95.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.018     2.018    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X58Y27         LUT5 (Prop_lut5_I0_O)        0.124     2.142 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.797     2.939    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X61Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    18.033    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    18.124 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.503    19.627    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.974ns  (logic 0.042ns (4.311%)  route 0.932ns (95.689%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.873     0.873    design_1_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X58Y27         LUT5 (Prop_lut5_I0_O)        0.042     0.915 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.059     0.974    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X58Y27         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.851     1.580    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X58Y27         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.974ns  (logic 0.042ns (4.311%)  route 0.932ns (95.689%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.873     0.873    design_1_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X58Y27         LUT5 (Prop_lut5_I0_O)        0.042     0.915 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.059     0.974    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X58Y27         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.851     1.580    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X58Y27         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.974ns  (logic 0.042ns (4.311%)  route 0.932ns (95.689%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.873     0.873    design_1_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X58Y27         LUT5 (Prop_lut5_I0_O)        0.042     0.915 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.059     0.974    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X58Y27         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.851     1.580    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X58Y27         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.974ns  (logic 0.042ns (4.311%)  route 0.932ns (95.689%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.873     0.873    design_1_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X58Y27         LUT5 (Prop_lut5_I0_O)        0.042     0.915 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.059     0.974    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X58Y27         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.851     1.580    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X58Y27         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.141ns  (logic 0.045ns (3.946%)  route 1.096ns (96.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.862     0.862    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X58Y27         LUT6 (Prop_lut6_I4_O)        0.045     0.907 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.233     1.141    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X60Y22         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.851     1.580    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y22         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.173ns  (logic 0.045ns (3.836%)  route 1.128ns (96.164%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.927     0.927    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X58Y27         LUT1 (Prop_lut1_I0_O)        0.045     0.972 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.201     1.173    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X59Y27         FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.396 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.851    18.247    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X59Y27         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.173ns  (logic 0.045ns (3.836%)  route 1.128ns (96.164%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.927     0.927    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X58Y27         LUT1 (Prop_lut1_I0_O)        0.045     0.972 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.201     1.173    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X59Y27         FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.396 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.851    18.247    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X59Y27         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.173ns  (logic 0.045ns (3.836%)  route 1.128ns (96.164%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.927     0.927    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X58Y27         LUT1 (Prop_lut1_I0_O)        0.045     0.972 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.201     1.173    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X59Y27         FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.396 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.851    18.247    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X59Y27         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.173ns  (logic 0.045ns (3.836%)  route 1.128ns (96.164%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.927     0.927    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X58Y27         LUT1 (Prop_lut1_I0_O)        0.045     0.972 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.201     1.173    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X59Y27         FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.396 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.851    18.247    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X59Y27         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.178ns  (logic 0.045ns (3.822%)  route 1.133ns (96.178%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.927     0.927    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X58Y27         LUT1 (Prop_lut1_I0_O)        0.045     0.972 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.205     1.178    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X58Y27         FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.851     1.580    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X58Y27         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.987ns  (logic 0.574ns (28.891%)  route 1.413ns (71.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.899ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575     1.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.562     1.562    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X51Y17         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.456     2.018 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/Q
                         net (fo=8, routed)           0.906     2.924    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold
    SLICE_X53Y20         LUT2 (Prop_lut2_I0_O)        0.118     3.042 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1/O
                         net (fo=2, routed)           0.507     3.549    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X55Y20         FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.441     2.899    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X55Y20         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.549ns  (logic 0.580ns (37.443%)  route 0.969ns (62.557%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575     1.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.559     1.559    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X57Y19         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDRE (Prop_fdre_C_Q)         0.456     2.015 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=4, routed)           0.485     2.500    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_i
    SLICE_X55Y17         LUT2 (Prop_lut2_I1_O)        0.124     2.624 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1/O
                         net (fo=1, routed)           0.484     3.108    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X57Y18         FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.443     2.901    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X57Y18         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.179ns  (logic 0.456ns (38.670%)  route 0.723ns (61.330%))
  Logic Levels:           0  
  Clock Path Skew:        1.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.967ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575     1.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.628     1.628    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X58Y17         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDRE (Prop_fdre_C_Q)         0.456     2.084 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/Q
                         net (fo=7, routed)           0.723     2.808    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X62Y18         FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.509     2.967    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X62Y18         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.037ns  (logic 0.518ns (49.974%)  route 0.519ns (50.026%))
  Logic Levels:           0  
  Clock Path Skew:        1.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575     1.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.625     1.625    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X60Y19         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.518     2.143 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=5, routed)           0.519     2.662    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X59Y19         FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.507     2.965    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X59Y19         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.998ns  (logic 0.518ns (51.882%)  route 0.480ns (48.118%))
  Logic Levels:           0  
  Clock Path Skew:        1.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575     1.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.560     1.560    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X56Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518     2.078 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.480     2.559    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X56Y20         FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.442     2.900    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X56Y20         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.998ns  (logic 0.518ns (51.882%)  route 0.480ns (48.118%))
  Logic Levels:           0  
  Clock Path Skew:        1.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575     1.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.560     1.560    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X56Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518     2.078 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.480     2.559    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X56Y20         FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.442     2.900    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X56Y20         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.894%)  route 0.171ns (51.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.561     0.561    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X56Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.164     0.725 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.171     0.896    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X56Y20         FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.826     1.555    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X56Y20         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.894%)  route 0.171ns (51.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.561     0.561    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X56Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.164     0.725 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.171     0.896    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X56Y20         FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.826     1.555    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X56Y20         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.462%)  route 0.182ns (52.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.586     0.586    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X60Y19         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.164     0.750 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=5, routed)           0.182     0.931    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X59Y19         FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.854     1.583    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X59Y19         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.103%)  route 0.298ns (67.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.588     0.588    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X58Y17         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDRE (Prop_fdre_C_Q)         0.141     0.729 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/Q
                         net (fo=7, routed)           0.298     1.027    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X62Y18         FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.857     1.586    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X62Y18         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.526ns  (logic 0.186ns (35.394%)  route 0.340ns (64.606%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.560     0.560    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X55Y17         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/Q
                         net (fo=4, routed)           0.167     0.868    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.045     0.913 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1/O
                         net (fo=1, routed)           0.172     1.085    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X57Y18         FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.828     1.557    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X57Y18         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.609ns  (logic 0.185ns (30.370%)  route 0.424ns (69.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.557     0.557    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X53Y20         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.141     0.698 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=8, routed)           0.231     0.929    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_i
    SLICE_X53Y20         LUT2 (Prop_lut2_I1_O)        0.044     0.973 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1/O
                         net (fo=2, routed)           0.193     1.166    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X55Y20         FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.826     1.555    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X55Y20         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.906ns  (logic 1.120ns (22.828%)  route 3.786ns (77.172%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.967ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.551     3.241    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X56Y25         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.518     3.759 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.894     4.653    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X57Y23         LUT3 (Prop_lut3_I0_O)        0.152     4.805 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.863     5.668    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X56Y23         LUT4 (Prop_lut4_I1_O)        0.326     5.994 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.125     7.119    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X56Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.243 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.904     8.147    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X62Y18         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.509     2.967    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X62Y18         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.753ns  (logic 1.120ns (23.562%)  route 3.633ns (76.438%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.966ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.551     3.241    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X56Y25         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.518     3.759 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.894     4.653    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X57Y23         LUT3 (Prop_lut3_I0_O)        0.152     4.805 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.863     5.668    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X56Y23         LUT4 (Prop_lut4_I1_O)        0.326     5.994 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.125     7.119    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X56Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.243 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.751     7.994    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X59Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.508     2.966    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X59Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.753ns  (logic 1.120ns (23.562%)  route 3.633ns (76.438%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.966ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.551     3.241    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X56Y25         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.518     3.759 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.894     4.653    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X57Y23         LUT3 (Prop_lut3_I0_O)        0.152     4.805 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.863     5.668    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X56Y23         LUT4 (Prop_lut4_I1_O)        0.326     5.994 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.125     7.119    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X56Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.243 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.751     7.994    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X59Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.508     2.966    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X59Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.753ns  (logic 1.120ns (23.562%)  route 3.633ns (76.438%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.966ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.551     3.241    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X56Y25         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.518     3.759 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.894     4.653    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X57Y23         LUT3 (Prop_lut3_I0_O)        0.152     4.805 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.863     5.668    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X56Y23         LUT4 (Prop_lut4_I1_O)        0.326     5.994 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.125     7.119    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X56Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.243 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.751     7.994    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X59Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.508     2.966    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X59Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.753ns  (logic 1.120ns (23.562%)  route 3.633ns (76.438%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.966ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.551     3.241    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X56Y25         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.518     3.759 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.894     4.653    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X57Y23         LUT3 (Prop_lut3_I0_O)        0.152     4.805 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.863     5.668    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X56Y23         LUT4 (Prop_lut4_I1_O)        0.326     5.994 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.125     7.119    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X56Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.243 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.751     7.994    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X59Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.508     2.966    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X59Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.753ns  (logic 1.120ns (23.562%)  route 3.633ns (76.438%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.966ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.551     3.241    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X56Y25         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.518     3.759 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.894     4.653    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X57Y23         LUT3 (Prop_lut3_I0_O)        0.152     4.805 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.863     5.668    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X56Y23         LUT4 (Prop_lut4_I1_O)        0.326     5.994 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.125     7.119    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X56Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.243 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.751     7.994    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X59Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.508     2.966    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X59Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.614ns  (logic 1.120ns (24.277%)  route 3.494ns (75.723%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.551     3.241    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X56Y25         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.518     3.759 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.894     4.653    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X57Y23         LUT3 (Prop_lut3_I0_O)        0.152     4.805 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.863     5.668    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X56Y23         LUT4 (Prop_lut4_I1_O)        0.326     5.994 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.125     7.119    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X56Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.243 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.611     7.854    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X59Y19         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.507     2.965    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X59Y19         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.546ns  (logic 1.120ns (24.635%)  route 3.426ns (75.365%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.551     3.241    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X56Y25         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.518     3.759 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.894     4.653    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X57Y23         LUT3 (Prop_lut3_I0_O)        0.152     4.805 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.863     5.668    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X56Y23         LUT4 (Prop_lut4_I1_O)        0.326     5.994 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.125     7.119    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X56Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.243 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.544     7.787    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X57Y18         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.443     2.901    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X57Y18         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.370ns  (logic 1.120ns (25.627%)  route 3.250ns (74.373%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.551     3.241    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X56Y25         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.518     3.759 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.894     4.653    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X57Y23         LUT3 (Prop_lut3_I0_O)        0.152     4.805 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.863     5.668    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X56Y23         LUT4 (Prop_lut4_I1_O)        0.326     5.994 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.974     6.968    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X56Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.092 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.519     7.611    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X56Y20         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.442     2.900    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X56Y20         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.370ns  (logic 1.120ns (25.627%)  route 3.250ns (74.373%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.551     3.241    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X56Y25         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.518     3.759 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.894     4.653    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X57Y23         LUT3 (Prop_lut3_I0_O)        0.152     4.805 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.863     5.668    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X56Y23         LUT4 (Prop_lut4_I1_O)        0.326     5.994 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.974     6.968    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X56Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.092 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.519     7.611    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X56Y20         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.442     2.900    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X56Y20         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.204ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.584     1.204    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X59Y22         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.141     1.345 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/Q
                         net (fo=3, routed)           0.111     1.456    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[6]
    SLICE_X60Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.849     1.578    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.946%)  route 0.125ns (47.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.202ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.582     1.202    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X59Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141     1.343 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                         net (fo=3, routed)           0.125     1.468    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[3]
    SLICE_X60Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.849     1.578    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.722%)  route 0.126ns (47.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.202ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.582     1.202    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X59Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141     1.343 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=5, routed)           0.126     1.469    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in_1
    SLICE_X60Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.849     1.578    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.406%)  route 0.128ns (47.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.207ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.587     1.207    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X58Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.141     1.348 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[30]/Q
                         net (fo=4, routed)           0.128     1.476    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[30]
    SLICE_X59Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.855     1.584    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X59Y18         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.837%)  route 0.110ns (37.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    1.204ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.584     1.204    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X59Y22         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.141     1.345 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/Q
                         net (fo=4, routed)           0.110     1.455    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_reg
    SLICE_X58Y22         LUT6 (Prop_lut6_I0_O)        0.045     1.500 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.500    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X58Y22         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.851     1.580    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y22         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.886%)  route 0.135ns (45.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    1.208ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.588     1.208    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X60Y17         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.164     1.372 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[23]/Q
                         net (fo=3, routed)           0.135     1.507    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[23]
    SLICE_X62Y18         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.857     1.586    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X62Y18         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.618%)  route 0.180ns (58.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.202ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.582     1.202    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X59Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.128     1.330 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/Q
                         net (fo=2, routed)           0.180     1.509    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[7]
    SLICE_X60Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.849     1.578    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.037%)  route 0.179ns (55.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.202ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.582     1.202    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X59Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141     1.343 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/Q
                         net (fo=3, routed)           0.179     1.522    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[4]
    SLICE_X60Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.849     1.578    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y23         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.761%)  route 0.205ns (59.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.558     1.178    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X57Y27         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDCE (Prop_fdce_C_Q)         0.141     1.319 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/Q
                         net (fo=1, routed)           0.205     1.524    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[0]
    SLICE_X58Y27         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.851     1.580    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X58Y27         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.083%)  route 0.211ns (59.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.558     1.178    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X57Y27         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDCE (Prop_fdce_C_Q)         0.141     1.319 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/Q
                         net (fo=2, routed)           0.211     1.530    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[1]
    SLICE_X58Y27         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.851     1.580    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X58Y27         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           479 Endpoints
Min Delay           479 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 status/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            render/addr_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.726ns  (logic 7.183ns (26.876%)  route 19.543ns (73.124%))
  Logic Levels:           22  (CARRY4=5 FDRE=1 LUT3=4 LUT4=2 LUT5=3 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE                         0.000     0.000 r  status/FSM_onehot_State_reg[1]/C
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  status/FSM_onehot_State_reg[1]/Q
                         net (fo=2, routed)           1.121     1.577    status/FSM_onehot_State_reg_n_1_[1]
    SLICE_X13Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.701 r  status/FSM_onehot_State[10]_i_4/O
                         net (fo=25, routed)          2.859     4.560    status/FSM_onehot_State_reg[6]_0
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.154     4.714 f  status/n_0_3831_BUFG_inst_i_1/O
                         net (fo=121, routed)         1.370     6.084    vga/n_0_3831_BUFG_inst_n_1
    SLICE_X29Y45         LUT6 (Prop_lut6_I5_O)        0.327     6.411 r  vga/addr_reg[1]_i_58/O
                         net (fo=10, routed)          1.402     7.813    vga/hc_reg[6]_1
    SLICE_X37Y44         LUT5 (Prop_lut5_I1_O)        0.124     7.937 f  vga/addr_reg[4]_i_44/O
                         net (fo=20, routed)          1.487     9.423    vga/hc_reg[5]_1
    SLICE_X40Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.547 r  vga/addr_reg[4]_i_62/O
                         net (fo=2, routed)           0.827    10.374    vga/addr_reg[4]_i_62_n_1
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.124    10.498 r  vga/addr_reg[4]_i_66/O
                         net (fo=1, routed)           0.000    10.498    vga/addr_reg[4]_i_66_n_1
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.045 r  vga/addr_reg[4]_i_42/O[2]
                         net (fo=2, routed)           0.766    11.811    render/addr_reg[4]_i_9_0[2]
    SLICE_X38Y48         LUT6 (Prop_lut6_I2_O)        0.302    12.113 r  render/addr_reg[4]_i_21/O
                         net (fo=2, routed)           1.057    13.170    render/addr_reg[4]_i_21_n_1
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.124    13.294 r  render/addr_reg[4]_i_25/O
                         net (fo=1, routed)           0.000    13.294    render/addr_reg[4]_i_25_n_1
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.934 r  render/addr_reg[4]_i_9/O[3]
                         net (fo=16, routed)          1.189    15.123    render/mult3[9]
    SLICE_X36Y52         LUT3 (Prop_lut3_I1_O)        0.336    15.459 r  render/addr_reg[1]_i_122/O
                         net (fo=8, routed)           1.023    16.482    render/addr_reg[1]_i_122_n_1
    SLICE_X36Y52         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.759    17.241 r  render/addr_reg[1]_i_102/O[2]
                         net (fo=5, routed)           0.667    17.908    render/addr_reg[1]_i_102_n_6
    SLICE_X37Y52         LUT4 (Prop_lut4_I2_O)        0.328    18.236 r  render/addr_reg[1]_i_64/O
                         net (fo=2, routed)           1.048    19.284    render/addr_reg[1]_i_64_n_1
    SLICE_X37Y52         LUT5 (Prop_lut5_I4_O)        0.326    19.610 r  render/addr_reg[1]_i_68/O
                         net (fo=1, routed)           0.000    19.610    render/addr_reg[1]_i_68_n_1
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.190 r  render/addr_reg[1]_i_28/O[2]
                         net (fo=3, routed)           1.116    21.306    render/addr_reg[1]_i_28_n_6
    SLICE_X36Y50         LUT4 (Prop_lut4_I1_O)        0.302    21.608 r  render/addr_reg[1]_i_39/O
                         net (fo=1, routed)           0.000    21.608    render/addr_reg[1]_i_39_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.158 f  render/addr_reg[1]_i_16/CO[3]
                         net (fo=4, routed)           0.997    23.154    render/addr_reg[1]_i_16_n_1
    SLICE_X37Y50         LUT3 (Prop_lut3_I0_O)        0.152    23.306 r  render/addr_reg[4]_i_10/O
                         net (fo=3, routed)           1.037    24.343    render/addr_reg[4]_i_10_n_1
    SLICE_X38Y51         LUT5 (Prop_lut5_I3_O)        0.326    24.669 f  render/addr_reg[2]_i_4/O
                         net (fo=2, routed)           1.113    25.782    render/addr_reg[2]_i_4_n_1
    SLICE_X34Y49         LUT3 (Prop_lut3_I1_O)        0.150    25.932 r  render/addr_reg[4]_i_2/O
                         net (fo=2, routed)           0.467    26.398    render/addr_reg[4]_i_2_n_1
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.328    26.726 r  render/addr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    26.726    render/addr_reg[4]_i_1_n_1
    SLICE_X34Y49         LDCE                                         r  render/addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 status/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            render/addr_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.439ns  (logic 7.183ns (27.168%)  route 19.256ns (72.832%))
  Logic Levels:           22  (CARRY4=5 FDRE=1 LUT3=4 LUT4=2 LUT5=3 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE                         0.000     0.000 r  status/FSM_onehot_State_reg[1]/C
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  status/FSM_onehot_State_reg[1]/Q
                         net (fo=2, routed)           1.121     1.577    status/FSM_onehot_State_reg_n_1_[1]
    SLICE_X13Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.701 r  status/FSM_onehot_State[10]_i_4/O
                         net (fo=25, routed)          2.859     4.560    status/FSM_onehot_State_reg[6]_0
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.154     4.714 f  status/n_0_3831_BUFG_inst_i_1/O
                         net (fo=121, routed)         1.370     6.084    vga/n_0_3831_BUFG_inst_n_1
    SLICE_X29Y45         LUT6 (Prop_lut6_I5_O)        0.327     6.411 r  vga/addr_reg[1]_i_58/O
                         net (fo=10, routed)          1.402     7.813    vga/hc_reg[6]_1
    SLICE_X37Y44         LUT5 (Prop_lut5_I1_O)        0.124     7.937 f  vga/addr_reg[4]_i_44/O
                         net (fo=20, routed)          1.487     9.423    vga/hc_reg[5]_1
    SLICE_X40Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.547 r  vga/addr_reg[4]_i_62/O
                         net (fo=2, routed)           0.827    10.374    vga/addr_reg[4]_i_62_n_1
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.124    10.498 r  vga/addr_reg[4]_i_66/O
                         net (fo=1, routed)           0.000    10.498    vga/addr_reg[4]_i_66_n_1
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.045 r  vga/addr_reg[4]_i_42/O[2]
                         net (fo=2, routed)           0.766    11.811    render/addr_reg[4]_i_9_0[2]
    SLICE_X38Y48         LUT6 (Prop_lut6_I2_O)        0.302    12.113 r  render/addr_reg[4]_i_21/O
                         net (fo=2, routed)           1.057    13.170    render/addr_reg[4]_i_21_n_1
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.124    13.294 r  render/addr_reg[4]_i_25/O
                         net (fo=1, routed)           0.000    13.294    render/addr_reg[4]_i_25_n_1
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.934 r  render/addr_reg[4]_i_9/O[3]
                         net (fo=16, routed)          1.189    15.123    render/mult3[9]
    SLICE_X36Y52         LUT3 (Prop_lut3_I1_O)        0.336    15.459 r  render/addr_reg[1]_i_122/O
                         net (fo=8, routed)           1.023    16.482    render/addr_reg[1]_i_122_n_1
    SLICE_X36Y52         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.759    17.241 r  render/addr_reg[1]_i_102/O[2]
                         net (fo=5, routed)           0.667    17.908    render/addr_reg[1]_i_102_n_6
    SLICE_X37Y52         LUT4 (Prop_lut4_I2_O)        0.328    18.236 r  render/addr_reg[1]_i_64/O
                         net (fo=2, routed)           1.048    19.284    render/addr_reg[1]_i_64_n_1
    SLICE_X37Y52         LUT5 (Prop_lut5_I4_O)        0.326    19.610 r  render/addr_reg[1]_i_68/O
                         net (fo=1, routed)           0.000    19.610    render/addr_reg[1]_i_68_n_1
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.190 r  render/addr_reg[1]_i_28/O[2]
                         net (fo=3, routed)           1.116    21.306    render/addr_reg[1]_i_28_n_6
    SLICE_X36Y50         LUT4 (Prop_lut4_I1_O)        0.302    21.608 r  render/addr_reg[1]_i_39/O
                         net (fo=1, routed)           0.000    21.608    render/addr_reg[1]_i_39_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.158 f  render/addr_reg[1]_i_16/CO[3]
                         net (fo=4, routed)           0.997    23.154    render/addr_reg[1]_i_16_n_1
    SLICE_X37Y50         LUT3 (Prop_lut3_I0_O)        0.152    23.306 r  render/addr_reg[4]_i_10/O
                         net (fo=3, routed)           1.037    24.343    render/addr_reg[4]_i_10_n_1
    SLICE_X38Y51         LUT5 (Prop_lut5_I3_O)        0.326    24.669 f  render/addr_reg[2]_i_4/O
                         net (fo=2, routed)           1.113    25.782    render/addr_reg[2]_i_4_n_1
    SLICE_X34Y49         LUT3 (Prop_lut3_I1_O)        0.150    25.932 r  render/addr_reg[4]_i_2/O
                         net (fo=2, routed)           0.180    26.111    render/addr_reg[4]_i_2_n_1
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.328    26.439 r  render/addr_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    26.439    render/addr_reg[3]_i_1_n_1
    SLICE_X34Y49         LDCE                                         r  render/addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 status/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            render/addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.906ns  (logic 6.829ns (26.361%)  route 19.077ns (73.639%))
  Logic Levels:           21  (CARRY4=5 FDRE=1 LUT3=4 LUT4=2 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE                         0.000     0.000 r  status/FSM_onehot_State_reg[1]/C
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  status/FSM_onehot_State_reg[1]/Q
                         net (fo=2, routed)           1.121     1.577    status/FSM_onehot_State_reg_n_1_[1]
    SLICE_X13Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.701 r  status/FSM_onehot_State[10]_i_4/O
                         net (fo=25, routed)          2.859     4.560    status/FSM_onehot_State_reg[6]_0
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.154     4.714 f  status/n_0_3831_BUFG_inst_i_1/O
                         net (fo=121, routed)         1.370     6.084    vga/n_0_3831_BUFG_inst_n_1
    SLICE_X29Y45         LUT6 (Prop_lut6_I5_O)        0.327     6.411 r  vga/addr_reg[1]_i_58/O
                         net (fo=10, routed)          1.402     7.813    vga/hc_reg[6]_1
    SLICE_X37Y44         LUT5 (Prop_lut5_I1_O)        0.124     7.937 f  vga/addr_reg[4]_i_44/O
                         net (fo=20, routed)          1.487     9.423    vga/hc_reg[5]_1
    SLICE_X40Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.547 r  vga/addr_reg[4]_i_62/O
                         net (fo=2, routed)           0.827    10.374    vga/addr_reg[4]_i_62_n_1
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.124    10.498 r  vga/addr_reg[4]_i_66/O
                         net (fo=1, routed)           0.000    10.498    vga/addr_reg[4]_i_66_n_1
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.045 r  vga/addr_reg[4]_i_42/O[2]
                         net (fo=2, routed)           0.766    11.811    render/addr_reg[4]_i_9_0[2]
    SLICE_X38Y48         LUT6 (Prop_lut6_I2_O)        0.302    12.113 r  render/addr_reg[4]_i_21/O
                         net (fo=2, routed)           1.057    13.170    render/addr_reg[4]_i_21_n_1
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.124    13.294 r  render/addr_reg[4]_i_25/O
                         net (fo=1, routed)           0.000    13.294    render/addr_reg[4]_i_25_n_1
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.934 r  render/addr_reg[4]_i_9/O[3]
                         net (fo=16, routed)          1.189    15.123    render/mult3[9]
    SLICE_X36Y52         LUT3 (Prop_lut3_I1_O)        0.336    15.459 r  render/addr_reg[1]_i_122/O
                         net (fo=8, routed)           1.023    16.482    render/addr_reg[1]_i_122_n_1
    SLICE_X36Y52         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.759    17.241 r  render/addr_reg[1]_i_102/O[2]
                         net (fo=5, routed)           0.667    17.908    render/addr_reg[1]_i_102_n_6
    SLICE_X37Y52         LUT4 (Prop_lut4_I2_O)        0.328    18.236 r  render/addr_reg[1]_i_64/O
                         net (fo=2, routed)           1.048    19.284    render/addr_reg[1]_i_64_n_1
    SLICE_X37Y52         LUT5 (Prop_lut5_I4_O)        0.326    19.610 r  render/addr_reg[1]_i_68/O
                         net (fo=1, routed)           0.000    19.610    render/addr_reg[1]_i_68_n_1
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.190 r  render/addr_reg[1]_i_28/O[2]
                         net (fo=3, routed)           1.116    21.306    render/addr_reg[1]_i_28_n_6
    SLICE_X36Y50         LUT4 (Prop_lut4_I1_O)        0.302    21.608 r  render/addr_reg[1]_i_39/O
                         net (fo=1, routed)           0.000    21.608    render/addr_reg[1]_i_39_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.158 f  render/addr_reg[1]_i_16/CO[3]
                         net (fo=4, routed)           0.997    23.154    render/addr_reg[1]_i_16_n_1
    SLICE_X37Y50         LUT3 (Prop_lut3_I0_O)        0.152    23.306 r  render/addr_reg[4]_i_10/O
                         net (fo=3, routed)           1.037    24.343    render/addr_reg[4]_i_10_n_1
    SLICE_X38Y51         LUT5 (Prop_lut5_I3_O)        0.326    24.669 r  render/addr_reg[2]_i_4/O
                         net (fo=2, routed)           1.113    25.782    render/addr_reg[2]_i_4_n_1
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.124    25.906 r  render/addr_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    25.906    render/addr_reg[2]_i_1_n_1
    SLICE_X34Y49         LDCE                                         r  render/addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 status/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            render/addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.050ns  (logic 6.475ns (25.848%)  route 18.575ns (74.152%))
  Logic Levels:           20  (CARRY4=5 FDRE=1 LUT3=2 LUT4=3 LUT5=2 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE                         0.000     0.000 r  status/FSM_onehot_State_reg[1]/C
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  status/FSM_onehot_State_reg[1]/Q
                         net (fo=2, routed)           1.121     1.577    status/FSM_onehot_State_reg_n_1_[1]
    SLICE_X13Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.701 r  status/FSM_onehot_State[10]_i_4/O
                         net (fo=25, routed)          2.859     4.560    status/FSM_onehot_State_reg[6]_0
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.154     4.714 f  status/n_0_3831_BUFG_inst_i_1/O
                         net (fo=121, routed)         1.370     6.084    vga/n_0_3831_BUFG_inst_n_1
    SLICE_X29Y45         LUT6 (Prop_lut6_I5_O)        0.327     6.411 r  vga/addr_reg[1]_i_58/O
                         net (fo=10, routed)          1.402     7.813    vga/hc_reg[6]_1
    SLICE_X37Y44         LUT5 (Prop_lut5_I1_O)        0.124     7.937 f  vga/addr_reg[4]_i_44/O
                         net (fo=20, routed)          1.487     9.423    vga/hc_reg[5]_1
    SLICE_X40Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.547 r  vga/addr_reg[4]_i_62/O
                         net (fo=2, routed)           0.827    10.374    vga/addr_reg[4]_i_62_n_1
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.124    10.498 r  vga/addr_reg[4]_i_66/O
                         net (fo=1, routed)           0.000    10.498    vga/addr_reg[4]_i_66_n_1
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.045 r  vga/addr_reg[4]_i_42/O[2]
                         net (fo=2, routed)           0.766    11.811    render/addr_reg[4]_i_9_0[2]
    SLICE_X38Y48         LUT6 (Prop_lut6_I2_O)        0.302    12.113 r  render/addr_reg[4]_i_21/O
                         net (fo=2, routed)           1.057    13.170    render/addr_reg[4]_i_21_n_1
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.124    13.294 r  render/addr_reg[4]_i_25/O
                         net (fo=1, routed)           0.000    13.294    render/addr_reg[4]_i_25_n_1
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.934 r  render/addr_reg[4]_i_9/O[3]
                         net (fo=16, routed)          1.189    15.123    render/mult3[9]
    SLICE_X36Y52         LUT3 (Prop_lut3_I1_O)        0.336    15.459 r  render/addr_reg[1]_i_122/O
                         net (fo=8, routed)           1.023    16.482    render/addr_reg[1]_i_122_n_1
    SLICE_X36Y52         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.759    17.241 r  render/addr_reg[1]_i_102/O[2]
                         net (fo=5, routed)           0.667    17.908    render/addr_reg[1]_i_102_n_6
    SLICE_X37Y52         LUT4 (Prop_lut4_I2_O)        0.328    18.236 r  render/addr_reg[1]_i_64/O
                         net (fo=2, routed)           1.048    19.284    render/addr_reg[1]_i_64_n_1
    SLICE_X37Y52         LUT5 (Prop_lut5_I4_O)        0.326    19.610 r  render/addr_reg[1]_i_68/O
                         net (fo=1, routed)           0.000    19.610    render/addr_reg[1]_i_68_n_1
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.190 r  render/addr_reg[1]_i_28/O[2]
                         net (fo=3, routed)           1.116    21.306    render/addr_reg[1]_i_28_n_6
    SLICE_X36Y50         LUT4 (Prop_lut4_I1_O)        0.302    21.608 r  render/addr_reg[1]_i_39/O
                         net (fo=1, routed)           0.000    21.608    render/addr_reg[1]_i_39_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.158 r  render/addr_reg[1]_i_16/CO[3]
                         net (fo=4, routed)           0.997    23.154    render/addr_reg[1]_i_16_n_1
    SLICE_X37Y50         LUT4 (Prop_lut4_I3_O)        0.124    23.278 r  render/addr_reg[1]_i_4/O
                         net (fo=3, routed)           1.118    24.397    render/addr_reg[1]_i_4_n_1
    SLICE_X35Y48         LUT6 (Prop_lut6_I2_O)        0.124    24.521 r  render/addr_reg[1]_i_1/O
                         net (fo=1, routed)           0.529    25.050    render/addr_reg[1]_i_1_n_1
    SLICE_X35Y48         LDCE                                         r  render/addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 status/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            render/addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.116ns  (logic 6.475ns (26.850%)  route 17.641ns (73.150%))
  Logic Levels:           20  (CARRY4=5 FDRE=1 LUT3=2 LUT4=3 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE                         0.000     0.000 r  status/FSM_onehot_State_reg[1]/C
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  status/FSM_onehot_State_reg[1]/Q
                         net (fo=2, routed)           1.121     1.577    status/FSM_onehot_State_reg_n_1_[1]
    SLICE_X13Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.701 r  status/FSM_onehot_State[10]_i_4/O
                         net (fo=25, routed)          2.859     4.560    status/FSM_onehot_State_reg[6]_0
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.154     4.714 f  status/n_0_3831_BUFG_inst_i_1/O
                         net (fo=121, routed)         1.370     6.084    vga/n_0_3831_BUFG_inst_n_1
    SLICE_X29Y45         LUT6 (Prop_lut6_I5_O)        0.327     6.411 r  vga/addr_reg[1]_i_58/O
                         net (fo=10, routed)          1.402     7.813    vga/hc_reg[6]_1
    SLICE_X37Y44         LUT5 (Prop_lut5_I1_O)        0.124     7.937 f  vga/addr_reg[4]_i_44/O
                         net (fo=20, routed)          1.487     9.423    vga/hc_reg[5]_1
    SLICE_X40Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.547 r  vga/addr_reg[4]_i_62/O
                         net (fo=2, routed)           0.827    10.374    vga/addr_reg[4]_i_62_n_1
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.124    10.498 r  vga/addr_reg[4]_i_66/O
                         net (fo=1, routed)           0.000    10.498    vga/addr_reg[4]_i_66_n_1
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.045 r  vga/addr_reg[4]_i_42/O[2]
                         net (fo=2, routed)           0.766    11.811    render/addr_reg[4]_i_9_0[2]
    SLICE_X38Y48         LUT6 (Prop_lut6_I2_O)        0.302    12.113 r  render/addr_reg[4]_i_21/O
                         net (fo=2, routed)           1.057    13.170    render/addr_reg[4]_i_21_n_1
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.124    13.294 r  render/addr_reg[4]_i_25/O
                         net (fo=1, routed)           0.000    13.294    render/addr_reg[4]_i_25_n_1
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.934 r  render/addr_reg[4]_i_9/O[3]
                         net (fo=16, routed)          1.189    15.123    render/mult3[9]
    SLICE_X36Y52         LUT3 (Prop_lut3_I1_O)        0.336    15.459 r  render/addr_reg[1]_i_122/O
                         net (fo=8, routed)           1.023    16.482    render/addr_reg[1]_i_122_n_1
    SLICE_X36Y52         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.759    17.241 r  render/addr_reg[1]_i_102/O[2]
                         net (fo=5, routed)           0.667    17.908    render/addr_reg[1]_i_102_n_6
    SLICE_X37Y52         LUT4 (Prop_lut4_I2_O)        0.328    18.236 r  render/addr_reg[1]_i_64/O
                         net (fo=2, routed)           1.048    19.284    render/addr_reg[1]_i_64_n_1
    SLICE_X37Y52         LUT5 (Prop_lut5_I4_O)        0.326    19.610 r  render/addr_reg[1]_i_68/O
                         net (fo=1, routed)           0.000    19.610    render/addr_reg[1]_i_68_n_1
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.190 r  render/addr_reg[1]_i_28/O[2]
                         net (fo=3, routed)           1.116    21.306    render/addr_reg[1]_i_28_n_6
    SLICE_X36Y50         LUT4 (Prop_lut4_I1_O)        0.302    21.608 r  render/addr_reg[1]_i_39/O
                         net (fo=1, routed)           0.000    21.608    render/addr_reg[1]_i_39_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.158 r  render/addr_reg[1]_i_16/CO[3]
                         net (fo=4, routed)           0.997    23.154    render/addr_reg[1]_i_16_n_1
    SLICE_X37Y50         LUT4 (Prop_lut4_I3_O)        0.124    23.278 r  render/addr_reg[1]_i_4/O
                         net (fo=3, routed)           0.713    23.992    render/addr_reg[1]_i_4_n_1
    SLICE_X35Y48         LUT5 (Prop_lut5_I4_O)        0.124    24.116 r  render/addr_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    24.116    render/addr_reg[0]_i_1_n_1
    SLICE_X35Y48         LDCE                                         r  render/addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 status/FSM_onehot_State_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_segA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.725ns  (logic 5.037ns (26.898%)  route 13.689ns (73.102%))
  Logic Levels:           10  (FDRE=1 LUT2=3 LUT3=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE                         0.000     0.000 r  status/FSM_onehot_State_reg[4]/C
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  status/FSM_onehot_State_reg[4]/Q
                         net (fo=5, routed)           1.136     1.592    status/FSM_onehot_State_reg_n_1_[4]
    SLICE_X13Y24         LUT6 (Prop_lut6_I0_O)        0.124     1.716 f  status/ELV[6]_i_3__0/O
                         net (fo=2, routed)           0.447     2.163    status/FSM_onehot_State_reg[4]_3
    SLICE_X13Y24         LUT3 (Prop_lut3_I2_O)        0.150     2.313 f  status/hex_segB_OBUF[4]_inst_i_3/O
                         net (fo=9, routed)           0.805     3.119    status/FSM_onehot_State_reg[4]_0
    SLICE_X14Y25         LUT3 (Prop_lut3_I0_O)        0.326     3.445 r  status/Dirx_i_4/O
                         net (fo=14, routed)          1.867     5.312    status/FSM_onehot_State_reg[4]_2
    SLICE_X40Y29         LUT2 (Prop_lut2_I1_O)        0.124     5.436 f  status/Dirx_i_1/O
                         net (fo=62, routed)          1.339     6.775    Simulator/pj/p_0_in
    SLICE_X37Y27         LUT2 (Prop_lut2_I1_O)        0.152     6.927 r  Simulator/pj/hex_segA_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           1.709     8.635    Simulator/pj/xp_reg[9]_3
    SLICE_X15Y28         LUT3 (Prop_lut3_I0_O)        0.326     8.961 r  Simulator/pj/hex_segA_OBUF[4]_inst_i_2/O
                         net (fo=5, routed)           0.976     9.937    Simulator/pj/hex_segA_OBUF[6]_inst_i_7_0
    SLICE_X14Y26         LUT2 (Prop_lut2_I0_O)        0.146    10.083 r  Simulator/pj/hex_segA_OBUF[5]_inst_i_2/O
                         net (fo=5, routed)           0.485    10.568    status/FSM_onehot_State_reg[5]_4
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.328    10.896 r  status/hex_segA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.925    15.821    hex_segA_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905    18.725 r  hex_segA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.725    hex_segA[5]
    D6                                                                r  hex_segA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 status/FSM_onehot_State_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_segA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.763ns  (logic 4.698ns (26.445%)  route 13.066ns (73.555%))
  Logic Levels:           9  (FDRE=1 LUT2=2 LUT3=3 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE                         0.000     0.000 r  status/FSM_onehot_State_reg[4]/C
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  status/FSM_onehot_State_reg[4]/Q
                         net (fo=5, routed)           1.136     1.592    status/FSM_onehot_State_reg_n_1_[4]
    SLICE_X13Y24         LUT6 (Prop_lut6_I0_O)        0.124     1.716 f  status/ELV[6]_i_3__0/O
                         net (fo=2, routed)           0.447     2.163    status/FSM_onehot_State_reg[4]_3
    SLICE_X13Y24         LUT3 (Prop_lut3_I2_O)        0.150     2.313 f  status/hex_segB_OBUF[4]_inst_i_3/O
                         net (fo=9, routed)           0.805     3.119    status/FSM_onehot_State_reg[4]_0
    SLICE_X14Y25         LUT3 (Prop_lut3_I0_O)        0.326     3.445 r  status/Dirx_i_4/O
                         net (fo=14, routed)          1.867     5.312    status/FSM_onehot_State_reg[4]_2
    SLICE_X40Y29         LUT2 (Prop_lut2_I1_O)        0.124     5.436 f  status/Dirx_i_1/O
                         net (fo=62, routed)          1.339     6.775    Simulator/pj/p_0_in
    SLICE_X37Y27         LUT2 (Prop_lut2_I1_O)        0.152     6.927 r  Simulator/pj/hex_segA_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           1.709     8.635    Simulator/pj/xp_reg[9]_3
    SLICE_X15Y28         LUT3 (Prop_lut3_I0_O)        0.326     8.961 r  Simulator/pj/hex_segA_OBUF[4]_inst_i_2/O
                         net (fo=5, routed)           0.744     9.705    HexA/hex_segA[4]
    SLICE_X11Y28         LUT5 (Prop_lut5_I2_O)        0.124     9.829 r  HexA/hex_segA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.018    14.848    hex_segA_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916    17.763 r  hex_segA_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.763    hex_segA[4]
    D7                                                                r  hex_segA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Simulator/P1/X_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_segA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.511ns  (logic 5.387ns (30.765%)  route 12.124ns (69.235%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y30         FDRE                         0.000     0.000 r  Simulator/P1/X_reg[0]/C
    SLICE_X47Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Simulator/P1/X_reg[0]/Q
                         net (fo=21, routed)          1.988     2.444    Simulator/pj/fb4_inferred__2/i__carry[0]
    SLICE_X46Y33         LUT2 (Prop_lut2_I1_O)        0.124     2.568 r  Simulator/pj/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.568    Simulator/pj_n_71
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.081 r  Simulator/fb4_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.081    Simulator/fb4_inferred__2/i__carry_n_1
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.198 r  Simulator/fb4_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.198    Simulator/fb4_inferred__2/i__carry__0_n_1
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.427 f  Simulator/fb4_inferred__2/i__carry__1/CO[2]
                         net (fo=1, routed)           0.810     4.236    Simulator/pj/hex_segA_OBUF[6]_inst_i_11[0]
    SLICE_X47Y35         LUT4 (Prop_lut4_I0_O)        0.310     4.546 r  Simulator/pj/hex_segA_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           1.175     5.721    Simulator/pj_n_40
    SLICE_X49Y36         LUT6 (Prop_lut6_I4_O)        0.124     5.845 r  Simulator/hex_segA_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           1.135     6.980    Simulator/pj/hex_segA_OBUF[2]_inst_i_3_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.104 r  Simulator/pj/hex_segA_OBUF[6]_inst_i_6/O
                         net (fo=2, routed)           1.469     8.573    Simulator/pj/yp_reg[7]_0
    SLICE_X15Y27         LUT5 (Prop_lut5_I1_O)        0.150     8.723 r  Simulator/pj/hex_segA_OBUF[6]_inst_i_3/O
                         net (fo=5, routed)           0.817     9.540    status/hex_segA[6]
    SLICE_X15Y28         LUT6 (Prop_lut6_I3_O)        0.326     9.866 r  status/hex_segA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.731    14.597    hex_segA_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         2.914    17.511 r  hex_segA_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.511    hex_segA[6]
    C4                                                                r  hex_segA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Simulator/P1/X_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_segA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.423ns  (logic 5.350ns (30.707%)  route 12.073ns (69.293%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y30         FDRE                         0.000     0.000 r  Simulator/P1/X_reg[0]/C
    SLICE_X47Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Simulator/P1/X_reg[0]/Q
                         net (fo=21, routed)          1.988     2.444    Simulator/pj/fb4_inferred__2/i__carry[0]
    SLICE_X46Y33         LUT2 (Prop_lut2_I1_O)        0.124     2.568 r  Simulator/pj/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.568    Simulator/pj_n_71
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.081 r  Simulator/fb4_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.081    Simulator/fb4_inferred__2/i__carry_n_1
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.198 r  Simulator/fb4_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.198    Simulator/fb4_inferred__2/i__carry__0_n_1
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.427 r  Simulator/fb4_inferred__2/i__carry__1/CO[2]
                         net (fo=1, routed)           0.810     4.236    Simulator/pj/hex_segA_OBUF[6]_inst_i_11[0]
    SLICE_X47Y35         LUT4 (Prop_lut4_I0_O)        0.310     4.546 f  Simulator/pj/hex_segA_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           1.175     5.721    Simulator/pj_n_40
    SLICE_X49Y36         LUT6 (Prop_lut6_I4_O)        0.124     5.845 f  Simulator/hex_segA_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           1.135     6.980    Simulator/pj/hex_segA_OBUF[2]_inst_i_3_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.104 f  Simulator/pj/hex_segA_OBUF[6]_inst_i_6/O
                         net (fo=2, routed)           1.377     8.481    status/FSM_onehot_State_reg[10]_4
    SLICE_X15Y26         LUT5 (Prop_lut5_I4_O)        0.118     8.599 r  status/hex_segA_OBUF[2]_inst_i_3/O
                         net (fo=3, routed)           0.826     9.425    status/hex_segA_OBUF[2]_inst_i_3_n_1
    SLICE_X15Y27         LUT6 (Prop_lut6_I3_O)        0.326     9.751 r  status/hex_segA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.763    14.514    hex_segA_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909    17.423 r  hex_segA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.423    hex_segA[2]
    D5                                                                r  hex_segA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 status/FSM_onehot_State_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_segA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.739ns  (logic 4.558ns (27.229%)  route 12.181ns (72.771%))
  Logic Levels:           8  (FDRE=1 LUT2=2 LUT3=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE                         0.000     0.000 r  status/FSM_onehot_State_reg[4]/C
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  status/FSM_onehot_State_reg[4]/Q
                         net (fo=5, routed)           1.136     1.592    status/FSM_onehot_State_reg_n_1_[4]
    SLICE_X13Y24         LUT6 (Prop_lut6_I0_O)        0.124     1.716 f  status/ELV[6]_i_3__0/O
                         net (fo=2, routed)           0.447     2.163    status/FSM_onehot_State_reg[4]_3
    SLICE_X13Y24         LUT3 (Prop_lut3_I2_O)        0.150     2.313 f  status/hex_segB_OBUF[4]_inst_i_3/O
                         net (fo=9, routed)           0.805     3.119    status/FSM_onehot_State_reg[4]_0
    SLICE_X14Y25         LUT3 (Prop_lut3_I0_O)        0.326     3.445 r  status/Dirx_i_4/O
                         net (fo=14, routed)          1.867     5.312    status/FSM_onehot_State_reg[4]_2
    SLICE_X40Y29         LUT2 (Prop_lut2_I1_O)        0.124     5.436 f  status/Dirx_i_1/O
                         net (fo=62, routed)          1.339     6.775    Simulator/pj/p_0_in
    SLICE_X37Y27         LUT2 (Prop_lut2_I1_O)        0.152     6.927 r  Simulator/pj/hex_segA_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           1.840     8.767    status/hex_segA[3]
    SLICE_X14Y30         LUT6 (Prop_lut6_I2_O)        0.326     9.093 r  status/hex_segA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.746    13.839    hex_segA_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         2.900    16.739 r  hex_segA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.739    hex_segA[0]
    E6                                                                r  hex_segA[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 status/FSM_onehot_State_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            status/FSM_onehot_State_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.164ns (56.917%)  route 0.124ns (43.083%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDSE                         0.000     0.000 r  status/FSM_onehot_State_reg[0]/C
    SLICE_X12Y23         FDSE (Prop_fdse_C_Q)         0.164     0.164 r  status/FSM_onehot_State_reg[0]/Q
                         net (fo=2, routed)           0.124     0.288    status/FSM_onehot_State_reg_n_1_[0]
    SLICE_X13Y24         FDRE                                         r  status/FSM_onehot_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Simulator/pj/yv_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Simulator/pj/yv_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE                         0.000     0.000 r  Simulator/pj/yv_reg[0]/C
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Simulator/pj/yv_reg[0]/Q
                         net (fo=6, routed)           0.109     0.250    Simulator/pj/yv_reg_n_1_[0]
    SLICE_X37Y25         LUT6 (Prop_lut6_I5_O)        0.045     0.295 r  Simulator/pj/yv[1]_i_1/O
                         net (fo=1, routed)           0.000     0.295    Simulator/pj/yv[1]_i_1_n_1
    SLICE_X37Y25         FDRE                                         r  Simulator/pj/yv_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 status/fuel_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            status/fuel_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDSE                         0.000     0.000 r  status/fuel_reg[0]/C
    SLICE_X15Y28         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  status/fuel_reg[0]/Q
                         net (fo=9, routed)           0.110     0.251    status/fuel_reg[5]_1[0]
    SLICE_X14Y28         LUT6 (Prop_lut6_I3_O)        0.045     0.296 r  status/fuel[5]_i_3/O
                         net (fo=1, routed)           0.000     0.296    status/fuel0[5]
    SLICE_X14Y28         FDSE                                         r  status/fuel_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 render/ct_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            render/ct_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.297%)  route 0.133ns (41.703%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE                         0.000     0.000 r  render/ct_reg[6]/C
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  render/ct_reg[6]/Q
                         net (fo=7, routed)           0.133     0.274    render/ct_reg[6]
    SLICE_X48Y40         LUT6 (Prop_lut6_I5_O)        0.045     0.319 r  render/ct[7]_i_1/O
                         net (fo=1, routed)           0.000     0.319    render/p_0_in__0[7]
    SLICE_X48Y40         FDRE                                         r  render/ct_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Simulator/P1/MV_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Simulator/mv_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.137%)  route 0.134ns (41.863%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE                         0.000     0.000 r  Simulator/P1/MV_reg[6]/C
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Simulator/P1/MV_reg[6]/Q
                         net (fo=4, routed)           0.134     0.275    Simulator/P1/mv1[6]
    SLICE_X9Y24          LUT3 (Prop_lut3_I0_O)        0.045     0.320 r  Simulator/P1/mv[6]_i_1/O
                         net (fo=1, routed)           0.000     0.320    Simulator/P1_n_78
    SLICE_X9Y24          FDRE                                         r  Simulator/mv_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 status/fuel_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            render/p2f_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.148ns (43.355%)  route 0.193ns (56.645%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDSE                         0.000     0.000 r  status/fuel_reg[3]/C
    SLICE_X14Y27         FDSE (Prop_fdse_C_Q)         0.148     0.148 r  status/fuel_reg[3]/Q
                         net (fo=6, routed)           0.193     0.341    render/vga_to_hdmi_i_338[3]
    SLICE_X12Y27         LDCE                                         r  render/p2f_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 status/FSM_onehot_State_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            status/FSM_onehot_State_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.164ns (46.602%)  route 0.188ns (53.398%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE                         0.000     0.000 r  status/FSM_onehot_State_reg[9]/C
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  status/FSM_onehot_State_reg[9]/Q
                         net (fo=2, routed)           0.188     0.352    status/FSM_onehot_State_reg_n_1_[9]
    SLICE_X12Y23         FDSE                                         r  status/FSM_onehot_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 status/p2m_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Simulator/P2m_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.226ns (63.324%)  route 0.131ns (36.676%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE                         0.000     0.000 r  status/p2m_reg[1]/C
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  status/p2m_reg[1]/Q
                         net (fo=2, routed)           0.131     0.259    status/p2m[1]
    SLICE_X28Y28         LUT6 (Prop_lut6_I0_O)        0.098     0.357 r  status/P2m[1]_i_1/O
                         net (fo=1, routed)           0.000     0.357    Simulator/P2m_reg[1]_0
    SLICE_X28Y28         FDRE                                         r  Simulator/P2m_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Simulator/x_init_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Simulator/pj/xp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.274ns (76.728%)  route 0.083ns (23.272%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE                         0.000     0.000 r  Simulator/x_init_reg[1]/C
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Simulator/x_init_reg[1]/Q
                         net (fo=1, routed)           0.083     0.247    Simulator/pj/xp_reg[9]_8[1]
    SLICE_X43Y30         LUT5 (Prop_lut5_I4_O)        0.045     0.292 r  Simulator/pj/xp[3]_i_9/O
                         net (fo=1, routed)           0.000     0.292    Simulator/pj/xp[3]_i_9_n_1
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.357 r  Simulator/pj/xp_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.357    Simulator/pj/xp_reg[3]_i_1_n_7
    SLICE_X43Y30         FDRE                                         r  Simulator/pj/xp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Simulator/x_init_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Simulator/pj/xp_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.279ns (77.263%)  route 0.082ns (22.737%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE                         0.000     0.000 r  Simulator/x_init_reg[4]/C
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Simulator/x_init_reg[4]/Q
                         net (fo=1, routed)           0.082     0.246    Simulator/pj/xp_reg[9]_8[4]
    SLICE_X43Y31         LUT4 (Prop_lut4_I3_O)        0.045     0.291 r  Simulator/pj/xp[7]_i_9/O
                         net (fo=1, routed)           0.000     0.291    Simulator/pj/xp[7]_i_9_n_1
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.361 r  Simulator/pj/xp_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    Simulator/pj/xp_reg[7]_i_1_n_8
    SLICE_X43Y31         FDRE                                         r  Simulator/pj/xp_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.554ns  (logic 3.910ns (37.051%)  route 6.644ns (62.949%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.556     5.064    HexA/Clk
    SLICE_X10Y29         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.518     5.582 r  HexA/counter_reg[16]/Q
                         net (fo=20, routed)          1.327     6.909    status/p_0_in_1[1]
    SLICE_X15Y30         LUT5 (Prop_lut5_I3_O)        0.152     7.061 r  status/hex_segA_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.586     7.646    status/hex_segA_OBUF[6]_inst_i_2_n_1
    SLICE_X15Y28         LUT6 (Prop_lut6_I1_O)        0.326     7.972 r  status/hex_segA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.731    12.704    hex_segA_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         2.914    15.618 r  hex_segA_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.618    hex_segA[6]
    C4                                                                r  hex_segA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.391ns  (logic 3.671ns (35.326%)  route 6.720ns (64.674%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.555     5.063    HexA/Clk
    SLICE_X10Y28         FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.518     5.581 f  HexA/counter_reg[15]/Q
                         net (fo=16, routed)          0.668     6.250    status/p_0_in_1[0]
    SLICE_X11Y27         LUT6 (Prop_lut6_I0_O)        0.124     6.374 r  status/hex_segA_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           1.127     7.500    status/hex_segA_OBUF[5]_inst_i_3_n_1
    SLICE_X14Y26         LUT6 (Prop_lut6_I1_O)        0.124     7.624 r  status/hex_segA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.925    12.549    hex_segA_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905    15.454 r  hex_segA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.454    hex_segA[5]
    D6                                                                r  hex_segA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexB/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.217ns  (logic 3.610ns (35.330%)  route 6.607ns (64.670%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.549     5.057    HexB/Clk
    SLICE_X15Y24         FDRE                                         r  HexB/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDRE (Prop_fdre_C_Q)         0.456     5.513 r  HexB/counter_reg[16]/Q
                         net (fo=23, routed)          0.667     6.181    Simulator/P1/p_0_in_1[1]
    SLICE_X13Y22         LUT6 (Prop_lut6_I4_O)        0.124     6.305 f  Simulator/P1/hex_segB_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           1.147     7.452    Simulator/P1/hex_segB_OBUF[6]_inst_i_2_n_1
    SLICE_X14Y25         LUT4 (Prop_lut4_I2_O)        0.124     7.576 r  Simulator/P1/hex_segB_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.792    12.368    hex_segB_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         2.906    15.274 r  hex_segB_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.274    hex_segB[6]
    E5                                                                r  hex_segB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.209ns  (logic 3.682ns (36.064%)  route 6.527ns (63.936%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.556     5.064    HexA/Clk
    SLICE_X10Y29         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.518     5.582 r  HexA/counter_reg[16]/Q
                         net (fo=20, routed)          0.843     6.425    status/p_0_in_1[1]
    SLICE_X11Y28         LUT6 (Prop_lut6_I5_O)        0.124     6.549 r  status/hex_segA_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.665     7.215    HexA/hex_segA[4]_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I3_O)        0.124     7.339 r  HexA/hex_segA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.018    12.357    hex_segA_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916    15.273 r  hex_segA_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.273    hex_segA[4]
    D7                                                                r  hex_segA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.187ns  (logic 3.666ns (35.983%)  route 6.522ns (64.017%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.556     5.064    HexA/Clk
    SLICE_X10Y29         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.518     5.582 r  HexA/counter_reg[16]/Q
                         net (fo=20, routed)          1.324     6.906    status/p_0_in_1[1]
    SLICE_X14Y30         LUT6 (Prop_lut6_I3_O)        0.124     7.030 f  status/hex_segA_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.452     7.482    status/hex_segA_OBUF[0]_inst_i_3_n_1
    SLICE_X14Y30         LUT6 (Prop_lut6_I4_O)        0.124     7.606 r  status/hex_segA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.746    12.352    hex_segA_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         2.900    15.252 r  hex_segA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.252    hex_segA[0]
    E6                                                                r  hex_segA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.131ns  (logic 3.674ns (36.261%)  route 6.458ns (63.739%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.556     5.064    HexA/Clk
    SLICE_X10Y29         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.518     5.582 r  HexA/counter_reg[16]/Q
                         net (fo=20, routed)          0.656     6.238    status/p_0_in_1[1]
    SLICE_X13Y30         LUT6 (Prop_lut6_I3_O)        0.124     6.362 r  status/hex_segA_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.840     7.202    status/hex_segA_OBUF[3]_inst_i_4_n_1
    SLICE_X15Y30         LUT6 (Prop_lut6_I3_O)        0.124     7.326 r  status/hex_segA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.962    12.288    hex_segA_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908    15.195 r  hex_segA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.195    hex_segA[3]
    C5                                                                r  hex_segA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.095ns  (logic 3.911ns (38.742%)  route 6.184ns (61.258%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.556     5.064    HexA/Clk
    SLICE_X10Y29         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.518     5.582 r  HexA/counter_reg[16]/Q
                         net (fo=20, routed)          1.155     6.737    status/p_0_in_1[1]
    SLICE_X15Y27         LUT5 (Prop_lut5_I3_O)        0.152     6.889 r  status/hex_segA_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.267     7.155    status/hex_segA_OBUF[2]_inst_i_2_n_1
    SLICE_X15Y27         LUT6 (Prop_lut6_I1_O)        0.332     7.487 r  status/hex_segA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.763    12.250    hex_segA_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909    15.159 r  hex_segA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.159    hex_segA[2]
    D5                                                                r  hex_segA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexB/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.096ns  (logic 3.858ns (38.218%)  route 6.237ns (61.782%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.549     5.057    HexB/Clk
    SLICE_X15Y24         FDRE                                         r  HexB/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDRE (Prop_fdre_C_Q)         0.456     5.513 f  HexB/counter_reg[16]/Q
                         net (fo=23, routed)          0.870     6.383    status/p_0_in_0[1]
    SLICE_X14Y23         LUT4 (Prop_lut4_I3_O)        0.153     6.536 f  status/hex_segB_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           1.038     7.575    Simulator/P1/hex_segB[0]_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I4_O)        0.331     7.906 r  Simulator/P1/hex_segB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.329    12.235    hex_segB_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         2.918    15.153 r  hex_segB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.153    hex_segB[0]
    F3                                                                r  hex_segB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.939ns  (logic 3.683ns (37.058%)  route 6.256ns (62.942%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.556     5.064    HexA/Clk
    SLICE_X10Y29         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.518     5.582 r  HexA/counter_reg[16]/Q
                         net (fo=20, routed)          1.398     6.980    status/p_0_in_1[1]
    SLICE_X14Y30         LUT6 (Prop_lut6_I4_O)        0.124     7.104 r  status/hex_segA_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.282     7.386    status/hex_segA_OBUF[1]_inst_i_2_n_1
    SLICE_X14Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.510 r  status/hex_segA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.576    12.086    hex_segA_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917    15.003 r  hex_segA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.003    hex_segA[1]
    B4                                                                r  hex_segA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.774ns  (logic 3.788ns (38.759%)  route 5.986ns (61.241%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.555     5.063    HexA/Clk
    SLICE_X10Y28         FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.518     5.581 f  HexA/counter_reg[15]/Q
                         net (fo=16, routed)          1.606     7.187    HexA/p_0_in[0]
    SLICE_X15Y34         LUT3 (Prop_lut3_I1_O)        0.152     7.339 r  HexA/hex_gridA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.380    11.719    hex_gridA_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         3.118    14.837 r  hex_gridA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.837    hex_gridA[3]
    B3                                                                r  hex_gridA[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HexB/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.687ns  (logic 1.348ns (50.160%)  route 1.339ns (49.840%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.554     1.422    HexB/Clk
    SLICE_X15Y23         FDRE                                         r  HexB/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.141     1.563 r  HexB/counter_reg[15]/Q
                         net (fo=16, routed)          0.147     1.710    status/p_0_in_0[0]
    SLICE_X14Y24         LUT6 (Prop_lut6_I3_O)        0.045     1.755 r  status/hex_segB_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.192     2.947    hex_segB_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         1.162     4.109 r  hex_segB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.109    hex_segB[3]
    H4                                                                r  hex_segB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.051ns  (logic 1.447ns (47.439%)  route 1.603ns (52.561%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.556     1.424    HexA/Clk
    SLICE_X10Y28         FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.164     1.588 r  HexA/counter_reg[15]/Q
                         net (fo=16, routed)          0.575     2.163    HexA/p_0_in[0]
    SLICE_X15Y34         LUT3 (Prop_lut3_I0_O)        0.045     2.208 r  HexA/hex_gridA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.028     3.237    hex_gridA_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         1.238     4.475 r  hex_gridA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.475    hex_gridA[0]
    G6                                                                r  hex_gridA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexB/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.108ns  (logic 1.396ns (44.926%)  route 1.712ns (55.074%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.554     1.422    HexB/Clk
    SLICE_X15Y23         FDRE                                         r  HexB/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.141     1.563 f  HexB/counter_reg[15]/Q
                         net (fo=16, routed)          0.276     1.839    status/p_0_in_0[0]
    SLICE_X12Y22         LUT6 (Prop_lut6_I0_O)        0.045     1.884 r  status/hex_segB_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.158     2.042    status/hex_segB_OBUF[5]_inst_i_3_n_1
    SLICE_X13Y22         LUT3 (Prop_lut3_I1_O)        0.045     2.087 r  status/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.278     3.365    hex_segB_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         1.165     4.530 r  hex_segB_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.530    hex_segB[5]
    H3                                                                r  hex_segB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexB/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.163ns  (logic 1.413ns (44.665%)  route 1.750ns (55.335%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.554     1.422    HexB/Clk
    SLICE_X15Y23         FDRE                                         r  HexB/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.141     1.563 f  HexB/counter_reg[15]/Q
                         net (fo=16, routed)          0.320     1.884    HexB/p_0_in[0]
    SLICE_X15Y25         LUT3 (Prop_lut3_I1_O)        0.046     1.930 r  HexB/hex_gridB_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.430     3.359    hex_gridB_OBUF[3]
    H5                   OBUF (Prop_obuf_I_O)         1.226     4.585 r  hex_gridB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.585    hex_gridB[3]
    H5                                                                r  hex_gridB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexB/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.177ns  (logic 1.371ns (43.148%)  route 1.806ns (56.852%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.554     1.422    HexB/Clk
    SLICE_X15Y23         FDRE                                         r  HexB/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.141     1.563 f  HexB/counter_reg[15]/Q
                         net (fo=16, routed)          0.268     1.832    HexB/p_0_in[0]
    SLICE_X15Y25         LUT3 (Prop_lut3_I2_O)        0.045     1.877 r  HexB/hex_gridB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.538     3.414    hex_gridB_OBUF[1]
    E3                   OBUF (Prop_obuf_I_O)         1.185     4.599 r  hex_gridB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.599    hex_gridB[1]
    E3                                                                r  hex_gridB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexB/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.203ns  (logic 1.374ns (42.891%)  route 1.829ns (57.109%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.553     1.421    HexB/Clk
    SLICE_X15Y24         FDRE                                         r  HexB/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDRE (Prop_fdre_C_Q)         0.141     1.562 r  HexB/counter_reg[16]/Q
                         net (fo=23, routed)          0.311     1.873    Simulator/P1/p_0_in_1[1]
    SLICE_X13Y21         LUT6 (Prop_lut6_I4_O)        0.045     1.918 r  Simulator/P1/hex_segB_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.052     1.970    Simulator/P1/hex_segB_OBUF[2]_inst_i_2_n_1
    SLICE_X13Y21         LUT4 (Prop_lut4_I1_O)        0.045     2.015 r  Simulator/P1/hex_segB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.467     3.481    hex_segB_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.143     4.624 r  hex_segB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.624    hex_segB[2]
    J3                                                                r  hex_segB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexB/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.221ns  (logic 1.421ns (44.125%)  route 1.800ns (55.875%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.554     1.422    HexB/Clk
    SLICE_X15Y23         FDRE                                         r  HexB/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.141     1.563 r  HexB/counter_reg[15]/Q
                         net (fo=16, routed)          0.268     1.832    HexB/p_0_in[0]
    SLICE_X15Y25         LUT3 (Prop_lut3_I0_O)        0.049     1.881 r  HexB/hex_gridB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.531     3.412    hex_gridB_OBUF[2]
    F5                   OBUF (Prop_obuf_I_O)         1.231     4.644 r  hex_gridB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.644    hex_gridB[2]
    F5                                                                r  hex_gridB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexB/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.248ns  (logic 1.368ns (42.135%)  route 1.879ns (57.865%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.554     1.422    HexB/Clk
    SLICE_X15Y23         FDRE                                         r  HexB/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.141     1.563 r  HexB/counter_reg[15]/Q
                         net (fo=16, routed)          0.233     1.796    Simulator/P1/p_0_in_1[0]
    SLICE_X14Y24         LUT6 (Prop_lut6_I3_O)        0.045     1.841 r  Simulator/P1/hex_segB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.646     3.487    hex_segB_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         1.182     4.670 r  hex_segB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.670    hex_segB[0]
    F3                                                                r  hex_segB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.246ns  (logic 1.374ns (42.314%)  route 1.873ns (57.686%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.557     1.425    HexA/Clk
    SLICE_X10Y29         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.164     1.589 r  HexA/counter_reg[16]/Q
                         net (fo=20, routed)          0.579     2.168    HexA/p_0_in[1]
    SLICE_X15Y34         LUT3 (Prop_lut3_I2_O)        0.045     2.213 r  HexA/hex_gridA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.294     3.507    hex_gridA_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         1.165     4.671 r  hex_gridA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.671    hex_gridA[1]
    H6                                                                r  hex_gridA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexB/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.350ns  (logic 1.363ns (40.678%)  route 1.987ns (59.322%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.554     1.422    HexB/Clk
    SLICE_X15Y23         FDRE                                         r  HexB/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.141     1.563 r  HexB/counter_reg[15]/Q
                         net (fo=16, routed)          0.320     1.884    HexB/p_0_in[0]
    SLICE_X15Y25         LUT3 (Prop_lut3_I1_O)        0.045     1.929 r  HexB/hex_gridB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.667     3.595    hex_gridB_OBUF[0]
    E4                   OBUF (Prop_obuf_I_O)         1.177     4.772 r  hex_gridB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.772    hex_gridB[0]
    E4                                                                r  hex_gridB[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/hc_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            render/end_on_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.312ns  (logic 11.451ns (32.428%)  route 23.861ns (67.572%))
  Logic Levels:           35  (CARRY4=19 LUT2=2 LUT3=3 LUT4=1 LUT5=5 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.574     5.082    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.745 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.412    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.557     5.065    vga/clk_out1
    SLICE_X49Y29         FDCE                                         r  vga/hc_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDCE (Prop_fdce_C_Q)         0.456     5.521 r  vga/hc_reg[0]_rep/Q
                         net (fo=104, routed)         3.477     8.998    vga/hc_reg[0]_rep_0
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.150     9.148 r  vga/grn_on_reg_i_10/O
                         net (fo=14, routed)          1.508    10.656    vga/grn_on_reg_i_10_n_1
    SLICE_X6Y41          LUT5 (Prop_lut5_I3_O)        0.326    10.982 f  vga/end_on_reg_i_230/O
                         net (fo=20, routed)          2.148    13.130    vga/end_on_reg_i_230_n_1
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.124    13.254 r  vga/end_on_reg_i_137/O
                         net (fo=10, routed)          1.545    14.799    vga/end_on_reg_i_137_n_1
    SLICE_X11Y35         LUT4 (Prop_lut4_I0_O)        0.124    14.923 r  vga/end_on_reg_i_419/O
                         net (fo=1, routed)           0.000    14.923    vga/end_on_reg_i_419_n_1
    SLICE_X11Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.321 r  vga/end_on_reg_i_389/CO[3]
                         net (fo=1, routed)           0.000    15.321    vga/end_on_reg_i_389_n_1
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.655 r  vga/end_on_reg_i_362/O[1]
                         net (fo=2, routed)           0.867    16.522    vga/end_on_reg_i_362_n_7
    SLICE_X10Y37         LUT2 (Prop_lut2_I0_O)        0.303    16.825 r  vga/end_on_reg_i_366/O
                         net (fo=1, routed)           0.000    16.825    vga/end_on_reg_i_366_n_1
    SLICE_X10Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.338 r  vga/end_on_reg_i_325/CO[3]
                         net (fo=1, routed)           0.000    17.338    vga/end_on_reg_i_325_n_1
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.661 r  vga/end_on_reg_i_290/O[1]
                         net (fo=4, routed)           0.982    18.643    vga/end_on_reg_i_290_n_7
    SLICE_X8Y38          LUT5 (Prop_lut5_I2_O)        0.306    18.949 r  vga/end_on_reg_i_280/O
                         net (fo=2, routed)           0.792    19.741    vga/end_on_reg_i_280_n_1
    SLICE_X11Y38         LUT6 (Prop_lut6_I0_O)        0.124    19.865 r  vga/end_on_reg_i_284/O
                         net (fo=1, routed)           0.000    19.865    vga/end_on_reg_i_284_n_1
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.266 r  vga/end_on_reg_i_244/CO[3]
                         net (fo=1, routed)           0.000    20.266    vga/end_on_reg_i_244_n_1
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.380 r  vga/end_on_reg_i_191/CO[3]
                         net (fo=1, routed)           0.000    20.380    vga/end_on_reg_i_191_n_1
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.494 r  vga/end_on_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000    20.494    vga/end_on_reg_i_99_n_1
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.608 r  vga/end_on_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.608    vga/end_on_reg_i_42_n_1
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.942 r  vga/end_on_reg_i_15/O[1]
                         net (fo=5, routed)           1.135    22.078    vga/end_on_reg_i_15_n_7
    SLICE_X8Y41          LUT2 (Prop_lut2_I1_O)        0.303    22.381 r  vga/end_on_reg_i_410/O
                         net (fo=1, routed)           0.000    22.381    vga/end_on_reg_i_410_n_1
    SLICE_X8Y41          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.761 r  vga/end_on_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    22.761    vga/end_on_reg_i_383_n_1
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.878 r  vga/end_on_reg_i_354/CO[3]
                         net (fo=1, routed)           0.000    22.878    vga/end_on_reg_i_354_n_1
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.995 r  vga/end_on_reg_i_312/CO[3]
                         net (fo=1, routed)           0.000    22.995    vga/end_on_reg_i_312_n_1
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.112 r  vga/end_on_reg_i_278/CO[3]
                         net (fo=16, routed)          1.264    24.375    vga/end_on_reg_i_278_n_1
    SLICE_X10Y46         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    24.983 r  vga/end_on_reg_i_227/CO[2]
                         net (fo=4, routed)           0.566    25.550    vga/end_on_reg_i_227_n_2
    SLICE_X8Y47          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    26.344 r  vga/end_on_reg_i_226/CO[2]
                         net (fo=4, routed)           0.506    26.850    vga/end_on_reg_i_226_n_2
    SLICE_X10Y47         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    27.644 r  vga/end_on_reg_i_123/CO[2]
                         net (fo=4, routed)           0.367    28.011    vga/end_on_reg_i_123_n_2
    SLICE_X11Y48         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    28.789 r  vga/end_on_reg_i_62/CO[2]
                         net (fo=4, routed)           0.208    28.997    vga/end_on_reg_i_62_n_2
    SLICE_X10Y48         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.819    29.816 r  vga/end_on_reg_i_18/O[1]
                         net (fo=3, routed)           0.972    30.788    vga/end_on_reg_i_18_n_7
    SLICE_X9Y48          LUT3 (Prop_lut3_I2_O)        0.306    31.094 r  vga/end_on_reg_i_57/O
                         net (fo=1, routed)           0.000    31.094    vga/end_on_reg_i_57_n_1
    SLICE_X9Y48          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.492 r  vga/end_on_reg_i_16/CO[3]
                         net (fo=8, routed)           1.638    33.130    vga/end_on_reg_i_16_n_1
    SLICE_X10Y45         LUT5 (Prop_lut5_I1_O)        0.146    33.276 r  vga/end_on_reg_i_95/O
                         net (fo=44, routed)          2.300    35.576    vga/hc_reg[9]_4
    SLICE_X7Y51          LUT5 (Prop_lut5_I1_O)        0.328    35.904 f  vga/end_on_reg_i_189/O
                         net (fo=1, routed)           0.433    36.337    vga/end_on_reg_i_189_n_1
    SLICE_X7Y51          LUT5 (Prop_lut5_I4_O)        0.124    36.461 f  vga/end_on_reg_i_97/O
                         net (fo=1, routed)           0.667    37.128    vga/end_on_reg_i_97_n_1
    SLICE_X7Y51          LUT6 (Prop_lut6_I4_O)        0.124    37.252 f  vga/end_on_reg_i_40/O
                         net (fo=1, routed)           0.719    37.971    render/end_on_reg_i_3_2
    SLICE_X7Y48          LUT6 (Prop_lut6_I5_O)        0.124    38.095 f  render/end_on_reg_i_13/O
                         net (fo=1, routed)           0.000    38.095    render/end_on_reg_i_13_n_1
    SLICE_X7Y48          MUXF7 (Prop_muxf7_I1_O)      0.217    38.312 f  render/end_on_reg_i_3/O
                         net (fo=1, routed)           0.625    38.938    vga/end_on_reg
    SLICE_X10Y45         LUT6 (Prop_lut6_I1_O)        0.299    39.237 r  vga/end_on_reg_i_1/O
                         net (fo=1, routed)           1.141    40.378    render/end_on__0
    SLICE_X9Y33          LDCE                                         r  render/end_on_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vc_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            render/charaddr_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.752ns  (logic 11.074ns (38.516%)  route 17.678ns (61.484%))
  Logic Levels:           34  (CARRY4=20 LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.574     5.082    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.745 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.412    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.562     5.070    vga/clk_out1
    SLICE_X44Y36         FDCE                                         r  vga/vc_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDCE (Prop_fdce_C_Q)         0.456     5.526 f  vga/vc_reg[0]_rep__0/Q
                         net (fo=102, routed)         1.138     6.664    vga/vc_reg[0]_rep__0_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I1_O)        0.124     6.788 r  vga/Red4_i_22/O
                         net (fo=8, routed)           0.771     7.560    vga/Red4_i_22_n_1
    SLICE_X43Y37         LUT3 (Prop_lut3_I1_O)        0.124     7.684 r  vga/vga_to_hdmi_i_64/O
                         net (fo=45, routed)          1.825     9.508    vga/Red4_i_8_n_1
    SLICE_X38Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.632 r  vga/charaddr_reg[2]_i_96/O
                         net (fo=32, routed)          2.028    11.660    vga/charaddr_reg[2]_i_59_n_1
    SLICE_X43Y38         LUT4 (Prop_lut4_I3_O)        0.152    11.812 r  vga/charaddr_reg[2]_i_77/O
                         net (fo=10, routed)          0.621    12.433    vga/charaddr_reg[2]_i_77_n_1
    SLICE_X40Y35         LUT4 (Prop_lut4_I1_O)        0.332    12.765 r  vga/charaddr_reg[0]_i_145/O
                         net (fo=1, routed)           0.000    12.765    vga/charaddr_reg[0]_i_145_n_1
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.166 r  vga/charaddr_reg[0]_i_130/CO[3]
                         net (fo=1, routed)           0.000    13.166    vga/charaddr_reg[0]_i_130_n_1
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.280 r  vga/charaddr_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000    13.280    vga/charaddr_reg[0]_i_117_n_1
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.614 r  vga/charaddr_reg[0]_i_99/O[1]
                         net (fo=2, routed)           0.865    14.478    vga/charaddr_reg[0]_i_99_n_7
    SLICE_X41Y37         LUT2 (Prop_lut2_I0_O)        0.303    14.781 r  vga/charaddr_reg[0]_i_103/O
                         net (fo=1, routed)           0.000    14.781    vga/charaddr_reg[0]_i_103_n_1
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.313 r  vga/charaddr_reg[0]_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.313    vga/charaddr_reg[0]_i_82_n_1
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.647 r  vga/charaddr_reg[0]_i_62/O[1]
                         net (fo=4, routed)           1.142    16.789    vga/charaddr_reg[0]_i_62_n_7
    SLICE_X37Y35         LUT5 (Prop_lut5_I3_O)        0.303    17.092 r  vga/charaddr_reg[0]_i_52/O
                         net (fo=2, routed)           0.813    17.905    vga/charaddr_reg[0]_i_52_n_1
    SLICE_X38Y35         LUT6 (Prop_lut6_I1_O)        0.124    18.029 r  vga/charaddr_reg[0]_i_56/O
                         net (fo=1, routed)           0.000    18.029    vga/charaddr_reg[0]_i_56_n_1
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.405 r  vga/charaddr_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    18.405    vga/charaddr_reg[0]_i_26_n_1
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.522 r  vga/charaddr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.522    vga/charaddr_reg[0]_i_13_n_1
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.639 r  vga/charaddr_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.639    vga/charaddr_reg[0]_i_4_n_1
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.756 r  vga/charaddr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.756    vga/charaddr_reg[0]_i_3_n_1
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.079 r  vga/charaddr_reg[2]_i_5/O[1]
                         net (fo=5, routed)           1.118    20.198    vga/charaddr_reg[2]_i_5_n_7
    SLICE_X36Y38         LUT2 (Prop_lut2_I1_O)        0.306    20.504 r  vga/charaddr_reg[2]_i_170/O
                         net (fo=1, routed)           0.000    20.504    vga/charaddr_reg[2]_i_170_n_1
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.902 r  vga/charaddr_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    20.902    vga/charaddr_reg[2]_i_157_n_1
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.016 r  vga/charaddr_reg[2]_i_141/CO[3]
                         net (fo=1, routed)           0.000    21.016    vga/charaddr_reg[2]_i_141_n_1
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.130 r  vga/charaddr_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000    21.130    vga/charaddr_reg[2]_i_127_n_1
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.244 r  vga/charaddr_reg[2]_i_117/CO[3]
                         net (fo=16, routed)          0.850    22.093    vga/charaddr_reg[2]_i_117_n_1
    SLICE_X34Y41         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    22.701 r  vga/charaddr_reg[2]_i_107/CO[2]
                         net (fo=4, routed)           0.351    23.052    vga/charaddr_reg[2]_i_107_n_2
    SLICE_X35Y42         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    23.830 r  vga/charaddr_reg[2]_i_106/CO[2]
                         net (fo=4, routed)           0.360    24.190    vga/charaddr_reg[2]_i_106_n_2
    SLICE_X36Y42         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    24.971 r  vga/charaddr_reg[2]_i_94/CO[2]
                         net (fo=4, routed)           0.366    25.337    vga/charaddr_reg[2]_i_94_n_2
    SLICE_X36Y43         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    26.118 r  vga/charaddr_reg[2]_i_49/CO[2]
                         net (fo=4, routed)           0.371    26.489    vga/charaddr_reg[2]_i_49_n_2
    SLICE_X36Y44         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    27.270 r  vga/charaddr_reg[2]_i_25/CO[2]
                         net (fo=3, routed)           0.813    28.084    vga/charaddr_reg[2]_i_25_n_2
    SLICE_X37Y43         LUT3 (Prop_lut3_I2_O)        0.313    28.397 r  vga/charaddr_reg[2]_i_45/O
                         net (fo=1, routed)           0.000    28.397    vga/charaddr_reg[2]_i_45_n_1
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.798 r  vga/charaddr_reg[2]_i_24/CO[3]
                         net (fo=2, routed)           0.989    29.786    vga/charaddr_reg[2]_i_24_n_1
    SLICE_X35Y41         LUT3 (Prop_lut3_I0_O)        0.124    29.910 r  vga/charaddr_reg[2]_i_6/O
                         net (fo=8, routed)           1.014    30.925    vga/charaddr_reg[2]_i_6_n_1
    SLICE_X34Y39         LUT5 (Prop_lut5_I1_O)        0.124    31.049 r  vga/charaddr_reg[3]_i_3/O
                         net (fo=1, routed)           0.000    31.049    vga/charaddr_reg[3]_i_3_n_1
    SLICE_X34Y39         MUXF7 (Prop_muxf7_I0_O)      0.209    31.258 r  vga/charaddr_reg[3]_i_2/O
                         net (fo=1, routed)           0.806    32.064    vga/charaddr_reg[3]_i_2_n_1
    SLICE_X30Y39         LUT5 (Prop_lut5_I0_O)        0.321    32.385 r  vga/charaddr_reg[3]_i_1/O
                         net (fo=1, routed)           1.437    33.822    render/end_on_reg_i_144_0[3]
    SLICE_X12Y39         LDCE                                         r  render/charaddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vc_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            render/charaddr_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.534ns  (logic 11.174ns (39.161%)  route 17.360ns (60.839%))
  Logic Levels:           35  (CARRY4=20 LUT2=2 LUT3=3 LUT4=2 LUT5=3 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.574     5.082    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.745 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.412    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.562     5.070    vga/clk_out1
    SLICE_X44Y36         FDCE                                         r  vga/vc_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDCE (Prop_fdce_C_Q)         0.456     5.526 f  vga/vc_reg[0]_rep__0/Q
                         net (fo=102, routed)         1.138     6.664    vga/vc_reg[0]_rep__0_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I1_O)        0.124     6.788 r  vga/Red4_i_22/O
                         net (fo=8, routed)           0.771     7.560    vga/Red4_i_22_n_1
    SLICE_X43Y37         LUT3 (Prop_lut3_I1_O)        0.124     7.684 r  vga/vga_to_hdmi_i_64/O
                         net (fo=45, routed)          1.825     9.508    vga/Red4_i_8_n_1
    SLICE_X38Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.632 r  vga/charaddr_reg[2]_i_96/O
                         net (fo=32, routed)          2.028    11.660    vga/charaddr_reg[2]_i_59_n_1
    SLICE_X43Y38         LUT4 (Prop_lut4_I3_O)        0.152    11.812 r  vga/charaddr_reg[2]_i_77/O
                         net (fo=10, routed)          0.621    12.433    vga/charaddr_reg[2]_i_77_n_1
    SLICE_X40Y35         LUT4 (Prop_lut4_I1_O)        0.332    12.765 r  vga/charaddr_reg[0]_i_145/O
                         net (fo=1, routed)           0.000    12.765    vga/charaddr_reg[0]_i_145_n_1
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.166 r  vga/charaddr_reg[0]_i_130/CO[3]
                         net (fo=1, routed)           0.000    13.166    vga/charaddr_reg[0]_i_130_n_1
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.280 r  vga/charaddr_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000    13.280    vga/charaddr_reg[0]_i_117_n_1
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.614 r  vga/charaddr_reg[0]_i_99/O[1]
                         net (fo=2, routed)           0.865    14.478    vga/charaddr_reg[0]_i_99_n_7
    SLICE_X41Y37         LUT2 (Prop_lut2_I0_O)        0.303    14.781 r  vga/charaddr_reg[0]_i_103/O
                         net (fo=1, routed)           0.000    14.781    vga/charaddr_reg[0]_i_103_n_1
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.313 r  vga/charaddr_reg[0]_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.313    vga/charaddr_reg[0]_i_82_n_1
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.647 r  vga/charaddr_reg[0]_i_62/O[1]
                         net (fo=4, routed)           1.142    16.789    vga/charaddr_reg[0]_i_62_n_7
    SLICE_X37Y35         LUT5 (Prop_lut5_I3_O)        0.303    17.092 r  vga/charaddr_reg[0]_i_52/O
                         net (fo=2, routed)           0.813    17.905    vga/charaddr_reg[0]_i_52_n_1
    SLICE_X38Y35         LUT6 (Prop_lut6_I1_O)        0.124    18.029 r  vga/charaddr_reg[0]_i_56/O
                         net (fo=1, routed)           0.000    18.029    vga/charaddr_reg[0]_i_56_n_1
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.405 r  vga/charaddr_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    18.405    vga/charaddr_reg[0]_i_26_n_1
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.522 r  vga/charaddr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.522    vga/charaddr_reg[0]_i_13_n_1
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.639 r  vga/charaddr_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.639    vga/charaddr_reg[0]_i_4_n_1
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.756 r  vga/charaddr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.756    vga/charaddr_reg[0]_i_3_n_1
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.079 r  vga/charaddr_reg[2]_i_5/O[1]
                         net (fo=5, routed)           1.118    20.198    vga/charaddr_reg[2]_i_5_n_7
    SLICE_X36Y38         LUT2 (Prop_lut2_I1_O)        0.306    20.504 r  vga/charaddr_reg[2]_i_170/O
                         net (fo=1, routed)           0.000    20.504    vga/charaddr_reg[2]_i_170_n_1
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.902 r  vga/charaddr_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    20.902    vga/charaddr_reg[2]_i_157_n_1
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.016 r  vga/charaddr_reg[2]_i_141/CO[3]
                         net (fo=1, routed)           0.000    21.016    vga/charaddr_reg[2]_i_141_n_1
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.130 r  vga/charaddr_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000    21.130    vga/charaddr_reg[2]_i_127_n_1
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.244 r  vga/charaddr_reg[2]_i_117/CO[3]
                         net (fo=16, routed)          0.850    22.093    vga/charaddr_reg[2]_i_117_n_1
    SLICE_X34Y41         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    22.701 r  vga/charaddr_reg[2]_i_107/CO[2]
                         net (fo=4, routed)           0.351    23.052    vga/charaddr_reg[2]_i_107_n_2
    SLICE_X35Y42         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    23.830 r  vga/charaddr_reg[2]_i_106/CO[2]
                         net (fo=4, routed)           0.360    24.190    vga/charaddr_reg[2]_i_106_n_2
    SLICE_X36Y42         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    24.971 r  vga/charaddr_reg[2]_i_94/CO[2]
                         net (fo=4, routed)           0.366    25.337    vga/charaddr_reg[2]_i_94_n_2
    SLICE_X36Y43         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    26.118 r  vga/charaddr_reg[2]_i_49/CO[2]
                         net (fo=4, routed)           0.371    26.489    vga/charaddr_reg[2]_i_49_n_2
    SLICE_X36Y44         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    27.270 r  vga/charaddr_reg[2]_i_25/CO[2]
                         net (fo=3, routed)           0.813    28.084    vga/charaddr_reg[2]_i_25_n_2
    SLICE_X37Y43         LUT3 (Prop_lut3_I2_O)        0.313    28.397 r  vga/charaddr_reg[2]_i_45/O
                         net (fo=1, routed)           0.000    28.397    vga/charaddr_reg[2]_i_45_n_1
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.798 r  vga/charaddr_reg[2]_i_24/CO[3]
                         net (fo=2, routed)           0.989    29.786    vga/charaddr_reg[2]_i_24_n_1
    SLICE_X35Y41         LUT3 (Prop_lut3_I0_O)        0.124    29.910 r  vga/charaddr_reg[2]_i_6/O
                         net (fo=8, routed)           0.469    30.380    vga/charaddr_reg[2]_i_6_n_1
    SLICE_X35Y41         LUT5 (Prop_lut5_I3_O)        0.124    30.504 r  vga/charaddr_reg[6]_i_13/O
                         net (fo=1, routed)           0.569    31.073    vga/charaddr_reg[6]_i_13_n_1
    SLICE_X34Y40         LUT6 (Prop_lut6_I0_O)        0.124    31.197 r  vga/charaddr_reg[6]_i_11/O
                         net (fo=1, routed)           0.000    31.197    vga/charaddr_reg[6]_i_11_n_1
    SLICE_X34Y40         MUXF7 (Prop_muxf7_I0_O)      0.209    31.406 r  vga/charaddr_reg[6]_i_3/O
                         net (fo=1, routed)           0.954    32.360    vga/charaddr_reg[6]_i_3_n_1
    SLICE_X30Y39         LUT6 (Prop_lut6_I0_O)        0.297    32.657 r  vga/charaddr_reg[6]_i_1/O
                         net (fo=1, routed)           0.947    33.604    render/end_on_reg_i_144_0[6]
    SLICE_X12Y39         LDCE                                         r  render/charaddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vc_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            render/charaddr_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.934ns  (logic 10.668ns (38.190%)  route 17.266ns (61.810%))
  Logic Levels:           33  (CARRY4=20 LUT2=2 LUT3=3 LUT4=2 LUT5=3 LUT6=3)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.574     5.082    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.745 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.412    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.562     5.070    vga/clk_out1
    SLICE_X44Y36         FDCE                                         r  vga/vc_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDCE (Prop_fdce_C_Q)         0.456     5.526 f  vga/vc_reg[0]_rep__0/Q
                         net (fo=102, routed)         1.138     6.664    vga/vc_reg[0]_rep__0_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I1_O)        0.124     6.788 r  vga/Red4_i_22/O
                         net (fo=8, routed)           0.771     7.560    vga/Red4_i_22_n_1
    SLICE_X43Y37         LUT3 (Prop_lut3_I1_O)        0.124     7.684 r  vga/vga_to_hdmi_i_64/O
                         net (fo=45, routed)          1.825     9.508    vga/Red4_i_8_n_1
    SLICE_X38Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.632 r  vga/charaddr_reg[2]_i_96/O
                         net (fo=32, routed)          2.028    11.660    vga/charaddr_reg[2]_i_59_n_1
    SLICE_X43Y38         LUT4 (Prop_lut4_I3_O)        0.152    11.812 r  vga/charaddr_reg[2]_i_77/O
                         net (fo=10, routed)          0.621    12.433    vga/charaddr_reg[2]_i_77_n_1
    SLICE_X40Y35         LUT4 (Prop_lut4_I1_O)        0.332    12.765 r  vga/charaddr_reg[0]_i_145/O
                         net (fo=1, routed)           0.000    12.765    vga/charaddr_reg[0]_i_145_n_1
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.166 r  vga/charaddr_reg[0]_i_130/CO[3]
                         net (fo=1, routed)           0.000    13.166    vga/charaddr_reg[0]_i_130_n_1
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.280 r  vga/charaddr_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000    13.280    vga/charaddr_reg[0]_i_117_n_1
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.614 r  vga/charaddr_reg[0]_i_99/O[1]
                         net (fo=2, routed)           0.865    14.478    vga/charaddr_reg[0]_i_99_n_7
    SLICE_X41Y37         LUT2 (Prop_lut2_I0_O)        0.303    14.781 r  vga/charaddr_reg[0]_i_103/O
                         net (fo=1, routed)           0.000    14.781    vga/charaddr_reg[0]_i_103_n_1
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.313 r  vga/charaddr_reg[0]_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.313    vga/charaddr_reg[0]_i_82_n_1
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.647 r  vga/charaddr_reg[0]_i_62/O[1]
                         net (fo=4, routed)           1.142    16.789    vga/charaddr_reg[0]_i_62_n_7
    SLICE_X37Y35         LUT5 (Prop_lut5_I3_O)        0.303    17.092 r  vga/charaddr_reg[0]_i_52/O
                         net (fo=2, routed)           0.813    17.905    vga/charaddr_reg[0]_i_52_n_1
    SLICE_X38Y35         LUT6 (Prop_lut6_I1_O)        0.124    18.029 r  vga/charaddr_reg[0]_i_56/O
                         net (fo=1, routed)           0.000    18.029    vga/charaddr_reg[0]_i_56_n_1
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.405 r  vga/charaddr_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    18.405    vga/charaddr_reg[0]_i_26_n_1
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.522 r  vga/charaddr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.522    vga/charaddr_reg[0]_i_13_n_1
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.639 r  vga/charaddr_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.639    vga/charaddr_reg[0]_i_4_n_1
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.756 r  vga/charaddr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.756    vga/charaddr_reg[0]_i_3_n_1
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.079 r  vga/charaddr_reg[2]_i_5/O[1]
                         net (fo=5, routed)           1.118    20.198    vga/charaddr_reg[2]_i_5_n_7
    SLICE_X36Y38         LUT2 (Prop_lut2_I1_O)        0.306    20.504 r  vga/charaddr_reg[2]_i_170/O
                         net (fo=1, routed)           0.000    20.504    vga/charaddr_reg[2]_i_170_n_1
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.902 r  vga/charaddr_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    20.902    vga/charaddr_reg[2]_i_157_n_1
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.016 r  vga/charaddr_reg[2]_i_141/CO[3]
                         net (fo=1, routed)           0.000    21.016    vga/charaddr_reg[2]_i_141_n_1
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.130 r  vga/charaddr_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000    21.130    vga/charaddr_reg[2]_i_127_n_1
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.244 r  vga/charaddr_reg[2]_i_117/CO[3]
                         net (fo=16, routed)          0.850    22.093    vga/charaddr_reg[2]_i_117_n_1
    SLICE_X34Y41         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    22.701 r  vga/charaddr_reg[2]_i_107/CO[2]
                         net (fo=4, routed)           0.351    23.052    vga/charaddr_reg[2]_i_107_n_2
    SLICE_X35Y42         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    23.830 r  vga/charaddr_reg[2]_i_106/CO[2]
                         net (fo=4, routed)           0.360    24.190    vga/charaddr_reg[2]_i_106_n_2
    SLICE_X36Y42         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    24.971 r  vga/charaddr_reg[2]_i_94/CO[2]
                         net (fo=4, routed)           0.366    25.337    vga/charaddr_reg[2]_i_94_n_2
    SLICE_X36Y43         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    26.118 r  vga/charaddr_reg[2]_i_49/CO[2]
                         net (fo=4, routed)           0.371    26.489    vga/charaddr_reg[2]_i_49_n_2
    SLICE_X36Y44         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    27.270 r  vga/charaddr_reg[2]_i_25/CO[2]
                         net (fo=3, routed)           0.813    28.084    vga/charaddr_reg[2]_i_25_n_2
    SLICE_X37Y43         LUT3 (Prop_lut3_I2_O)        0.313    28.397 r  vga/charaddr_reg[2]_i_45/O
                         net (fo=1, routed)           0.000    28.397    vga/charaddr_reg[2]_i_45_n_1
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.798 r  vga/charaddr_reg[2]_i_24/CO[3]
                         net (fo=2, routed)           0.989    29.786    vga/charaddr_reg[2]_i_24_n_1
    SLICE_X35Y41         LUT3 (Prop_lut3_I0_O)        0.124    29.910 r  vga/charaddr_reg[2]_i_6/O
                         net (fo=8, routed)           0.861    30.772    vga/charaddr_reg[2]_i_6_n_1
    SLICE_X34Y39         LUT5 (Prop_lut5_I2_O)        0.124    30.896 f  vga/charaddr_reg[2]_i_2/O
                         net (fo=1, routed)           0.881    31.777    vga/charaddr_reg[2]_i_2_n_1
    SLICE_X30Y39         LUT6 (Prop_lut6_I0_O)        0.124    31.901 r  vga/charaddr_reg[2]_i_1/O
                         net (fo=1, routed)           1.104    33.004    render/end_on_reg_i_144_0[2]
    SLICE_X12Y39         LDCE                                         r  render/charaddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vc_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            render/charaddr_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.926ns  (logic 10.668ns (38.201%)  route 17.258ns (61.799%))
  Logic Levels:           33  (CARRY4=20 LUT2=2 LUT3=3 LUT4=2 LUT5=3 LUT6=3)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.574     5.082    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.745 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.412    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.562     5.070    vga/clk_out1
    SLICE_X44Y36         FDCE                                         r  vga/vc_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDCE (Prop_fdce_C_Q)         0.456     5.526 f  vga/vc_reg[0]_rep__0/Q
                         net (fo=102, routed)         1.138     6.664    vga/vc_reg[0]_rep__0_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I1_O)        0.124     6.788 r  vga/Red4_i_22/O
                         net (fo=8, routed)           0.771     7.560    vga/Red4_i_22_n_1
    SLICE_X43Y37         LUT3 (Prop_lut3_I1_O)        0.124     7.684 r  vga/vga_to_hdmi_i_64/O
                         net (fo=45, routed)          1.825     9.508    vga/Red4_i_8_n_1
    SLICE_X38Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.632 r  vga/charaddr_reg[2]_i_96/O
                         net (fo=32, routed)          2.028    11.660    vga/charaddr_reg[2]_i_59_n_1
    SLICE_X43Y38         LUT4 (Prop_lut4_I3_O)        0.152    11.812 r  vga/charaddr_reg[2]_i_77/O
                         net (fo=10, routed)          0.621    12.433    vga/charaddr_reg[2]_i_77_n_1
    SLICE_X40Y35         LUT4 (Prop_lut4_I1_O)        0.332    12.765 r  vga/charaddr_reg[0]_i_145/O
                         net (fo=1, routed)           0.000    12.765    vga/charaddr_reg[0]_i_145_n_1
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.166 r  vga/charaddr_reg[0]_i_130/CO[3]
                         net (fo=1, routed)           0.000    13.166    vga/charaddr_reg[0]_i_130_n_1
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.280 r  vga/charaddr_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000    13.280    vga/charaddr_reg[0]_i_117_n_1
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.614 r  vga/charaddr_reg[0]_i_99/O[1]
                         net (fo=2, routed)           0.865    14.478    vga/charaddr_reg[0]_i_99_n_7
    SLICE_X41Y37         LUT2 (Prop_lut2_I0_O)        0.303    14.781 r  vga/charaddr_reg[0]_i_103/O
                         net (fo=1, routed)           0.000    14.781    vga/charaddr_reg[0]_i_103_n_1
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.313 r  vga/charaddr_reg[0]_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.313    vga/charaddr_reg[0]_i_82_n_1
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.647 r  vga/charaddr_reg[0]_i_62/O[1]
                         net (fo=4, routed)           1.142    16.789    vga/charaddr_reg[0]_i_62_n_7
    SLICE_X37Y35         LUT5 (Prop_lut5_I3_O)        0.303    17.092 r  vga/charaddr_reg[0]_i_52/O
                         net (fo=2, routed)           0.813    17.905    vga/charaddr_reg[0]_i_52_n_1
    SLICE_X38Y35         LUT6 (Prop_lut6_I1_O)        0.124    18.029 r  vga/charaddr_reg[0]_i_56/O
                         net (fo=1, routed)           0.000    18.029    vga/charaddr_reg[0]_i_56_n_1
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.405 r  vga/charaddr_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    18.405    vga/charaddr_reg[0]_i_26_n_1
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.522 r  vga/charaddr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.522    vga/charaddr_reg[0]_i_13_n_1
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.639 r  vga/charaddr_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.639    vga/charaddr_reg[0]_i_4_n_1
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.756 r  vga/charaddr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.756    vga/charaddr_reg[0]_i_3_n_1
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.079 r  vga/charaddr_reg[2]_i_5/O[1]
                         net (fo=5, routed)           1.118    20.198    vga/charaddr_reg[2]_i_5_n_7
    SLICE_X36Y38         LUT2 (Prop_lut2_I1_O)        0.306    20.504 r  vga/charaddr_reg[2]_i_170/O
                         net (fo=1, routed)           0.000    20.504    vga/charaddr_reg[2]_i_170_n_1
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.902 r  vga/charaddr_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    20.902    vga/charaddr_reg[2]_i_157_n_1
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.016 r  vga/charaddr_reg[2]_i_141/CO[3]
                         net (fo=1, routed)           0.000    21.016    vga/charaddr_reg[2]_i_141_n_1
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.130 r  vga/charaddr_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000    21.130    vga/charaddr_reg[2]_i_127_n_1
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.244 r  vga/charaddr_reg[2]_i_117/CO[3]
                         net (fo=16, routed)          0.850    22.093    vga/charaddr_reg[2]_i_117_n_1
    SLICE_X34Y41         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    22.701 r  vga/charaddr_reg[2]_i_107/CO[2]
                         net (fo=4, routed)           0.351    23.052    vga/charaddr_reg[2]_i_107_n_2
    SLICE_X35Y42         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    23.830 r  vga/charaddr_reg[2]_i_106/CO[2]
                         net (fo=4, routed)           0.360    24.190    vga/charaddr_reg[2]_i_106_n_2
    SLICE_X36Y42         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    24.971 r  vga/charaddr_reg[2]_i_94/CO[2]
                         net (fo=4, routed)           0.366    25.337    vga/charaddr_reg[2]_i_94_n_2
    SLICE_X36Y43         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    26.118 r  vga/charaddr_reg[2]_i_49/CO[2]
                         net (fo=4, routed)           0.371    26.489    vga/charaddr_reg[2]_i_49_n_2
    SLICE_X36Y44         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    27.270 r  vga/charaddr_reg[2]_i_25/CO[2]
                         net (fo=3, routed)           0.813    28.084    vga/charaddr_reg[2]_i_25_n_2
    SLICE_X37Y43         LUT3 (Prop_lut3_I2_O)        0.313    28.397 r  vga/charaddr_reg[2]_i_45/O
                         net (fo=1, routed)           0.000    28.397    vga/charaddr_reg[2]_i_45_n_1
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.798 r  vga/charaddr_reg[2]_i_24/CO[3]
                         net (fo=2, routed)           0.989    29.786    vga/charaddr_reg[2]_i_24_n_1
    SLICE_X35Y41         LUT3 (Prop_lut3_I0_O)        0.124    29.910 r  vga/charaddr_reg[2]_i_6/O
                         net (fo=8, routed)           0.976    30.887    vga/charaddr_reg[2]_i_6_n_1
    SLICE_X34Y38         LUT5 (Prop_lut5_I1_O)        0.124    31.011 r  vga/charaddr_reg[0]_i_2/O
                         net (fo=1, routed)           0.804    31.815    vga/charaddr_reg[0]_i_2_n_1
    SLICE_X33Y38         LUT6 (Prop_lut6_I3_O)        0.124    31.939 r  vga/charaddr_reg[0]_i_1/O
                         net (fo=1, routed)           1.057    32.996    render/end_on_reg_i_144_0[0]
    SLICE_X12Y38         LDCE                                         r  render/charaddr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vc_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            render/charaddr_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.599ns  (logic 11.254ns (40.777%)  route 16.345ns (59.223%))
  Logic Levels:           34  (CARRY4=20 LUT2=2 LUT3=2 LUT4=2 LUT5=4 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.574     5.082    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.745 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.412    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.562     5.070    vga/clk_out1
    SLICE_X44Y36         FDCE                                         r  vga/vc_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDCE (Prop_fdce_C_Q)         0.456     5.526 f  vga/vc_reg[0]_rep__0/Q
                         net (fo=102, routed)         1.138     6.664    vga/vc_reg[0]_rep__0_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I1_O)        0.124     6.788 r  vga/Red4_i_22/O
                         net (fo=8, routed)           0.771     7.560    vga/Red4_i_22_n_1
    SLICE_X43Y37         LUT3 (Prop_lut3_I1_O)        0.124     7.684 r  vga/vga_to_hdmi_i_64/O
                         net (fo=45, routed)          1.825     9.508    vga/Red4_i_8_n_1
    SLICE_X38Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.632 r  vga/charaddr_reg[2]_i_96/O
                         net (fo=32, routed)          2.028    11.660    vga/charaddr_reg[2]_i_59_n_1
    SLICE_X43Y38         LUT4 (Prop_lut4_I3_O)        0.152    11.812 r  vga/charaddr_reg[2]_i_77/O
                         net (fo=10, routed)          0.621    12.433    vga/charaddr_reg[2]_i_77_n_1
    SLICE_X40Y35         LUT4 (Prop_lut4_I1_O)        0.332    12.765 r  vga/charaddr_reg[0]_i_145/O
                         net (fo=1, routed)           0.000    12.765    vga/charaddr_reg[0]_i_145_n_1
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.166 r  vga/charaddr_reg[0]_i_130/CO[3]
                         net (fo=1, routed)           0.000    13.166    vga/charaddr_reg[0]_i_130_n_1
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.280 r  vga/charaddr_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000    13.280    vga/charaddr_reg[0]_i_117_n_1
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.614 r  vga/charaddr_reg[0]_i_99/O[1]
                         net (fo=2, routed)           0.865    14.478    vga/charaddr_reg[0]_i_99_n_7
    SLICE_X41Y37         LUT2 (Prop_lut2_I0_O)        0.303    14.781 r  vga/charaddr_reg[0]_i_103/O
                         net (fo=1, routed)           0.000    14.781    vga/charaddr_reg[0]_i_103_n_1
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.313 r  vga/charaddr_reg[0]_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.313    vga/charaddr_reg[0]_i_82_n_1
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.647 r  vga/charaddr_reg[0]_i_62/O[1]
                         net (fo=4, routed)           1.142    16.789    vga/charaddr_reg[0]_i_62_n_7
    SLICE_X37Y35         LUT5 (Prop_lut5_I3_O)        0.303    17.092 r  vga/charaddr_reg[0]_i_52/O
                         net (fo=2, routed)           0.813    17.905    vga/charaddr_reg[0]_i_52_n_1
    SLICE_X38Y35         LUT6 (Prop_lut6_I1_O)        0.124    18.029 r  vga/charaddr_reg[0]_i_56/O
                         net (fo=1, routed)           0.000    18.029    vga/charaddr_reg[0]_i_56_n_1
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.405 r  vga/charaddr_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    18.405    vga/charaddr_reg[0]_i_26_n_1
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.522 r  vga/charaddr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.522    vga/charaddr_reg[0]_i_13_n_1
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.639 r  vga/charaddr_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.639    vga/charaddr_reg[0]_i_4_n_1
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.756 r  vga/charaddr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.756    vga/charaddr_reg[0]_i_3_n_1
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.079 r  vga/charaddr_reg[2]_i_5/O[1]
                         net (fo=5, routed)           1.118    20.198    vga/charaddr_reg[2]_i_5_n_7
    SLICE_X36Y38         LUT2 (Prop_lut2_I1_O)        0.306    20.504 r  vga/charaddr_reg[2]_i_170/O
                         net (fo=1, routed)           0.000    20.504    vga/charaddr_reg[2]_i_170_n_1
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.902 r  vga/charaddr_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    20.902    vga/charaddr_reg[2]_i_157_n_1
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.016 r  vga/charaddr_reg[2]_i_141/CO[3]
                         net (fo=1, routed)           0.000    21.016    vga/charaddr_reg[2]_i_141_n_1
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.130 r  vga/charaddr_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000    21.130    vga/charaddr_reg[2]_i_127_n_1
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.244 r  vga/charaddr_reg[2]_i_117/CO[3]
                         net (fo=16, routed)          0.850    22.093    vga/charaddr_reg[2]_i_117_n_1
    SLICE_X34Y41         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    22.701 r  vga/charaddr_reg[2]_i_107/CO[2]
                         net (fo=4, routed)           0.351    23.052    vga/charaddr_reg[2]_i_107_n_2
    SLICE_X35Y42         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    23.830 r  vga/charaddr_reg[2]_i_106/CO[2]
                         net (fo=4, routed)           0.360    24.190    vga/charaddr_reg[2]_i_106_n_2
    SLICE_X36Y42         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    24.971 r  vga/charaddr_reg[2]_i_94/CO[2]
                         net (fo=4, routed)           0.366    25.337    vga/charaddr_reg[2]_i_94_n_2
    SLICE_X36Y43         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    26.118 r  vga/charaddr_reg[2]_i_49/CO[2]
                         net (fo=4, routed)           0.371    26.489    vga/charaddr_reg[2]_i_49_n_2
    SLICE_X36Y44         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    27.270 r  vga/charaddr_reg[2]_i_25/CO[2]
                         net (fo=3, routed)           0.813    28.084    vga/charaddr_reg[2]_i_25_n_2
    SLICE_X37Y43         LUT3 (Prop_lut3_I2_O)        0.313    28.397 r  vga/charaddr_reg[2]_i_45/O
                         net (fo=1, routed)           0.000    28.397    vga/charaddr_reg[2]_i_45_n_1
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.798 r  vga/charaddr_reg[2]_i_24/CO[3]
                         net (fo=2, routed)           0.989    29.786    vga/charaddr_reg[2]_i_24_n_1
    SLICE_X35Y41         LUT5 (Prop_lut5_I1_O)        0.120    29.906 r  vga/charaddr_reg[5]_i_5/O
                         net (fo=1, routed)           0.268    30.175    vga/charaddr_reg[5]_i_5_n_1
    SLICE_X35Y41         LUT6 (Prop_lut6_I0_O)        0.327    30.502 r  vga/charaddr_reg[5]_i_3/O
                         net (fo=1, routed)           0.000    30.502    vga/charaddr_reg[5]_i_3_n_1
    SLICE_X35Y41         MUXF7 (Prop_muxf7_I0_O)      0.212    30.714 r  vga/charaddr_reg[5]_i_2/O
                         net (fo=1, routed)           0.823    31.537    vga/charaddr_reg[5]_i_2_n_1
    SLICE_X30Y39         LUT5 (Prop_lut5_I0_O)        0.299    31.836 r  vga/charaddr_reg[5]_i_1/O
                         net (fo=1, routed)           0.833    32.669    render/end_on_reg_i_144_0[5]
    SLICE_X13Y39         LDCE                                         r  render/charaddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vc_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            render/charaddr_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.874ns  (logic 10.668ns (39.697%)  route 16.206ns (60.303%))
  Logic Levels:           33  (CARRY4=20 LUT2=2 LUT3=3 LUT4=2 LUT5=3 LUT6=3)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.574     5.082    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.745 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.412    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.562     5.070    vga/clk_out1
    SLICE_X44Y36         FDCE                                         r  vga/vc_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDCE (Prop_fdce_C_Q)         0.456     5.526 f  vga/vc_reg[0]_rep__0/Q
                         net (fo=102, routed)         1.138     6.664    vga/vc_reg[0]_rep__0_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I1_O)        0.124     6.788 r  vga/Red4_i_22/O
                         net (fo=8, routed)           0.771     7.560    vga/Red4_i_22_n_1
    SLICE_X43Y37         LUT3 (Prop_lut3_I1_O)        0.124     7.684 r  vga/vga_to_hdmi_i_64/O
                         net (fo=45, routed)          1.825     9.508    vga/Red4_i_8_n_1
    SLICE_X38Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.632 r  vga/charaddr_reg[2]_i_96/O
                         net (fo=32, routed)          2.028    11.660    vga/charaddr_reg[2]_i_59_n_1
    SLICE_X43Y38         LUT4 (Prop_lut4_I3_O)        0.152    11.812 r  vga/charaddr_reg[2]_i_77/O
                         net (fo=10, routed)          0.621    12.433    vga/charaddr_reg[2]_i_77_n_1
    SLICE_X40Y35         LUT4 (Prop_lut4_I1_O)        0.332    12.765 r  vga/charaddr_reg[0]_i_145/O
                         net (fo=1, routed)           0.000    12.765    vga/charaddr_reg[0]_i_145_n_1
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.166 r  vga/charaddr_reg[0]_i_130/CO[3]
                         net (fo=1, routed)           0.000    13.166    vga/charaddr_reg[0]_i_130_n_1
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.280 r  vga/charaddr_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000    13.280    vga/charaddr_reg[0]_i_117_n_1
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.614 r  vga/charaddr_reg[0]_i_99/O[1]
                         net (fo=2, routed)           0.865    14.478    vga/charaddr_reg[0]_i_99_n_7
    SLICE_X41Y37         LUT2 (Prop_lut2_I0_O)        0.303    14.781 r  vga/charaddr_reg[0]_i_103/O
                         net (fo=1, routed)           0.000    14.781    vga/charaddr_reg[0]_i_103_n_1
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.313 r  vga/charaddr_reg[0]_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.313    vga/charaddr_reg[0]_i_82_n_1
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.647 r  vga/charaddr_reg[0]_i_62/O[1]
                         net (fo=4, routed)           1.142    16.789    vga/charaddr_reg[0]_i_62_n_7
    SLICE_X37Y35         LUT5 (Prop_lut5_I3_O)        0.303    17.092 r  vga/charaddr_reg[0]_i_52/O
                         net (fo=2, routed)           0.813    17.905    vga/charaddr_reg[0]_i_52_n_1
    SLICE_X38Y35         LUT6 (Prop_lut6_I1_O)        0.124    18.029 r  vga/charaddr_reg[0]_i_56/O
                         net (fo=1, routed)           0.000    18.029    vga/charaddr_reg[0]_i_56_n_1
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.405 r  vga/charaddr_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    18.405    vga/charaddr_reg[0]_i_26_n_1
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.522 r  vga/charaddr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.522    vga/charaddr_reg[0]_i_13_n_1
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.639 r  vga/charaddr_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.639    vga/charaddr_reg[0]_i_4_n_1
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.756 r  vga/charaddr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.756    vga/charaddr_reg[0]_i_3_n_1
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.079 r  vga/charaddr_reg[2]_i_5/O[1]
                         net (fo=5, routed)           1.118    20.198    vga/charaddr_reg[2]_i_5_n_7
    SLICE_X36Y38         LUT2 (Prop_lut2_I1_O)        0.306    20.504 r  vga/charaddr_reg[2]_i_170/O
                         net (fo=1, routed)           0.000    20.504    vga/charaddr_reg[2]_i_170_n_1
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.902 r  vga/charaddr_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    20.902    vga/charaddr_reg[2]_i_157_n_1
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.016 r  vga/charaddr_reg[2]_i_141/CO[3]
                         net (fo=1, routed)           0.000    21.016    vga/charaddr_reg[2]_i_141_n_1
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.130 r  vga/charaddr_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000    21.130    vga/charaddr_reg[2]_i_127_n_1
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.244 r  vga/charaddr_reg[2]_i_117/CO[3]
                         net (fo=16, routed)          0.850    22.093    vga/charaddr_reg[2]_i_117_n_1
    SLICE_X34Y41         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    22.701 r  vga/charaddr_reg[2]_i_107/CO[2]
                         net (fo=4, routed)           0.351    23.052    vga/charaddr_reg[2]_i_107_n_2
    SLICE_X35Y42         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    23.830 r  vga/charaddr_reg[2]_i_106/CO[2]
                         net (fo=4, routed)           0.360    24.190    vga/charaddr_reg[2]_i_106_n_2
    SLICE_X36Y42         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    24.971 r  vga/charaddr_reg[2]_i_94/CO[2]
                         net (fo=4, routed)           0.366    25.337    vga/charaddr_reg[2]_i_94_n_2
    SLICE_X36Y43         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    26.118 r  vga/charaddr_reg[2]_i_49/CO[2]
                         net (fo=4, routed)           0.371    26.489    vga/charaddr_reg[2]_i_49_n_2
    SLICE_X36Y44         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    27.270 r  vga/charaddr_reg[2]_i_25/CO[2]
                         net (fo=3, routed)           0.813    28.084    vga/charaddr_reg[2]_i_25_n_2
    SLICE_X37Y43         LUT3 (Prop_lut3_I2_O)        0.313    28.397 r  vga/charaddr_reg[2]_i_45/O
                         net (fo=1, routed)           0.000    28.397    vga/charaddr_reg[2]_i_45_n_1
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.798 r  vga/charaddr_reg[2]_i_24/CO[3]
                         net (fo=2, routed)           0.989    29.786    vga/charaddr_reg[2]_i_24_n_1
    SLICE_X35Y41         LUT3 (Prop_lut3_I0_O)        0.124    29.910 r  vga/charaddr_reg[2]_i_6/O
                         net (fo=8, routed)           0.688    30.599    vga/charaddr_reg[2]_i_6_n_1
    SLICE_X34Y38         LUT5 (Prop_lut5_I2_O)        0.124    30.723 r  vga/charaddr_reg[1]_i_2/O
                         net (fo=1, routed)           0.302    31.025    vga/charaddr_reg[1]_i_2_n_1
    SLICE_X33Y38         LUT6 (Prop_lut6_I4_O)        0.124    31.149 r  vga/charaddr_reg[1]_i_1/O
                         net (fo=1, routed)           0.795    31.944    render/end_on_reg_i_144_0[1]
    SLICE_X13Y38         LDCE                                         r  render/charaddr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vc_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            render/charaddr_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.502ns  (logic 10.885ns (41.073%)  route 15.617ns (58.927%))
  Logic Levels:           34  (CARRY4=20 LUT2=2 LUT3=3 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.574     5.082    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.745 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.412    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.562     5.070    vga/clk_out1
    SLICE_X44Y36         FDCE                                         r  vga/vc_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDCE (Prop_fdce_C_Q)         0.456     5.526 f  vga/vc_reg[0]_rep__0/Q
                         net (fo=102, routed)         1.138     6.664    vga/vc_reg[0]_rep__0_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I1_O)        0.124     6.788 r  vga/Red4_i_22/O
                         net (fo=8, routed)           0.771     7.560    vga/Red4_i_22_n_1
    SLICE_X43Y37         LUT3 (Prop_lut3_I1_O)        0.124     7.684 r  vga/vga_to_hdmi_i_64/O
                         net (fo=45, routed)          1.825     9.508    vga/Red4_i_8_n_1
    SLICE_X38Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.632 r  vga/charaddr_reg[2]_i_96/O
                         net (fo=32, routed)          2.028    11.660    vga/charaddr_reg[2]_i_59_n_1
    SLICE_X43Y38         LUT4 (Prop_lut4_I3_O)        0.152    11.812 r  vga/charaddr_reg[2]_i_77/O
                         net (fo=10, routed)          0.621    12.433    vga/charaddr_reg[2]_i_77_n_1
    SLICE_X40Y35         LUT4 (Prop_lut4_I1_O)        0.332    12.765 r  vga/charaddr_reg[0]_i_145/O
                         net (fo=1, routed)           0.000    12.765    vga/charaddr_reg[0]_i_145_n_1
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.166 r  vga/charaddr_reg[0]_i_130/CO[3]
                         net (fo=1, routed)           0.000    13.166    vga/charaddr_reg[0]_i_130_n_1
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.280 r  vga/charaddr_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000    13.280    vga/charaddr_reg[0]_i_117_n_1
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.614 r  vga/charaddr_reg[0]_i_99/O[1]
                         net (fo=2, routed)           0.865    14.478    vga/charaddr_reg[0]_i_99_n_7
    SLICE_X41Y37         LUT2 (Prop_lut2_I0_O)        0.303    14.781 r  vga/charaddr_reg[0]_i_103/O
                         net (fo=1, routed)           0.000    14.781    vga/charaddr_reg[0]_i_103_n_1
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.313 r  vga/charaddr_reg[0]_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.313    vga/charaddr_reg[0]_i_82_n_1
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.647 r  vga/charaddr_reg[0]_i_62/O[1]
                         net (fo=4, routed)           1.142    16.789    vga/charaddr_reg[0]_i_62_n_7
    SLICE_X37Y35         LUT5 (Prop_lut5_I3_O)        0.303    17.092 r  vga/charaddr_reg[0]_i_52/O
                         net (fo=2, routed)           0.813    17.905    vga/charaddr_reg[0]_i_52_n_1
    SLICE_X38Y35         LUT6 (Prop_lut6_I1_O)        0.124    18.029 r  vga/charaddr_reg[0]_i_56/O
                         net (fo=1, routed)           0.000    18.029    vga/charaddr_reg[0]_i_56_n_1
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.405 r  vga/charaddr_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    18.405    vga/charaddr_reg[0]_i_26_n_1
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.522 r  vga/charaddr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.522    vga/charaddr_reg[0]_i_13_n_1
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.639 r  vga/charaddr_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.639    vga/charaddr_reg[0]_i_4_n_1
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.756 r  vga/charaddr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.756    vga/charaddr_reg[0]_i_3_n_1
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.079 r  vga/charaddr_reg[2]_i_5/O[1]
                         net (fo=5, routed)           1.118    20.198    vga/charaddr_reg[2]_i_5_n_7
    SLICE_X36Y38         LUT2 (Prop_lut2_I1_O)        0.306    20.504 r  vga/charaddr_reg[2]_i_170/O
                         net (fo=1, routed)           0.000    20.504    vga/charaddr_reg[2]_i_170_n_1
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.902 r  vga/charaddr_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    20.902    vga/charaddr_reg[2]_i_157_n_1
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.016 r  vga/charaddr_reg[2]_i_141/CO[3]
                         net (fo=1, routed)           0.000    21.016    vga/charaddr_reg[2]_i_141_n_1
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.130 r  vga/charaddr_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000    21.130    vga/charaddr_reg[2]_i_127_n_1
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.244 r  vga/charaddr_reg[2]_i_117/CO[3]
                         net (fo=16, routed)          0.850    22.093    vga/charaddr_reg[2]_i_117_n_1
    SLICE_X34Y41         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    22.701 r  vga/charaddr_reg[2]_i_107/CO[2]
                         net (fo=4, routed)           0.351    23.052    vga/charaddr_reg[2]_i_107_n_2
    SLICE_X35Y42         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    23.830 r  vga/charaddr_reg[2]_i_106/CO[2]
                         net (fo=4, routed)           0.360    24.190    vga/charaddr_reg[2]_i_106_n_2
    SLICE_X36Y42         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    24.971 r  vga/charaddr_reg[2]_i_94/CO[2]
                         net (fo=4, routed)           0.366    25.337    vga/charaddr_reg[2]_i_94_n_2
    SLICE_X36Y43         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    26.118 r  vga/charaddr_reg[2]_i_49/CO[2]
                         net (fo=4, routed)           0.371    26.489    vga/charaddr_reg[2]_i_49_n_2
    SLICE_X36Y44         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    27.270 r  vga/charaddr_reg[2]_i_25/CO[2]
                         net (fo=3, routed)           0.813    28.084    vga/charaddr_reg[2]_i_25_n_2
    SLICE_X37Y43         LUT3 (Prop_lut3_I2_O)        0.313    28.397 r  vga/charaddr_reg[2]_i_45/O
                         net (fo=1, routed)           0.000    28.397    vga/charaddr_reg[2]_i_45_n_1
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.798 r  vga/charaddr_reg[2]_i_24/CO[3]
                         net (fo=2, routed)           0.989    29.786    vga/charaddr_reg[2]_i_24_n_1
    SLICE_X35Y41         LUT3 (Prop_lut3_I0_O)        0.124    29.910 r  vga/charaddr_reg[2]_i_6/O
                         net (fo=8, routed)           0.630    30.541    vga/charaddr_reg[2]_i_6_n_1
    SLICE_X34Y39         LUT5 (Prop_lut5_I2_O)        0.124    30.665 r  vga/charaddr_reg[4]_i_6/O
                         net (fo=1, routed)           0.566    31.231    vga/charaddr_reg[4]_i_6_n_1
    SLICE_X33Y38         LUT6 (Prop_lut6_I5_O)        0.124    31.355 r  vga/charaddr_reg[4]_i_3/O
                         net (fo=1, routed)           0.000    31.355    vga/charaddr_reg[4]_i_3_n_1
    SLICE_X33Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    31.572 r  vga/charaddr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    31.572    render/end_on_reg_i_144_0[4]
    SLICE_X33Y38         LDCE                                         r  render/charaddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            render/addr_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.829ns  (logic 6.950ns (27.991%)  route 17.879ns (72.009%))
  Logic Levels:           21  (CARRY4=5 LUT3=3 LUT4=2 LUT5=3 LUT6=8)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.574     5.082    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.745 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.412    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.557     5.065    vga/clk_out1
    SLICE_X15Y30         FDCE                                         r  vga/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDCE (Prop_fdce_C_Q)         0.456     5.521 r  vga/hc_reg[3]/Q
                         net (fo=143, routed)         2.439     7.961    terrain/Sa2/Q[2]
    SLICE_X28Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.085 r  terrain/Sa2/addr_reg[1]_i_117/O
                         net (fo=1, routed)           0.650     8.735    terrain/Sa2/addr_reg[1]_i_117_n_1
    SLICE_X28Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.859 r  terrain/Sa2/addr_reg[1]_i_92/O
                         net (fo=1, routed)           0.658     9.517    vga/addr_reg[1]_i_41_4
    SLICE_X29Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.641 r  vga/addr_reg[1]_i_59/O
                         net (fo=10, routed)          1.340    10.981    vga/hc_reg[5]_3
    SLICE_X37Y44         LUT5 (Prop_lut5_I0_O)        0.124    11.105 f  vga/addr_reg[4]_i_44/O
                         net (fo=20, routed)          1.487    12.591    vga/hc_reg[5]_1
    SLICE_X40Y45         LUT6 (Prop_lut6_I2_O)        0.124    12.715 r  vga/addr_reg[4]_i_62/O
                         net (fo=2, routed)           0.827    13.542    vga/addr_reg[4]_i_62_n_1
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.124    13.666 r  vga/addr_reg[4]_i_66/O
                         net (fo=1, routed)           0.000    13.666    vga/addr_reg[4]_i_66_n_1
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    14.213 r  vga/addr_reg[4]_i_42/O[2]
                         net (fo=2, routed)           0.766    14.979    render/addr_reg[4]_i_9_0[2]
    SLICE_X38Y48         LUT6 (Prop_lut6_I2_O)        0.302    15.281 r  render/addr_reg[4]_i_21/O
                         net (fo=2, routed)           1.057    16.338    render/addr_reg[4]_i_21_n_1
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.124    16.462 r  render/addr_reg[4]_i_25/O
                         net (fo=1, routed)           0.000    16.462    render/addr_reg[4]_i_25_n_1
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    17.102 r  render/addr_reg[4]_i_9/O[3]
                         net (fo=16, routed)          1.189    18.291    render/mult3[9]
    SLICE_X36Y52         LUT3 (Prop_lut3_I1_O)        0.336    18.627 r  render/addr_reg[1]_i_122/O
                         net (fo=8, routed)           1.023    19.650    render/addr_reg[1]_i_122_n_1
    SLICE_X36Y52         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.759    20.409 r  render/addr_reg[1]_i_102/O[2]
                         net (fo=5, routed)           0.667    21.076    render/addr_reg[1]_i_102_n_6
    SLICE_X37Y52         LUT4 (Prop_lut4_I2_O)        0.328    21.404 r  render/addr_reg[1]_i_64/O
                         net (fo=2, routed)           1.048    22.452    render/addr_reg[1]_i_64_n_1
    SLICE_X37Y52         LUT5 (Prop_lut5_I4_O)        0.326    22.778 r  render/addr_reg[1]_i_68/O
                         net (fo=1, routed)           0.000    22.778    render/addr_reg[1]_i_68_n_1
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.358 r  render/addr_reg[1]_i_28/O[2]
                         net (fo=3, routed)           1.116    24.474    render/addr_reg[1]_i_28_n_6
    SLICE_X36Y50         LUT4 (Prop_lut4_I1_O)        0.302    24.776 r  render/addr_reg[1]_i_39/O
                         net (fo=1, routed)           0.000    24.776    render/addr_reg[1]_i_39_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.326 f  render/addr_reg[1]_i_16/CO[3]
                         net (fo=4, routed)           0.997    26.322    render/addr_reg[1]_i_16_n_1
    SLICE_X37Y50         LUT3 (Prop_lut3_I0_O)        0.152    26.474 r  render/addr_reg[4]_i_10/O
                         net (fo=3, routed)           1.037    27.511    render/addr_reg[4]_i_10_n_1
    SLICE_X38Y51         LUT5 (Prop_lut5_I3_O)        0.326    27.837 f  render/addr_reg[2]_i_4/O
                         net (fo=2, routed)           1.113    28.950    render/addr_reg[2]_i_4_n_1
    SLICE_X34Y49         LUT3 (Prop_lut3_I1_O)        0.150    29.100 r  render/addr_reg[4]_i_2/O
                         net (fo=2, routed)           0.467    29.566    render/addr_reg[4]_i_2_n_1
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.328    29.894 r  render/addr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    29.894    render/addr_reg[4]_i_1_n_1
    SLICE_X34Y49         LDCE                                         r  render/addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            render/addr_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.542ns  (logic 6.950ns (28.319%)  route 17.592ns (71.681%))
  Logic Levels:           21  (CARRY4=5 LUT3=3 LUT4=2 LUT5=3 LUT6=8)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.574     5.082    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.745 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.412    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.557     5.065    vga/clk_out1
    SLICE_X15Y30         FDCE                                         r  vga/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDCE (Prop_fdce_C_Q)         0.456     5.521 r  vga/hc_reg[3]/Q
                         net (fo=143, routed)         2.439     7.961    terrain/Sa2/Q[2]
    SLICE_X28Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.085 r  terrain/Sa2/addr_reg[1]_i_117/O
                         net (fo=1, routed)           0.650     8.735    terrain/Sa2/addr_reg[1]_i_117_n_1
    SLICE_X28Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.859 r  terrain/Sa2/addr_reg[1]_i_92/O
                         net (fo=1, routed)           0.658     9.517    vga/addr_reg[1]_i_41_4
    SLICE_X29Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.641 r  vga/addr_reg[1]_i_59/O
                         net (fo=10, routed)          1.340    10.981    vga/hc_reg[5]_3
    SLICE_X37Y44         LUT5 (Prop_lut5_I0_O)        0.124    11.105 f  vga/addr_reg[4]_i_44/O
                         net (fo=20, routed)          1.487    12.591    vga/hc_reg[5]_1
    SLICE_X40Y45         LUT6 (Prop_lut6_I2_O)        0.124    12.715 r  vga/addr_reg[4]_i_62/O
                         net (fo=2, routed)           0.827    13.542    vga/addr_reg[4]_i_62_n_1
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.124    13.666 r  vga/addr_reg[4]_i_66/O
                         net (fo=1, routed)           0.000    13.666    vga/addr_reg[4]_i_66_n_1
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    14.213 r  vga/addr_reg[4]_i_42/O[2]
                         net (fo=2, routed)           0.766    14.979    render/addr_reg[4]_i_9_0[2]
    SLICE_X38Y48         LUT6 (Prop_lut6_I2_O)        0.302    15.281 r  render/addr_reg[4]_i_21/O
                         net (fo=2, routed)           1.057    16.338    render/addr_reg[4]_i_21_n_1
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.124    16.462 r  render/addr_reg[4]_i_25/O
                         net (fo=1, routed)           0.000    16.462    render/addr_reg[4]_i_25_n_1
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    17.102 r  render/addr_reg[4]_i_9/O[3]
                         net (fo=16, routed)          1.189    18.291    render/mult3[9]
    SLICE_X36Y52         LUT3 (Prop_lut3_I1_O)        0.336    18.627 r  render/addr_reg[1]_i_122/O
                         net (fo=8, routed)           1.023    19.650    render/addr_reg[1]_i_122_n_1
    SLICE_X36Y52         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.759    20.409 r  render/addr_reg[1]_i_102/O[2]
                         net (fo=5, routed)           0.667    21.076    render/addr_reg[1]_i_102_n_6
    SLICE_X37Y52         LUT4 (Prop_lut4_I2_O)        0.328    21.404 r  render/addr_reg[1]_i_64/O
                         net (fo=2, routed)           1.048    22.452    render/addr_reg[1]_i_64_n_1
    SLICE_X37Y52         LUT5 (Prop_lut5_I4_O)        0.326    22.778 r  render/addr_reg[1]_i_68/O
                         net (fo=1, routed)           0.000    22.778    render/addr_reg[1]_i_68_n_1
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.358 r  render/addr_reg[1]_i_28/O[2]
                         net (fo=3, routed)           1.116    24.474    render/addr_reg[1]_i_28_n_6
    SLICE_X36Y50         LUT4 (Prop_lut4_I1_O)        0.302    24.776 r  render/addr_reg[1]_i_39/O
                         net (fo=1, routed)           0.000    24.776    render/addr_reg[1]_i_39_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.326 f  render/addr_reg[1]_i_16/CO[3]
                         net (fo=4, routed)           0.997    26.322    render/addr_reg[1]_i_16_n_1
    SLICE_X37Y50         LUT3 (Prop_lut3_I0_O)        0.152    26.474 r  render/addr_reg[4]_i_10/O
                         net (fo=3, routed)           1.037    27.511    render/addr_reg[4]_i_10_n_1
    SLICE_X38Y51         LUT5 (Prop_lut5_I3_O)        0.326    27.837 f  render/addr_reg[2]_i_4/O
                         net (fo=2, routed)           1.113    28.950    render/addr_reg[2]_i_4_n_1
    SLICE_X34Y49         LUT3 (Prop_lut3_I1_O)        0.150    29.100 r  render/addr_reg[4]_i_2/O
                         net (fo=2, routed)           0.180    29.279    render/addr_reg[4]_i_2_n_1
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.328    29.607 r  render/addr_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    29.607    render/addr_reg[3]_i_1_n_1
    SLICE_X34Y49         LDCE                                         r  render/addr_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/vc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            render/charaddr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.826ns  (logic 0.248ns (30.024%)  route 0.578ns (69.976%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     1.417    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.354 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.561     1.429    vga/clk_out1
    SLICE_X44Y37         FDCE                                         r  vga/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.141     1.570 r  vga/vc_reg[2]/Q
                         net (fo=163, routed)         0.578     2.148    vga/vc_reg[5]_0[1]
    SLICE_X33Y38         LUT4 (Prop_lut4_I2_O)        0.045     2.193 r  vga/charaddr_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     2.193    vga/charaddr_reg[4]_i_2_n_1
    SLICE_X33Y38         MUXF7 (Prop_muxf7_I0_O)      0.062     2.255 r  vga/charaddr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.255    render/end_on_reg_i_144_0[4]
    SLICE_X33Y38         LDCE                                         r  render/charaddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            render/yp_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.826ns  (logic 0.248ns (30.021%)  route 0.578ns (69.979%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     1.417    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.354 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.561     1.429    vga/clk_out1
    SLICE_X44Y37         FDCE                                         r  vga/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.141     1.570 r  vga/vc_reg[2]/Q
                         net (fo=163, routed)         0.578     2.148    vga/vc_reg[5]_0[1]
    SLICE_X39Y32         LUT6 (Prop_lut6_I2_O)        0.045     2.193 r  vga/yp_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     2.193    vga/yp_reg[4]_i_2_n_1
    SLICE_X39Y32         MUXF7 (Prop_muxf7_I0_O)      0.062     2.255 r  vga/yp_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.255    render/vga_to_hdmi_i_863_1[4]
    SLICE_X39Y32         LDCE                                         r  render/yp_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            render/yp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.841ns  (logic 0.248ns (29.482%)  route 0.593ns (70.518%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     1.417    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.354 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.561     1.429    vga/clk_out1
    SLICE_X44Y37         FDCE                                         r  vga/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.141     1.570 r  vga/vc_reg[2]/Q
                         net (fo=163, routed)         0.593     2.163    vga/vc_reg[5]_0[1]
    SLICE_X38Y33         LUT6 (Prop_lut6_I2_O)        0.045     2.208 r  vga/yp_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     2.208    vga/yp_reg[3]_i_2_n_1
    SLICE_X38Y33         MUXF7 (Prop_muxf7_I0_O)      0.062     2.270 r  vga/yp_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.270    render/vga_to_hdmi_i_863_1[3]
    SLICE_X38Y33         LDCE                                         r  render/yp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hc_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            render/xp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.926ns  (logic 0.248ns (26.789%)  route 0.678ns (73.211%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     1.417    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.354 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.557     1.425    vga/clk_out1
    SLICE_X49Y29         FDCE                                         r  vga/hc_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDCE (Prop_fdce_C_Q)         0.141     1.566 r  vga/hc_reg[0]_rep/Q
                         net (fo=104, routed)         0.678     2.244    Simulator/P1/vga_to_hdmi_i_417_0
    SLICE_X45Y33         LUT5 (Prop_lut5_I2_O)        0.045     2.289 r  Simulator/P1/xp_reg[1]_i_2/O
                         net (fo=1, routed)           0.000     2.289    Simulator/P1/xp_reg[1]_i_2_n_1
    SLICE_X45Y33         MUXF7 (Prop_muxf7_I0_O)      0.062     2.351 r  Simulator/P1/xp_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.351    render/D[1]
    SLICE_X45Y33         LDCE                                         r  render/xp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vc_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            render/yp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.952ns  (logic 0.186ns (19.548%)  route 0.766ns (80.452%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     1.417    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.354 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.560     1.428    vga/clk_out1
    SLICE_X45Y36         FDCE                                         r  vga/vc_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDCE (Prop_fdce_C_Q)         0.141     1.569 r  vga/vc_reg[0]_rep/Q
                         net (fo=101, routed)         0.602     2.171    Simulator/vga_to_hdmi_i_379_1
    SLICE_X37Y33         LUT5 (Prop_lut5_I2_O)        0.045     2.216 r  Simulator/yp_reg[0]_i_1/O
                         net (fo=1, routed)           0.164     2.380    render/vga_to_hdmi_i_863_1[0]
    SLICE_X37Y33         LDCE                                         r  render/yp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            render/xp_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.079ns  (logic 0.387ns (35.869%)  route 0.692ns (64.131%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     1.417    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.354 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.557     1.425    vga/clk_out1
    SLICE_X30Y32         FDCE                                         r  vga/hc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDCE (Prop_fdce_C_Q)         0.164     1.589 r  vga/hc_reg[2]/Q
                         net (fo=151, routed)         0.592     2.181    Simulator/P1/xp_reg[4]_i_33_0[1]
    SLICE_X49Y32         LUT4 (Prop_lut4_I2_O)        0.051     2.232 r  Simulator/P1/xp_reg[3]_i_4/O
                         net (fo=2, routed)           0.100     2.332    Simulator/P1/xp_reg[3]_i_4_n_1
    SLICE_X49Y32         LUT6 (Prop_lut6_I2_O)        0.110     2.442 r  Simulator/P1/xp_reg[4]_i_4/O
                         net (fo=1, routed)           0.000     2.442    Simulator/P1/xp_reg[4]_i_4_n_1
    SLICE_X49Y32         MUXF7 (Prop_muxf7_I0_O)      0.062     2.504 r  Simulator/P1/xp_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.504    render/D[4]
    SLICE_X49Y32         LDCE                                         r  render/xp_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hc_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            render/xp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.110ns  (logic 0.231ns (20.820%)  route 0.879ns (79.180%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     1.417    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.354 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.557     1.425    vga/clk_out1
    SLICE_X49Y29         FDCE                                         r  vga/hc_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDCE (Prop_fdce_C_Q)         0.141     1.566 f  vga/hc_reg[0]_rep/Q
                         net (fo=104, routed)         0.422     1.988    Simulator/P2/xp_reg[2]_i_1
    SLICE_X49Y30         LUT5 (Prop_lut5_I2_O)        0.045     2.033 r  Simulator/P2/xp_reg[2]_i_3/O
                         net (fo=2, routed)           0.050     2.083    status/xp_reg[2]
    SLICE_X49Y30         LUT6 (Prop_lut6_I1_O)        0.045     2.128 r  status/xp_reg[2]_i_1/O
                         net (fo=1, routed)           0.406     2.535    render/D[2]
    SLICE_X46Y39         LDCE                                         r  render/xp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            render/hlt_on_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.120ns  (logic 0.231ns (20.632%)  route 0.889ns (79.368%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     1.417    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.354 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.558     1.426    vga/clk_out1
    SLICE_X15Y30         FDCE                                         r  vga/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDCE (Prop_fdce_C_Q)         0.141     1.567 f  vga/hc_reg[3]/Q
                         net (fo=143, routed)         0.610     2.178    vga/Q[3]
    SLICE_X6Y38          LUT6 (Prop_lut6_I1_O)        0.045     2.223 r  vga/hlt_on_reg_i_2/O
                         net (fo=1, routed)           0.089     2.312    vga/hlt_on_reg_i_2_n_1
    SLICE_X6Y38          LUT6 (Prop_lut6_I2_O)        0.045     2.357 r  vga/hlt_on_reg_i_1/O
                         net (fo=1, routed)           0.189     2.546    render/hlt_on__0
    SLICE_X6Y38          LDCE                                         r  render/hlt_on_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vc_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            render/yp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.148ns  (logic 0.231ns (20.117%)  route 0.917ns (79.883%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     1.417    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.354 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.560     1.428    vga/clk_out1
    SLICE_X45Y36         FDCE                                         r  vga/vc_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDCE (Prop_fdce_C_Q)         0.141     1.569 r  vga/vc_reg[0]_rep/Q
                         net (fo=101, routed)         0.601     2.170    vga/vc_reg[0]_rep_2
    SLICE_X37Y33         LUT6 (Prop_lut6_I2_O)        0.045     2.215 f  vga/yp_reg[2]_i_5/O
                         net (fo=5, routed)           0.064     2.279    vga/yp_reg[2]_i_5_n_1
    SLICE_X37Y33         LUT6 (Prop_lut6_I5_O)        0.045     2.324 r  vga/yp_reg[2]_i_1/O
                         net (fo=1, routed)           0.253     2.577    render/vga_to_hdmi_i_863_1[2]
    SLICE_X37Y42         LDCE                                         r  render/yp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            render/blu_on_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.147ns  (logic 0.231ns (20.135%)  route 0.916ns (79.865%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     1.417    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.354 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.562     1.430    vga/clk_out1
    SLICE_X31Y41         FDCE                                         r  vga/hc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.141     1.571 r  vga/hc_reg[5]/Q
                         net (fo=80, routed)          0.529     2.100    vga/Q[5]
    SLICE_X15Y39         LUT6 (Prop_lut6_I4_O)        0.045     2.145 r  vga/blu_on_reg_i_3/O
                         net (fo=2, routed)           0.135     2.280    vga/blu_on_reg_i_3_n_1
    SLICE_X15Y39         LUT2 (Prop_lut2_I1_O)        0.045     2.325 r  vga/blu_on_reg_i_1/O
                         net (fo=1, routed)           0.253     2.578    render/blu_on11_out
    SLICE_X10Y33         LDCE                                         r  render/blu_on_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  

Max Delay           177 Endpoints
Min Delay           177 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.114ns  (logic 5.057ns (25.140%)  route 15.057ns (74.860%))
  Logic Levels:           11  (LUT2=6 LUT3=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575     1.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.552     1.552    design_1_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y21         FDRE                                         r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.456     2.008 r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=6, routed)           0.864     2.873    Simulator/P1/gpio_usb_keycode_0_tri_o[7]
    SLICE_X28Y21         LUT3 (Prop_lut3_I1_O)        0.124     2.997 r  Simulator/P1/ELV[6]_i_8/O
                         net (fo=1, routed)           0.421     3.418    Simulator/P1/ELV[6]_i_8_n_1
    SLICE_X28Y22         LUT6 (Prop_lut6_I0_O)        0.124     3.542 r  Simulator/P1/ELV[6]_i_6/O
                         net (fo=2, routed)           1.238     4.780    status/ELV_reg[6]_1
    SLICE_X14Y23         LUT2 (Prop_lut2_I1_O)        0.124     4.904 f  status/ELV[6]_i_3/O
                         net (fo=6, routed)           0.906     5.810    status/p2a[0]
    SLICE_X14Y23         LUT2 (Prop_lut2_I1_O)        0.124     5.934 f  status/hex_segA_OBUF[2]_inst_i_5/O
                         net (fo=3, routed)           0.756     6.690    status/FSM_onehot_State_reg[6]_2
    SLICE_X15Y26         LUT2 (Prop_lut2_I1_O)        0.124     6.814 f  status/Dirx_i_3/O
                         net (fo=11, routed)          1.438     8.252    status/FSM_onehot_State_reg[7]_1
    SLICE_X40Y29         LUT2 (Prop_lut2_I0_O)        0.124     8.376 f  status/Dirx_i_1/O
                         net (fo=62, routed)          1.339     9.715    Simulator/pj/p_0_in
    SLICE_X37Y27         LUT2 (Prop_lut2_I1_O)        0.152     9.867 r  Simulator/pj/hex_segA_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           1.709    11.576    Simulator/pj/xp_reg[9]_3
    SLICE_X15Y28         LUT3 (Prop_lut3_I0_O)        0.326    11.902 r  Simulator/pj/hex_segA_OBUF[4]_inst_i_2/O
                         net (fo=5, routed)           0.976    12.878    Simulator/pj/hex_segA_OBUF[6]_inst_i_7_0
    SLICE_X14Y26         LUT2 (Prop_lut2_I0_O)        0.146    13.024 r  Simulator/pj/hex_segA_OBUF[5]_inst_i_2/O
                         net (fo=5, routed)           0.485    13.509    status/FSM_onehot_State_reg[5]_4
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.328    13.837 r  status/hex_segA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.925    18.761    hex_segA_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905    21.666 r  hex_segA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    21.666    hex_segA[5]
    D6                                                                r  hex_segA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.152ns  (logic 4.718ns (24.633%)  route 14.434ns (75.367%))
  Logic Levels:           10  (LUT2=5 LUT3=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575     1.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.552     1.552    design_1_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y21         FDRE                                         r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.456     2.008 r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=6, routed)           0.864     2.873    Simulator/P1/gpio_usb_keycode_0_tri_o[7]
    SLICE_X28Y21         LUT3 (Prop_lut3_I1_O)        0.124     2.997 r  Simulator/P1/ELV[6]_i_8/O
                         net (fo=1, routed)           0.421     3.418    Simulator/P1/ELV[6]_i_8_n_1
    SLICE_X28Y22         LUT6 (Prop_lut6_I0_O)        0.124     3.542 r  Simulator/P1/ELV[6]_i_6/O
                         net (fo=2, routed)           1.238     4.780    status/ELV_reg[6]_1
    SLICE_X14Y23         LUT2 (Prop_lut2_I1_O)        0.124     4.904 f  status/ELV[6]_i_3/O
                         net (fo=6, routed)           0.906     5.810    status/p2a[0]
    SLICE_X14Y23         LUT2 (Prop_lut2_I1_O)        0.124     5.934 f  status/hex_segA_OBUF[2]_inst_i_5/O
                         net (fo=3, routed)           0.756     6.690    status/FSM_onehot_State_reg[6]_2
    SLICE_X15Y26         LUT2 (Prop_lut2_I1_O)        0.124     6.814 f  status/Dirx_i_3/O
                         net (fo=11, routed)          1.438     8.252    status/FSM_onehot_State_reg[7]_1
    SLICE_X40Y29         LUT2 (Prop_lut2_I0_O)        0.124     8.376 f  status/Dirx_i_1/O
                         net (fo=62, routed)          1.339     9.715    Simulator/pj/p_0_in
    SLICE_X37Y27         LUT2 (Prop_lut2_I1_O)        0.152     9.867 r  Simulator/pj/hex_segA_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           1.709    11.576    Simulator/pj/xp_reg[9]_3
    SLICE_X15Y28         LUT3 (Prop_lut3_I0_O)        0.326    11.902 r  Simulator/pj/hex_segA_OBUF[4]_inst_i_2/O
                         net (fo=5, routed)           0.744    12.646    HexA/hex_segA[4]
    SLICE_X11Y28         LUT5 (Prop_lut5_I2_O)        0.124    12.770 r  HexA/hex_segA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.018    17.789    hex_segA_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916    20.704 r  hex_segA_OBUF[4]_inst/O
                         net (fo=0)                   0.000    20.704    hex_segA[4]
    D7                                                                r  hex_segA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.127ns  (logic 4.578ns (25.254%)  route 13.549ns (74.746%))
  Logic Levels:           9  (LUT2=5 LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575     1.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.552     1.552    design_1_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y21         FDRE                                         r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.456     2.008 r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=6, routed)           0.864     2.873    Simulator/P1/gpio_usb_keycode_0_tri_o[7]
    SLICE_X28Y21         LUT3 (Prop_lut3_I1_O)        0.124     2.997 r  Simulator/P1/ELV[6]_i_8/O
                         net (fo=1, routed)           0.421     3.418    Simulator/P1/ELV[6]_i_8_n_1
    SLICE_X28Y22         LUT6 (Prop_lut6_I0_O)        0.124     3.542 r  Simulator/P1/ELV[6]_i_6/O
                         net (fo=2, routed)           1.238     4.780    status/ELV_reg[6]_1
    SLICE_X14Y23         LUT2 (Prop_lut2_I1_O)        0.124     4.904 f  status/ELV[6]_i_3/O
                         net (fo=6, routed)           0.906     5.810    status/p2a[0]
    SLICE_X14Y23         LUT2 (Prop_lut2_I1_O)        0.124     5.934 f  status/hex_segA_OBUF[2]_inst_i_5/O
                         net (fo=3, routed)           0.756     6.690    status/FSM_onehot_State_reg[6]_2
    SLICE_X15Y26         LUT2 (Prop_lut2_I1_O)        0.124     6.814 f  status/Dirx_i_3/O
                         net (fo=11, routed)          1.438     8.252    status/FSM_onehot_State_reg[7]_1
    SLICE_X40Y29         LUT2 (Prop_lut2_I0_O)        0.124     8.376 f  status/Dirx_i_1/O
                         net (fo=62, routed)          1.339     9.715    Simulator/pj/p_0_in
    SLICE_X37Y27         LUT2 (Prop_lut2_I1_O)        0.152     9.867 r  Simulator/pj/hex_segA_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           1.840    11.707    status/hex_segA[3]
    SLICE_X14Y30         LUT6 (Prop_lut6_I2_O)        0.326    12.033 r  status/hex_segA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.746    16.780    hex_segA_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         2.900    19.679 r  hex_segA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.679    hex_segA[0]
    E6                                                                r  hex_segA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.104ns  (logic 4.586ns (25.330%)  route 13.518ns (74.670%))
  Logic Levels:           9  (LUT2=5 LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575     1.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.552     1.552    design_1_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y21         FDRE                                         r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.456     2.008 r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=6, routed)           0.864     2.873    Simulator/P1/gpio_usb_keycode_0_tri_o[7]
    SLICE_X28Y21         LUT3 (Prop_lut3_I1_O)        0.124     2.997 r  Simulator/P1/ELV[6]_i_8/O
                         net (fo=1, routed)           0.421     3.418    Simulator/P1/ELV[6]_i_8_n_1
    SLICE_X28Y22         LUT6 (Prop_lut6_I0_O)        0.124     3.542 r  Simulator/P1/ELV[6]_i_6/O
                         net (fo=2, routed)           1.238     4.780    status/ELV_reg[6]_1
    SLICE_X14Y23         LUT2 (Prop_lut2_I1_O)        0.124     4.904 f  status/ELV[6]_i_3/O
                         net (fo=6, routed)           0.906     5.810    status/p2a[0]
    SLICE_X14Y23         LUT2 (Prop_lut2_I1_O)        0.124     5.934 f  status/hex_segA_OBUF[2]_inst_i_5/O
                         net (fo=3, routed)           0.756     6.690    status/FSM_onehot_State_reg[6]_2
    SLICE_X15Y26         LUT2 (Prop_lut2_I1_O)        0.124     6.814 f  status/Dirx_i_3/O
                         net (fo=11, routed)          1.438     8.252    status/FSM_onehot_State_reg[7]_1
    SLICE_X40Y29         LUT2 (Prop_lut2_I0_O)        0.124     8.376 f  status/Dirx_i_1/O
                         net (fo=62, routed)          1.339     9.715    Simulator/pj/p_0_in
    SLICE_X37Y27         LUT2 (Prop_lut2_I1_O)        0.152     9.867 r  Simulator/pj/hex_segA_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           1.593    11.460    status/hex_segA[3]
    SLICE_X15Y30         LUT6 (Prop_lut6_I2_O)        0.326    11.786 r  status/hex_segA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.962    16.749    hex_segA_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908    19.656 r  hex_segA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.656    hex_segA[3]
    C5                                                                r  hex_segA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.679ns  (logic 4.344ns (29.596%)  route 10.334ns (70.404%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575     1.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.552     1.552    design_1_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y21         FDRE                                         r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.456     2.008 r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=6, routed)           0.864     2.873    Simulator/P1/gpio_usb_keycode_0_tri_o[7]
    SLICE_X28Y21         LUT3 (Prop_lut3_I1_O)        0.124     2.997 r  Simulator/P1/ELV[6]_i_8/O
                         net (fo=1, routed)           0.421     3.418    Simulator/P1/ELV[6]_i_8_n_1
    SLICE_X28Y22         LUT6 (Prop_lut6_I0_O)        0.124     3.542 r  Simulator/P1/ELV[6]_i_6/O
                         net (fo=2, routed)           1.106     4.647    status/ELV_reg[6]_1
    SLICE_X14Y23         LUT2 (Prop_lut2_I1_O)        0.124     4.771 f  status/ELV[6]_i_4/O
                         net (fo=7, routed)           1.424     6.196    status/p1a[0]
    SLICE_X14Y25         LUT3 (Prop_lut3_I1_O)        0.124     6.320 r  status/Dirx_i_4/O
                         net (fo=14, routed)          0.971     7.291    Simulator/pj/FSM_onehot_State_reg[5]
    SLICE_X15Y27         LUT5 (Prop_lut5_I3_O)        0.152     7.443 r  Simulator/pj/hex_segA_OBUF[6]_inst_i_3/O
                         net (fo=5, routed)           0.817     8.259    status/hex_segA[6]
    SLICE_X15Y28         LUT6 (Prop_lut6_I3_O)        0.326     8.585 r  status/hex_segA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.731    13.317    hex_segA_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         2.914    16.231 r  hex_segA_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.231    hex_segA[6]
    C4                                                                r  hex_segA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.389ns  (logic 4.337ns (30.141%)  route 10.052ns (69.859%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575     1.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.552     1.552    design_1_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y21         FDRE                                         r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.456     2.008 f  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=6, routed)           0.864     2.873    Simulator/P1/gpio_usb_keycode_0_tri_o[7]
    SLICE_X28Y21         LUT3 (Prop_lut3_I1_O)        0.124     2.997 f  Simulator/P1/ELV[6]_i_8/O
                         net (fo=1, routed)           0.421     3.418    Simulator/P1/ELV[6]_i_8_n_1
    SLICE_X28Y22         LUT6 (Prop_lut6_I0_O)        0.124     3.542 f  Simulator/P1/ELV[6]_i_6/O
                         net (fo=2, routed)           1.106     4.647    status/ELV_reg[6]_1
    SLICE_X14Y23         LUT2 (Prop_lut2_I1_O)        0.124     4.771 r  status/ELV[6]_i_4/O
                         net (fo=7, routed)           1.424     6.196    status/p1a[0]
    SLICE_X14Y25         LUT3 (Prop_lut3_I1_O)        0.124     6.320 f  status/Dirx_i_4/O
                         net (fo=14, routed)          0.648     6.968    status/FSM_onehot_State_reg[4]_2
    SLICE_X15Y26         LUT5 (Prop_lut5_I0_O)        0.150     7.118 r  status/hex_segA_OBUF[2]_inst_i_3/O
                         net (fo=3, routed)           0.826     7.943    status/hex_segA_OBUF[2]_inst_i_3_n_1
    SLICE_X15Y27         LUT6 (Prop_lut6_I3_O)        0.326     8.269 r  status/hex_segA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.763    13.032    hex_segA_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909    15.941 r  hex_segA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.941    hex_segA[2]
    D5                                                                r  hex_segA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.803ns  (logic 4.212ns (30.512%)  route 9.591ns (69.488%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575     1.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.552     1.552    design_1_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y21         FDRE                                         r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.456     2.008 f  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=6, routed)           1.103     3.111    Simulator/P1/gpio_usb_keycode_0_tri_o[4]
    SLICE_X28Y21         LUT4 (Prop_lut4_I0_O)        0.152     3.263 r  Simulator/P1/hex_segB_OBUF[4]_inst_i_6/O
                         net (fo=4, routed)           0.932     4.195    status/ELV_reg[6]_2
    SLICE_X13Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.521 f  status/hex_segB_OBUF[4]_inst_i_4/O
                         net (fo=9, routed)           0.978     5.499    status/p1a[1]
    SLICE_X13Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.623 f  status/hex_segB_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.639     6.262    Simulator/P1/hex_segB_OBUF[6]_inst_i_1_0
    SLICE_X13Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.386 f  Simulator/P1/hex_segB_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           1.147     7.533    Simulator/P1/hex_segB_OBUF[6]_inst_i_2_n_1
    SLICE_X14Y25         LUT4 (Prop_lut4_I2_O)        0.124     7.657 r  Simulator/P1/hex_segB_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.792    12.450    hex_segB_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         2.906    15.355 r  hex_segB_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.355    hex_segB[6]
    E5                                                                r  hex_segB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.450ns  (logic 4.764ns (35.423%)  route 8.686ns (64.577%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575     1.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.552     1.552    design_1_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y21         FDRE                                         r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.456     2.008 f  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=6, routed)           1.103     3.111    Simulator/P1/gpio_usb_keycode_0_tri_o[4]
    SLICE_X28Y21         LUT4 (Prop_lut4_I0_O)        0.152     3.263 r  Simulator/P1/hex_segB_OBUF[4]_inst_i_6/O
                         net (fo=4, routed)           0.902     4.165    status/ELV_reg[6]_2
    SLICE_X13Y23         LUT6 (Prop_lut6_I3_O)        0.326     4.491 r  status/ELV[6]_i_2__0/O
                         net (fo=2, routed)           0.446     4.937    status/FSM_onehot_State_reg[7]_3
    SLICE_X13Y23         LUT3 (Prop_lut3_I0_O)        0.150     5.087 r  status/hex_segA_OBUF[2]_inst_i_6/O
                         net (fo=10, routed)          1.174     6.261    status/FSM_onehot_State_reg[7]_0
    SLICE_X13Y22         LUT2 (Prop_lut2_I0_O)        0.352     6.613 r  status/p_0_out__31_carry_i_6/O
                         net (fo=2, routed)           0.612     7.225    Simulator/P2/ELV_reg[6]_3
    SLICE_X13Y21         LUT6 (Prop_lut6_I5_O)        0.326     7.551 r  Simulator/P2/hex_segB_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.433     7.984    Simulator/P1/hex_segB[2]
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.124     8.108 r  Simulator/P1/hex_segB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.016    12.124    hex_segB_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         2.878    15.002 r  hex_segB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.002    hex_segB[2]
    J3                                                                r  hex_segB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.320ns  (logic 4.558ns (34.216%)  route 8.762ns (65.784%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575     1.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.552     1.552    design_1_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y21         FDRE                                         r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.456     2.008 r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=6, routed)           1.103     3.111    Simulator/P1/gpio_usb_keycode_0_tri_o[4]
    SLICE_X28Y21         LUT4 (Prop_lut4_I0_O)        0.152     3.263 f  Simulator/P1/hex_segB_OBUF[4]_inst_i_6/O
                         net (fo=4, routed)           0.784     4.047    status/ELV_reg[6]_2
    SLICE_X13Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.373 f  status/ELV[6]_i_3__0/O
                         net (fo=2, routed)           0.447     4.820    status/FSM_onehot_State_reg[4]_3
    SLICE_X13Y24         LUT3 (Prop_lut3_I2_O)        0.150     4.970 f  status/hex_segB_OBUF[4]_inst_i_3/O
                         net (fo=9, routed)           1.062     6.032    status/FSM_onehot_State_reg[4]_0
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.326     6.358 f  status/hex_segB_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.590     6.948    Simulator/P1/hex_segB_OBUF[1]_inst_i_1_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.072 f  Simulator/P1/hex_segB_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.452     7.524    Simulator/P1/hex_segB_OBUF[1]_inst_i_2_n_1
    SLICE_X12Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.648 r  Simulator/P1/hex_segB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.325    11.973    hex_segB_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         2.900    14.872 r  hex_segB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.872    hex_segB[1]
    G5                                                                r  hex_segB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status/p2h_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.235ns  (logic 1.955ns (14.772%)  route 11.280ns (85.228%))
  Logic Levels:           10  (LUT2=6 LUT3=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575     1.575    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.552     1.552    design_1_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y21         FDRE                                         r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.456     2.008 f  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=6, routed)           0.864     2.873    Simulator/P1/gpio_usb_keycode_0_tri_o[7]
    SLICE_X28Y21         LUT3 (Prop_lut3_I1_O)        0.124     2.997 f  Simulator/P1/ELV[6]_i_8/O
                         net (fo=1, routed)           0.421     3.418    Simulator/P1/ELV[6]_i_8_n_1
    SLICE_X28Y22         LUT6 (Prop_lut6_I0_O)        0.124     3.542 f  Simulator/P1/ELV[6]_i_6/O
                         net (fo=2, routed)           1.238     4.780    status/ELV_reg[6]_1
    SLICE_X14Y23         LUT2 (Prop_lut2_I1_O)        0.124     4.904 r  status/ELV[6]_i_3/O
                         net (fo=6, routed)           0.906     5.810    status/p2a[0]
    SLICE_X14Y23         LUT2 (Prop_lut2_I1_O)        0.124     5.934 r  status/hex_segA_OBUF[2]_inst_i_5/O
                         net (fo=3, routed)           0.756     6.690    status/FSM_onehot_State_reg[6]_2
    SLICE_X15Y26         LUT2 (Prop_lut2_I1_O)        0.124     6.814 r  status/Dirx_i_3/O
                         net (fo=11, routed)          1.438     8.252    status/FSM_onehot_State_reg[7]_1
    SLICE_X40Y29         LUT2 (Prop_lut2_I0_O)        0.124     8.376 r  status/Dirx_i_1/O
                         net (fo=62, routed)          1.339     9.715    Simulator/pj/p_0_in
    SLICE_X37Y27         LUT2 (Prop_lut2_I1_O)        0.152     9.867 f  Simulator/pj/hex_segA_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           1.709    11.576    Simulator/pj/xp_reg[9]_3
    SLICE_X15Y28         LUT3 (Prop_lut3_I0_O)        0.326    11.902 f  Simulator/pj/hex_segA_OBUF[4]_inst_i_2/O
                         net (fo=5, routed)           0.976    12.878    Simulator/pj/hex_segA_OBUF[6]_inst_i_7_0
    SLICE_X14Y26         LUT2 (Prop_lut2_I1_O)        0.124    13.002 r  Simulator/pj/FSM_onehot_State[8]_i_2/O
                         net (fo=4, routed)           1.014    14.016    status/p2h_reg[2]_1
    SLICE_X12Y26         LUT5 (Prop_lut5_I0_O)        0.153    14.169 r  status/p2h[2]_i_1/O
                         net (fo=1, routed)           0.618    14.787    status/p2h[2]_i_1_n_1
    SLICE_X12Y26         FDRE                                         r  status/p2h_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status/p1m_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.691ns  (logic 0.231ns (33.438%)  route 0.460ns (66.562%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.553     0.553    design_1_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y21         FDRE                                         r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.141     0.694 f  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=6, routed)           0.169     0.863    status/gpio_usb_keycode_0_tri_o[4]
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.045     0.908 f  status/p1m[1]_i_4/O
                         net (fo=5, routed)           0.291     1.198    status/p1m[1]_i_4_n_1
    SLICE_X28Y27         LUT4 (Prop_lut4_I3_O)        0.045     1.243 r  status/p1m[0]_i_1/O
                         net (fo=1, routed)           0.000     1.243    status/P1m_0[0]
    SLICE_X28Y27         FDRE                                         r  status/p1m_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status/p2m_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.692ns  (logic 0.231ns (33.389%)  route 0.461ns (66.611%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.553     0.553    design_1_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y21         FDRE                                         r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.141     0.694 f  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=6, routed)           0.169     0.863    status/gpio_usb_keycode_0_tri_o[4]
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.045     0.908 f  status/p1m[1]_i_4/O
                         net (fo=5, routed)           0.292     1.199    status/p1m[1]_i_4_n_1
    SLICE_X28Y27         LUT4 (Prop_lut4_I3_O)        0.045     1.244 r  status/p2m[0]_i_1/O
                         net (fo=1, routed)           0.000     1.244    status/P2m_1[0]
    SLICE_X28Y27         FDRE                                         r  status/p2m_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status/p1m_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.694ns  (logic 0.234ns (33.725%)  route 0.460ns (66.275%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.553     0.553    design_1_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y21         FDRE                                         r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.141     0.694 f  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=6, routed)           0.169     0.863    status/gpio_usb_keycode_0_tri_o[4]
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.045     0.908 f  status/p1m[1]_i_4/O
                         net (fo=5, routed)           0.291     1.198    status/p1m[1]_i_4_n_1
    SLICE_X28Y27         LUT4 (Prop_lut4_I3_O)        0.048     1.246 r  status/p1m[1]_i_3/O
                         net (fo=1, routed)           0.000     1.246    status/P1m_0[1]
    SLICE_X28Y27         FDRE                                         r  status/p1m_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status/p2m_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.696ns  (logic 0.235ns (33.772%)  route 0.461ns (66.228%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.553     0.553    design_1_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y21         FDRE                                         r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.141     0.694 f  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=6, routed)           0.169     0.863    status/gpio_usb_keycode_0_tri_o[4]
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.045     0.908 f  status/p1m[1]_i_4/O
                         net (fo=5, routed)           0.292     1.199    status/p1m[1]_i_4_n_1
    SLICE_X28Y27         LUT4 (Prop_lut4_I3_O)        0.049     1.248 r  status/p2m[1]_i_1/O
                         net (fo=1, routed)           0.000     1.248    status/P2m_1[1]
    SLICE_X28Y27         FDRE                                         r  status/p2m_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status/FSM_onehot_State_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.932ns  (logic 0.231ns (24.775%)  route 0.701ns (75.225%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.553     0.553    design_1_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y21         FDRE                                         r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.141     0.694 f  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/Q
                         net (fo=6, routed)           0.148     0.842    status/gpio_usb_keycode_0_tri_o[5]
    SLICE_X28Y22         LUT6 (Prop_lut6_I1_O)        0.045     0.887 f  status/FSM_onehot_State[7]_i_2/O
                         net (fo=5, routed)           0.553     1.440    status/FSM_onehot_State[7]_i_2_n_1
    SLICE_X14Y23         LUT3 (Prop_lut3_I1_O)        0.045     1.485 r  status/FSM_onehot_State[6]_i_1/O
                         net (fo=1, routed)           0.000     1.485    status/FSM_onehot_State[6]_i_1_n_1
    SLICE_X14Y23         FDRE                                         r  status/FSM_onehot_State_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status/FSM_onehot_State_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.936ns  (logic 0.230ns (24.562%)  route 0.706ns (75.438%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.553     0.553    design_1_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y21         FDRE                                         r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.141     0.694 f  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/Q
                         net (fo=6, routed)           0.148     0.842    status/gpio_usb_keycode_0_tri_o[5]
    SLICE_X28Y22         LUT6 (Prop_lut6_I1_O)        0.045     0.887 f  status/FSM_onehot_State[7]_i_2/O
                         net (fo=5, routed)           0.558     1.445    status/FSM_onehot_State[7]_i_2_n_1
    SLICE_X14Y23         LUT4 (Prop_lut4_I0_O)        0.044     1.489 r  status/FSM_onehot_State[3]_i_1/O
                         net (fo=1, routed)           0.000     1.489    status/FSM_onehot_State[3]_i_1_n_1
    SLICE_X14Y23         FDRE                                         r  status/FSM_onehot_State_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status/FSM_onehot_State_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.951ns  (logic 0.231ns (24.292%)  route 0.720ns (75.708%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.553     0.553    design_1_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y21         FDRE                                         r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/Q
                         net (fo=6, routed)           0.148     0.842    status/gpio_usb_keycode_0_tri_o[5]
    SLICE_X28Y22         LUT6 (Prop_lut6_I1_O)        0.045     0.887 r  status/FSM_onehot_State[7]_i_2/O
                         net (fo=5, routed)           0.572     1.459    status/FSM_onehot_State[7]_i_2_n_1
    SLICE_X13Y23         LUT4 (Prop_lut4_I2_O)        0.045     1.504 r  status/FSM_onehot_State[7]_i_1/O
                         net (fo=1, routed)           0.000     1.504    status/FSM_onehot_State[7]_i_1_n_1
    SLICE_X13Y23         FDRE                                         r  status/FSM_onehot_State_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status/FSM_onehot_State_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.231ns (23.942%)  route 0.734ns (76.058%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.553     0.553    design_1_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y22         FDRE                                         r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141     0.694 f  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=9, routed)           0.170     0.863    status/gpio_usb_keycode_0_tri_o[2]
    SLICE_X28Y22         LUT5 (Prop_lut5_I1_O)        0.045     0.908 r  status/FSM_onehot_State[10]_i_5/O
                         net (fo=2, routed)           0.432     1.340    status/FSM_onehot_State[10]_i_5_n_1
    SLICE_X12Y23         LUT5 (Prop_lut5_I2_O)        0.045     1.385 r  status/FSM_onehot_State[10]_i_1/O
                         net (fo=11, routed)          0.132     1.517    status/FSM_onehot_State[10]_i_1_n_1
    SLICE_X14Y23         FDRE                                         r  status/FSM_onehot_State_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status/FSM_onehot_State_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.231ns (23.942%)  route 0.734ns (76.058%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.553     0.553    design_1_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y22         FDRE                                         r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141     0.694 f  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=9, routed)           0.170     0.863    status/gpio_usb_keycode_0_tri_o[2]
    SLICE_X28Y22         LUT5 (Prop_lut5_I1_O)        0.045     0.908 r  status/FSM_onehot_State[10]_i_5/O
                         net (fo=2, routed)           0.432     1.340    status/FSM_onehot_State[10]_i_5_n_1
    SLICE_X12Y23         LUT5 (Prop_lut5_I2_O)        0.045     1.385 r  status/FSM_onehot_State[10]_i_1/O
                         net (fo=11, routed)          0.132     1.517    status/FSM_onehot_State[10]_i_1_n_1
    SLICE_X14Y23         FDRE                                         r  status/FSM_onehot_State_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status/FSM_onehot_State_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.971ns  (logic 0.231ns (23.781%)  route 0.740ns (76.219%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.553     0.553    design_1_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y22         FDRE                                         r  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141     0.694 f  design_1_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=9, routed)           0.170     0.863    status/gpio_usb_keycode_0_tri_o[2]
    SLICE_X28Y22         LUT5 (Prop_lut5_I1_O)        0.045     0.908 r  status/FSM_onehot_State[10]_i_5/O
                         net (fo=2, routed)           0.432     1.340    status/FSM_onehot_State[10]_i_5_n_1
    SLICE_X12Y23         LUT5 (Prop_lut5_I2_O)        0.045     1.385 r  status/FSM_onehot_State[10]_i_1/O
                         net (fo=11, routed)          0.139     1.524    status/FSM_onehot_State[10]_i_1_n_1
    SLICE_X12Y23         FDSE                                         r  status/FSM_onehot_State_reg[0]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.574     5.082    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     1.745 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666     3.412    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.671     5.179    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.651 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     5.652    vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_OB)    1.838     7.490 r  vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     7.490    hdmi_tmds_clk_n
    V17                                                               r  hdmi_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 2.309ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.574     5.082    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     1.745 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666     3.412    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.671     5.179    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.651 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     5.652    vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_O)     1.837     7.489 r  vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     7.489    hdmi_tmds_clk_p
    U16                                                               r  hdmi_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.312ns  (logic 2.311ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.574     5.082    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     1.745 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666     3.412    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665     5.173    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.645 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     5.646    vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    1.839     7.484 r  vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     7.484    hdmi_tmds_data_n[1]
    R17                                                               r  hdmi_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 2.309ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.574     5.082    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     1.745 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666     3.412    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.666     5.174    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.646 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     5.647    vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_OB)    1.837     7.484 r  vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     7.484    hdmi_tmds_data_n[0]
    U18                                                               r  hdmi_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.574     5.082    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     1.745 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666     3.412    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665     5.173    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.645 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     5.646    vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     1.838     7.483 r  vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     7.483    hdmi_tmds_data_p[1]
    R16                                                               r  hdmi_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.309ns  (logic 2.308ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.574     5.082    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     1.745 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666     3.412    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.666     5.174    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.646 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     5.647    vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_O)     1.836     7.483 r  vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     7.483    hdmi_tmds_data_p[0]
    U17                                                               r  hdmi_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.299ns  (logic 2.298ns (99.956%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.574     5.082    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     1.745 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666     3.412    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.663     5.171    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.643 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     5.644    vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_OB)    1.826     7.470 r  vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     7.470    hdmi_tmds_data_n[2]
    T14                                                               r  hdmi_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.298ns  (logic 2.297ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.574     5.082    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     1.745 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666     3.412    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.663     5.171    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.643 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     5.644    vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_O)     1.825     7.469 r  vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     7.469    hdmi_tmds_data_p[2]
    R14                                                               r  hdmi_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.952ns  (logic 0.951ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     1.417    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.354 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489     0.843    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.580     1.448    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.625 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     1.626    vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_O)     0.774     2.400 r  vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     2.400    hdmi_tmds_data_p[2]
    R14                                                               r  hdmi_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.953ns  (logic 0.952ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     1.417    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.354 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489     0.843    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.580     1.448    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.625 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     1.626    vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_OB)    0.775     2.401 r  vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     2.401    hdmi_tmds_data_n[2]
    T14                                                               r  hdmi_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.963ns  (logic 0.962ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     1.417    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.354 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489     0.843    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.582     1.450    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.627 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     1.628    vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_O)     0.785     2.414 r  vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     2.414    hdmi_tmds_data_p[0]
    U17                                                               r  hdmi_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.964ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     1.417    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.354 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489     0.843    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.581     1.449    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.626 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     1.627    vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     0.787     2.414 r  vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     2.414    hdmi_tmds_data_p[1]
    R16                                                               r  hdmi_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     1.417    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.354 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489     0.843    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.582     1.450    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.627 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     1.628    vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_OB)    0.786     2.415 r  vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     2.415    hdmi_tmds_data_n[0]
    U18                                                               r  hdmi_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.966ns  (logic 0.965ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     1.417    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.354 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489     0.843    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.581     1.449    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.626 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     1.627    vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    0.788     2.415 r  vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     2.415    hdmi_tmds_data_n[1]
    R17                                                               r  hdmi_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     1.417    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.354 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489     0.843    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.584     1.452    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.629 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     1.630    vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_O)     0.786     2.416 r  vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     2.416    hdmi_tmds_clk_p
    U16                                                               r  hdmi_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.964ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     1.417    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.354 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489     0.843    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.584     1.452    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.629 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     1.630    vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_OB)    0.787     2.417 r  vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     2.417    hdmi_tmds_clk_n
    V17                                                               r  hdmi_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.337ns  (logic 0.096ns (2.877%)  route 3.241ns (97.123%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 f  Clk (IN)
                         net (fo=0)                   0.000     5.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     6.440 f  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.412    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     8.508 f  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.574    10.082    clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     6.745 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.666     8.412    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     8.508 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.574    10.082    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.064ns  (logic 0.026ns (2.445%)  route 1.038ns (97.555%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     1.417    clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.063     0.354 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.489     0.843    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     1.417    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_1_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_1_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y6        BUFG                         0.000     5.000 f  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.575     6.575    design_1_i/clk_wiz_1/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.243 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.904    design_1_i/clk_wiz_1/inst/clkfbout_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     5.000 f  design_1_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.575    design_1_i/clk_wiz_1/inst/clkfbout_buf_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_1_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.549     0.549    design_1_i/clk_wiz_1/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    design_1_i/clk_wiz_1/inst/clkfbout_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    design_1_i/clk_wiz_1/inst/clkfbout_buf_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexA/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.960ns  (logic 1.316ns (22.089%)  route 4.644ns (77.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=120, routed)         4.644     5.960    HexA/reset_rtl_0_IBUF
    SLICE_X10Y27         FDRE                                         r  HexA/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.437     4.767    HexA/Clk
    SLICE_X10Y27         FDRE                                         r  HexA/counter_reg[10]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexA/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.960ns  (logic 1.316ns (22.089%)  route 4.644ns (77.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=120, routed)         4.644     5.960    HexA/reset_rtl_0_IBUF
    SLICE_X10Y27         FDRE                                         r  HexA/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.437     4.767    HexA/Clk
    SLICE_X10Y27         FDRE                                         r  HexA/counter_reg[11]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexA/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.960ns  (logic 1.316ns (22.089%)  route 4.644ns (77.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=120, routed)         4.644     5.960    HexA/reset_rtl_0_IBUF
    SLICE_X10Y27         FDRE                                         r  HexA/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.437     4.767    HexA/Clk
    SLICE_X10Y27         FDRE                                         r  HexA/counter_reg[8]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexA/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.960ns  (logic 1.316ns (22.089%)  route 4.644ns (77.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=120, routed)         4.644     5.960    HexA/reset_rtl_0_IBUF
    SLICE_X10Y27         FDRE                                         r  HexA/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.437     4.767    HexA/Clk
    SLICE_X10Y27         FDRE                                         r  HexA/counter_reg[9]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexA/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.952ns  (logic 1.316ns (22.118%)  route 4.636ns (77.882%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=120, routed)         4.636     5.952    HexA/reset_rtl_0_IBUF
    SLICE_X10Y29         FDRE                                         r  HexA/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.440     4.770    HexA/Clk
    SLICE_X10Y29         FDRE                                         r  HexA/counter_reg[16]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexB/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.849ns  (logic 1.316ns (22.509%)  route 4.532ns (77.491%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=120, routed)         4.532     5.849    HexB/reset_rtl_0_IBUF
    SLICE_X15Y21         FDRE                                         r  HexB/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.438     4.768    HexB/Clk
    SLICE_X15Y21         FDRE                                         r  HexB/counter_reg[4]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexB/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.849ns  (logic 1.316ns (22.509%)  route 4.532ns (77.491%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=120, routed)         4.532     5.849    HexB/reset_rtl_0_IBUF
    SLICE_X15Y21         FDRE                                         r  HexB/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.438     4.768    HexB/Clk
    SLICE_X15Y21         FDRE                                         r  HexB/counter_reg[5]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexB/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.849ns  (logic 1.316ns (22.509%)  route 4.532ns (77.491%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=120, routed)         4.532     5.849    HexB/reset_rtl_0_IBUF
    SLICE_X15Y21         FDRE                                         r  HexB/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.438     4.768    HexB/Clk
    SLICE_X15Y21         FDRE                                         r  HexB/counter_reg[6]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexB/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.849ns  (logic 1.316ns (22.509%)  route 4.532ns (77.491%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=120, routed)         4.532     5.849    HexB/reset_rtl_0_IBUF
    SLICE_X15Y21         FDRE                                         r  HexB/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.438     4.768    HexB/Clk
    SLICE_X15Y21         FDRE                                         r  HexB/counter_reg[7]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexA/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.798ns  (logic 1.316ns (22.706%)  route 4.481ns (77.294%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=120, routed)         4.481     5.798    HexA/reset_rtl_0_IBUF
    SLICE_X10Y25         FDRE                                         r  HexA/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.434     4.764    HexA/Clk
    SLICE_X10Y25         FDRE                                         r  HexA/counter_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexB/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.324ns  (logic 0.394ns (16.935%)  route 1.930ns (83.065%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=120, routed)         1.930     2.324    HexB/reset_rtl_0_IBUF
    SLICE_X15Y20         FDRE                                         r  HexB/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.825     1.938    HexB/Clk
    SLICE_X15Y20         FDRE                                         r  HexB/counter_reg[0]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexB/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.324ns  (logic 0.394ns (16.935%)  route 1.930ns (83.065%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=120, routed)         1.930     2.324    HexB/reset_rtl_0_IBUF
    SLICE_X15Y20         FDRE                                         r  HexB/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.825     1.938    HexB/Clk
    SLICE_X15Y20         FDRE                                         r  HexB/counter_reg[1]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexB/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.324ns  (logic 0.394ns (16.935%)  route 1.930ns (83.065%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=120, routed)         1.930     2.324    HexB/reset_rtl_0_IBUF
    SLICE_X15Y20         FDRE                                         r  HexB/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.825     1.938    HexB/Clk
    SLICE_X15Y20         FDRE                                         r  HexB/counter_reg[2]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexB/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.324ns  (logic 0.394ns (16.935%)  route 1.930ns (83.065%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=120, routed)         1.930     2.324    HexB/reset_rtl_0_IBUF
    SLICE_X15Y20         FDRE                                         r  HexB/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.825     1.938    HexB/Clk
    SLICE_X15Y20         FDRE                                         r  HexB/counter_reg[3]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexB/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.326ns  (logic 0.394ns (16.923%)  route 1.932ns (83.077%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=120, routed)         1.932     2.326    HexB/reset_rtl_0_IBUF
    SLICE_X15Y24         FDRE                                         r  HexB/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.820     1.933    HexB/Clk
    SLICE_X15Y24         FDRE                                         r  HexB/counter_reg[16]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexB/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.387ns  (logic 0.394ns (16.486%)  route 1.994ns (83.514%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.934ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=120, routed)         1.994     2.387    HexB/reset_rtl_0_IBUF
    SLICE_X15Y23         FDRE                                         r  HexB/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.821     1.934    HexB/Clk
    SLICE_X15Y23         FDRE                                         r  HexB/counter_reg[12]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexB/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.387ns  (logic 0.394ns (16.486%)  route 1.994ns (83.514%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.934ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=120, routed)         1.994     2.387    HexB/reset_rtl_0_IBUF
    SLICE_X15Y23         FDRE                                         r  HexB/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.821     1.934    HexB/Clk
    SLICE_X15Y23         FDRE                                         r  HexB/counter_reg[13]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexB/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.387ns  (logic 0.394ns (16.486%)  route 1.994ns (83.514%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.934ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=120, routed)         1.994     2.387    HexB/reset_rtl_0_IBUF
    SLICE_X15Y23         FDRE                                         r  HexB/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.821     1.934    HexB/Clk
    SLICE_X15Y23         FDRE                                         r  HexB/counter_reg[14]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexB/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.387ns  (logic 0.394ns (16.486%)  route 1.994ns (83.514%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.934ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=120, routed)         1.994     2.387    HexB/reset_rtl_0_IBUF
    SLICE_X15Y23         FDRE                                         r  HexB/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.821     1.934    HexB/Clk
    SLICE_X15Y23         FDRE                                         r  HexB/counter_reg[15]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexA/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.422ns  (logic 0.394ns (16.252%)  route 2.028ns (83.748%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.934ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=120, routed)         2.028     2.422    HexA/reset_rtl_0_IBUF
    SLICE_X10Y26         FDRE                                         r  HexA/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.821     1.934    HexA/Clk
    SLICE_X10Y26         FDRE                                         r  HexA/counter_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            89 Endpoints
Min Delay            89 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 status/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.716ns  (logic 7.396ns (25.756%)  route 21.320ns (74.244%))
  Logic Levels:           28  (CARRY4=8 FDRE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=9 MUXF7=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE                         0.000     0.000 r  status/FSM_onehot_State_reg[1]/C
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  status/FSM_onehot_State_reg[1]/Q
                         net (fo=2, routed)           1.121     1.577    status/FSM_onehot_State_reg_n_1_[1]
    SLICE_X13Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.701 r  status/FSM_onehot_State[10]_i_4/O
                         net (fo=25, routed)          2.859     4.560    status/FSM_onehot_State_reg[6]_0
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.154     4.714 f  status/n_0_3831_BUFG_inst_i_1/O
                         net (fo=121, routed)         1.496     6.210    vga/n_0_3831_BUFG_inst_n_1
    SLICE_X29Y44         LUT6 (Prop_lut6_I5_O)        0.327     6.537 r  vga/addr_reg[1]_i_60/O
                         net (fo=10, routed)          1.139     7.676    render/CosMod/vga_to_hdmi_i_1141_0
    SLICE_X35Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.800 r  render/CosMod/addr_reg[1]_i_24/O
                         net (fo=22, routed)          1.311     9.111    render/hc_reg[7]_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I1_O)        0.124     9.235 r  render/vga_to_hdmi_i_1135/O
                         net (fo=1, routed)           0.660     9.895    render/vga_to_hdmi_i_1135_n_1
    SLICE_X43Y42         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.280 r  render/vga_to_hdmi_i_870/CO[3]
                         net (fo=1, routed)           0.000    10.280    render/vga_to_hdmi_i_870_n_1
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.519 r  render/vga_to_hdmi_i_874/O[2]
                         net (fo=2, routed)           0.454    10.973    render/vga_to_hdmi_i_874_n_6
    SLICE_X44Y44         LUT6 (Prop_lut6_I2_O)        0.302    11.275 r  render/vga_to_hdmi_i_602/O
                         net (fo=2, routed)           0.500    11.775    render/vga_to_hdmi_i_602_n_1
    SLICE_X42Y44         LUT5 (Prop_lut5_I0_O)        0.124    11.899 r  render/vga_to_hdmi_i_606/O
                         net (fo=1, routed)           0.000    11.899    render/vga_to_hdmi_i_606_n_1
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.477 r  render/vga_to_hdmi_i_368/O[2]
                         net (fo=20, routed)          0.887    13.364    render/mult1[8]
    SLICE_X45Y47         LUT2 (Prop_lut2_I0_O)        0.301    13.665 r  render/vga_to_hdmi_i_1227/O
                         net (fo=4, routed)           0.641    14.306    render/vga_to_hdmi_i_1227_n_1
    SLICE_X45Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.691 r  render/vga_to_hdmi_i_1222/CO[3]
                         net (fo=1, routed)           0.000    14.691    render/vga_to_hdmi_i_1222_n_1
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.913 r  render/vga_to_hdmi_i_1226/O[0]
                         net (fo=5, routed)           1.001    15.914    render/vga_to_hdmi_i_1226_n_8
    SLICE_X46Y46         LUT4 (Prop_lut4_I3_O)        0.325    16.239 r  render/vga_to_hdmi_i_935/O
                         net (fo=2, routed)           0.304    16.543    render/vga_to_hdmi_i_935_n_1
    SLICE_X44Y46         LUT5 (Prop_lut5_I4_O)        0.328    16.871 r  render/vga_to_hdmi_i_939/O
                         net (fo=1, routed)           0.000    16.871    render/vga_to_hdmi_i_939_n_1
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.421 r  render/vga_to_hdmi_i_680/CO[3]
                         net (fo=1, routed)           0.000    17.421    render/vga_to_hdmi_i_680_n_1
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.755 r  render/vga_to_hdmi_i_400/O[1]
                         net (fo=6, routed)           0.633    18.388    render/vga_to_hdmi_i_400_n_7
    SLICE_X43Y47         LUT4 (Prop_lut4_I2_O)        0.303    18.691 r  render/vga_to_hdmi_i_676/O
                         net (fo=1, routed)           0.000    18.691    render/vga_to_hdmi_i_676_n_1
    SLICE_X43Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.092 f  render/vga_to_hdmi_i_399/CO[3]
                         net (fo=5, routed)           0.996    20.088    render/vga_to_hdmi_i_399_n_1
    SLICE_X40Y48         LUT3 (Prop_lut3_I0_O)        0.150    20.238 r  render/vga_to_hdmi_i_369/O
                         net (fo=6, routed)           0.503    20.741    render/vga_to_hdmi_i_369_n_1
    SLICE_X44Y49         LUT6 (Prop_lut6_I2_O)        0.326    21.067 r  render/vga_to_hdmi_i_191/O
                         net (fo=4, routed)           0.460    21.526    render/vga_to_hdmi_i_191_n_1
    SLICE_X40Y50         LUT6 (Prop_lut6_I5_O)        0.124    21.650 r  render/vga_to_hdmi_i_180/O
                         net (fo=5, routed)           0.992    22.642    render/vga_to_hdmi_i_180_n_1
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124    22.766 r  render/vga_to_hdmi_i_120/O
                         net (fo=1, routed)           0.917    23.683    render/vga_to_hdmi_i_120_n_1
    SLICE_X39Y50         LUT6 (Prop_lut6_I1_O)        0.124    23.807 r  render/vga_to_hdmi_i_70/O
                         net (fo=25, routed)          2.821    26.629    vga/vga_to_hdmi_i_14_0
    SLICE_X6Y33          LUT5 (Prop_lut5_I2_O)        0.124    26.753 f  vga/vga_to_hdmi_i_62/O
                         net (fo=1, routed)           0.680    27.433    vga/vga_to_hdmi_i_62_n_1
    SLICE_X6Y33          LUT6 (Prop_lut6_I0_O)        0.124    27.557 r  vga/vga_to_hdmi_i_17/O
                         net (fo=1, routed)           0.000    27.557    vga/vga_to_hdmi_i_17_n_1
    SLICE_X6Y33          MUXF7 (Prop_muxf7_I1_O)      0.214    27.771 r  vga/vga_to_hdmi_i_2/O
                         net (fo=1, routed)           0.945    28.716    vga_to_hdmi/inst/srldly_0/data_i[16]
    SLICE_X6Y32          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.455     4.785    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     1.651 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.238    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.509     4.839    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y32          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK

Slack:                    inf
  Source:                 status/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.500ns  (logic 7.394ns (25.944%)  route 21.106ns (74.056%))
  Logic Levels:           28  (CARRY4=8 FDRE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=9 MUXF7=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE                         0.000     0.000 r  status/FSM_onehot_State_reg[1]/C
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  status/FSM_onehot_State_reg[1]/Q
                         net (fo=2, routed)           1.121     1.577    status/FSM_onehot_State_reg_n_1_[1]
    SLICE_X13Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.701 r  status/FSM_onehot_State[10]_i_4/O
                         net (fo=25, routed)          2.859     4.560    status/FSM_onehot_State_reg[6]_0
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.154     4.714 f  status/n_0_3831_BUFG_inst_i_1/O
                         net (fo=121, routed)         1.496     6.210    vga/n_0_3831_BUFG_inst_n_1
    SLICE_X29Y44         LUT6 (Prop_lut6_I5_O)        0.327     6.537 r  vga/addr_reg[1]_i_60/O
                         net (fo=10, routed)          1.139     7.676    render/CosMod/vga_to_hdmi_i_1141_0
    SLICE_X35Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.800 r  render/CosMod/addr_reg[1]_i_24/O
                         net (fo=22, routed)          1.311     9.111    render/hc_reg[7]_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I1_O)        0.124     9.235 r  render/vga_to_hdmi_i_1135/O
                         net (fo=1, routed)           0.660     9.895    render/vga_to_hdmi_i_1135_n_1
    SLICE_X43Y42         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.280 r  render/vga_to_hdmi_i_870/CO[3]
                         net (fo=1, routed)           0.000    10.280    render/vga_to_hdmi_i_870_n_1
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.519 r  render/vga_to_hdmi_i_874/O[2]
                         net (fo=2, routed)           0.454    10.973    render/vga_to_hdmi_i_874_n_6
    SLICE_X44Y44         LUT6 (Prop_lut6_I2_O)        0.302    11.275 r  render/vga_to_hdmi_i_602/O
                         net (fo=2, routed)           0.500    11.775    render/vga_to_hdmi_i_602_n_1
    SLICE_X42Y44         LUT5 (Prop_lut5_I0_O)        0.124    11.899 r  render/vga_to_hdmi_i_606/O
                         net (fo=1, routed)           0.000    11.899    render/vga_to_hdmi_i_606_n_1
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.477 r  render/vga_to_hdmi_i_368/O[2]
                         net (fo=20, routed)          0.887    13.364    render/mult1[8]
    SLICE_X45Y47         LUT2 (Prop_lut2_I0_O)        0.301    13.665 r  render/vga_to_hdmi_i_1227/O
                         net (fo=4, routed)           0.641    14.306    render/vga_to_hdmi_i_1227_n_1
    SLICE_X45Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.691 r  render/vga_to_hdmi_i_1222/CO[3]
                         net (fo=1, routed)           0.000    14.691    render/vga_to_hdmi_i_1222_n_1
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.913 r  render/vga_to_hdmi_i_1226/O[0]
                         net (fo=5, routed)           1.001    15.914    render/vga_to_hdmi_i_1226_n_8
    SLICE_X46Y46         LUT4 (Prop_lut4_I3_O)        0.325    16.239 r  render/vga_to_hdmi_i_935/O
                         net (fo=2, routed)           0.304    16.543    render/vga_to_hdmi_i_935_n_1
    SLICE_X44Y46         LUT5 (Prop_lut5_I4_O)        0.328    16.871 r  render/vga_to_hdmi_i_939/O
                         net (fo=1, routed)           0.000    16.871    render/vga_to_hdmi_i_939_n_1
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.421 r  render/vga_to_hdmi_i_680/CO[3]
                         net (fo=1, routed)           0.000    17.421    render/vga_to_hdmi_i_680_n_1
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.755 r  render/vga_to_hdmi_i_400/O[1]
                         net (fo=6, routed)           0.633    18.388    render/vga_to_hdmi_i_400_n_7
    SLICE_X43Y47         LUT4 (Prop_lut4_I2_O)        0.303    18.691 r  render/vga_to_hdmi_i_676/O
                         net (fo=1, routed)           0.000    18.691    render/vga_to_hdmi_i_676_n_1
    SLICE_X43Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.092 f  render/vga_to_hdmi_i_399/CO[3]
                         net (fo=5, routed)           0.996    20.088    render/vga_to_hdmi_i_399_n_1
    SLICE_X40Y48         LUT3 (Prop_lut3_I0_O)        0.150    20.238 r  render/vga_to_hdmi_i_369/O
                         net (fo=6, routed)           0.503    20.741    render/vga_to_hdmi_i_369_n_1
    SLICE_X44Y49         LUT6 (Prop_lut6_I2_O)        0.326    21.067 r  render/vga_to_hdmi_i_191/O
                         net (fo=4, routed)           0.460    21.526    render/vga_to_hdmi_i_191_n_1
    SLICE_X40Y50         LUT6 (Prop_lut6_I5_O)        0.124    21.650 r  render/vga_to_hdmi_i_180/O
                         net (fo=5, routed)           0.992    22.642    render/vga_to_hdmi_i_180_n_1
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124    22.766 f  render/vga_to_hdmi_i_120/O
                         net (fo=1, routed)           0.917    23.683    render/vga_to_hdmi_i_120_n_1
    SLICE_X39Y50         LUT6 (Prop_lut6_I1_O)        0.124    23.807 f  render/vga_to_hdmi_i_70/O
                         net (fo=25, routed)          2.739    26.546    render/vga_to_hdmi_i_124
    SLICE_X4Y34          LUT2 (Prop_lut2_I0_O)        0.124    26.670 f  render/vga_to_hdmi_i_98/O
                         net (fo=1, routed)           0.574    27.244    render/vga_to_hdmi_i_98_n_1
    SLICE_X4Y33          LUT6 (Prop_lut6_I4_O)        0.124    27.368 r  render/vga_to_hdmi_i_35/O
                         net (fo=1, routed)           0.000    27.368    render/vga_to_hdmi_i_35_n_1
    SLICE_X4Y33          MUXF7 (Prop_muxf7_I0_O)      0.212    27.580 r  render/vga_to_hdmi_i_8/O
                         net (fo=1, routed)           0.920    28.500    vga_to_hdmi/inst/srldly_0/data_i[18]
    SLICE_X6Y31          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.455     4.785    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     1.651 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.238    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.507     4.837    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y31          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/CLK

Slack:                    inf
  Source:                 status/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.290ns  (logic 7.182ns (25.387%)  route 21.108ns (74.613%))
  Logic Levels:           27  (CARRY4=8 FDRE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=9)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE                         0.000     0.000 r  status/FSM_onehot_State_reg[1]/C
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  status/FSM_onehot_State_reg[1]/Q
                         net (fo=2, routed)           1.121     1.577    status/FSM_onehot_State_reg_n_1_[1]
    SLICE_X13Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.701 r  status/FSM_onehot_State[10]_i_4/O
                         net (fo=25, routed)          2.859     4.560    status/FSM_onehot_State_reg[6]_0
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.154     4.714 f  status/n_0_3831_BUFG_inst_i_1/O
                         net (fo=121, routed)         1.496     6.210    vga/n_0_3831_BUFG_inst_n_1
    SLICE_X29Y44         LUT6 (Prop_lut6_I5_O)        0.327     6.537 r  vga/addr_reg[1]_i_60/O
                         net (fo=10, routed)          1.139     7.676    render/CosMod/vga_to_hdmi_i_1141_0
    SLICE_X35Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.800 r  render/CosMod/addr_reg[1]_i_24/O
                         net (fo=22, routed)          1.311     9.111    render/hc_reg[7]_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I1_O)        0.124     9.235 r  render/vga_to_hdmi_i_1135/O
                         net (fo=1, routed)           0.660     9.895    render/vga_to_hdmi_i_1135_n_1
    SLICE_X43Y42         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.280 r  render/vga_to_hdmi_i_870/CO[3]
                         net (fo=1, routed)           0.000    10.280    render/vga_to_hdmi_i_870_n_1
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.519 r  render/vga_to_hdmi_i_874/O[2]
                         net (fo=2, routed)           0.454    10.973    render/vga_to_hdmi_i_874_n_6
    SLICE_X44Y44         LUT6 (Prop_lut6_I2_O)        0.302    11.275 r  render/vga_to_hdmi_i_602/O
                         net (fo=2, routed)           0.500    11.775    render/vga_to_hdmi_i_602_n_1
    SLICE_X42Y44         LUT5 (Prop_lut5_I0_O)        0.124    11.899 r  render/vga_to_hdmi_i_606/O
                         net (fo=1, routed)           0.000    11.899    render/vga_to_hdmi_i_606_n_1
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.477 r  render/vga_to_hdmi_i_368/O[2]
                         net (fo=20, routed)          0.887    13.364    render/mult1[8]
    SLICE_X45Y47         LUT2 (Prop_lut2_I0_O)        0.301    13.665 r  render/vga_to_hdmi_i_1227/O
                         net (fo=4, routed)           0.641    14.306    render/vga_to_hdmi_i_1227_n_1
    SLICE_X45Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.691 r  render/vga_to_hdmi_i_1222/CO[3]
                         net (fo=1, routed)           0.000    14.691    render/vga_to_hdmi_i_1222_n_1
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.913 r  render/vga_to_hdmi_i_1226/O[0]
                         net (fo=5, routed)           1.001    15.914    render/vga_to_hdmi_i_1226_n_8
    SLICE_X46Y46         LUT4 (Prop_lut4_I3_O)        0.325    16.239 r  render/vga_to_hdmi_i_935/O
                         net (fo=2, routed)           0.304    16.543    render/vga_to_hdmi_i_935_n_1
    SLICE_X44Y46         LUT5 (Prop_lut5_I4_O)        0.328    16.871 r  render/vga_to_hdmi_i_939/O
                         net (fo=1, routed)           0.000    16.871    render/vga_to_hdmi_i_939_n_1
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.421 r  render/vga_to_hdmi_i_680/CO[3]
                         net (fo=1, routed)           0.000    17.421    render/vga_to_hdmi_i_680_n_1
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.755 r  render/vga_to_hdmi_i_400/O[1]
                         net (fo=6, routed)           0.633    18.388    render/vga_to_hdmi_i_400_n_7
    SLICE_X43Y47         LUT4 (Prop_lut4_I2_O)        0.303    18.691 r  render/vga_to_hdmi_i_676/O
                         net (fo=1, routed)           0.000    18.691    render/vga_to_hdmi_i_676_n_1
    SLICE_X43Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.092 f  render/vga_to_hdmi_i_399/CO[3]
                         net (fo=5, routed)           0.996    20.088    render/vga_to_hdmi_i_399_n_1
    SLICE_X40Y48         LUT3 (Prop_lut3_I0_O)        0.150    20.238 r  render/vga_to_hdmi_i_369/O
                         net (fo=6, routed)           0.503    20.741    render/vga_to_hdmi_i_369_n_1
    SLICE_X44Y49         LUT6 (Prop_lut6_I2_O)        0.326    21.067 r  render/vga_to_hdmi_i_191/O
                         net (fo=4, routed)           0.460    21.526    render/vga_to_hdmi_i_191_n_1
    SLICE_X40Y50         LUT6 (Prop_lut6_I5_O)        0.124    21.650 r  render/vga_to_hdmi_i_180/O
                         net (fo=5, routed)           0.992    22.642    render/vga_to_hdmi_i_180_n_1
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124    22.766 r  render/vga_to_hdmi_i_120/O
                         net (fo=1, routed)           0.917    23.683    render/vga_to_hdmi_i_120_n_1
    SLICE_X39Y50         LUT6 (Prop_lut6_I1_O)        0.124    23.807 r  render/vga_to_hdmi_i_70/O
                         net (fo=25, routed)          2.591    26.399    render/vga_to_hdmi_i_124
    SLICE_X4Y32          LUT5 (Prop_lut5_I3_O)        0.124    26.523 r  render/vga_to_hdmi_i_39/O
                         net (fo=1, routed)           0.706    27.229    render/vga_to_hdmi_i_39_n_1
    SLICE_X5Y32          LUT6 (Prop_lut6_I2_O)        0.124    27.353 r  render/vga_to_hdmi_i_9/O
                         net (fo=1, routed)           0.937    28.290    vga_to_hdmi/inst/srldly_0/data_i[25]
    SLICE_X6Y27          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.455     4.785    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     1.651 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.238    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.503     4.833    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y27          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/CLK

Slack:                    inf
  Source:                 status/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.284ns  (logic 7.182ns (25.392%)  route 21.102ns (74.608%))
  Logic Levels:           27  (CARRY4=8 FDRE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=9)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE                         0.000     0.000 r  status/FSM_onehot_State_reg[1]/C
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  status/FSM_onehot_State_reg[1]/Q
                         net (fo=2, routed)           1.121     1.577    status/FSM_onehot_State_reg_n_1_[1]
    SLICE_X13Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.701 r  status/FSM_onehot_State[10]_i_4/O
                         net (fo=25, routed)          2.859     4.560    status/FSM_onehot_State_reg[6]_0
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.154     4.714 f  status/n_0_3831_BUFG_inst_i_1/O
                         net (fo=121, routed)         1.496     6.210    vga/n_0_3831_BUFG_inst_n_1
    SLICE_X29Y44         LUT6 (Prop_lut6_I5_O)        0.327     6.537 r  vga/addr_reg[1]_i_60/O
                         net (fo=10, routed)          1.139     7.676    render/CosMod/vga_to_hdmi_i_1141_0
    SLICE_X35Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.800 r  render/CosMod/addr_reg[1]_i_24/O
                         net (fo=22, routed)          1.311     9.111    render/hc_reg[7]_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I1_O)        0.124     9.235 r  render/vga_to_hdmi_i_1135/O
                         net (fo=1, routed)           0.660     9.895    render/vga_to_hdmi_i_1135_n_1
    SLICE_X43Y42         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.280 r  render/vga_to_hdmi_i_870/CO[3]
                         net (fo=1, routed)           0.000    10.280    render/vga_to_hdmi_i_870_n_1
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.519 r  render/vga_to_hdmi_i_874/O[2]
                         net (fo=2, routed)           0.454    10.973    render/vga_to_hdmi_i_874_n_6
    SLICE_X44Y44         LUT6 (Prop_lut6_I2_O)        0.302    11.275 r  render/vga_to_hdmi_i_602/O
                         net (fo=2, routed)           0.500    11.775    render/vga_to_hdmi_i_602_n_1
    SLICE_X42Y44         LUT5 (Prop_lut5_I0_O)        0.124    11.899 r  render/vga_to_hdmi_i_606/O
                         net (fo=1, routed)           0.000    11.899    render/vga_to_hdmi_i_606_n_1
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.477 r  render/vga_to_hdmi_i_368/O[2]
                         net (fo=20, routed)          0.887    13.364    render/mult1[8]
    SLICE_X45Y47         LUT2 (Prop_lut2_I0_O)        0.301    13.665 r  render/vga_to_hdmi_i_1227/O
                         net (fo=4, routed)           0.641    14.306    render/vga_to_hdmi_i_1227_n_1
    SLICE_X45Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.691 r  render/vga_to_hdmi_i_1222/CO[3]
                         net (fo=1, routed)           0.000    14.691    render/vga_to_hdmi_i_1222_n_1
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.913 r  render/vga_to_hdmi_i_1226/O[0]
                         net (fo=5, routed)           1.001    15.914    render/vga_to_hdmi_i_1226_n_8
    SLICE_X46Y46         LUT4 (Prop_lut4_I3_O)        0.325    16.239 r  render/vga_to_hdmi_i_935/O
                         net (fo=2, routed)           0.304    16.543    render/vga_to_hdmi_i_935_n_1
    SLICE_X44Y46         LUT5 (Prop_lut5_I4_O)        0.328    16.871 r  render/vga_to_hdmi_i_939/O
                         net (fo=1, routed)           0.000    16.871    render/vga_to_hdmi_i_939_n_1
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.421 r  render/vga_to_hdmi_i_680/CO[3]
                         net (fo=1, routed)           0.000    17.421    render/vga_to_hdmi_i_680_n_1
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.755 r  render/vga_to_hdmi_i_400/O[1]
                         net (fo=6, routed)           0.633    18.388    render/vga_to_hdmi_i_400_n_7
    SLICE_X43Y47         LUT4 (Prop_lut4_I2_O)        0.303    18.691 r  render/vga_to_hdmi_i_676/O
                         net (fo=1, routed)           0.000    18.691    render/vga_to_hdmi_i_676_n_1
    SLICE_X43Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.092 f  render/vga_to_hdmi_i_399/CO[3]
                         net (fo=5, routed)           0.996    20.088    render/vga_to_hdmi_i_399_n_1
    SLICE_X40Y48         LUT3 (Prop_lut3_I0_O)        0.150    20.238 r  render/vga_to_hdmi_i_369/O
                         net (fo=6, routed)           0.503    20.741    render/vga_to_hdmi_i_369_n_1
    SLICE_X44Y49         LUT6 (Prop_lut6_I2_O)        0.326    21.067 r  render/vga_to_hdmi_i_191/O
                         net (fo=4, routed)           0.460    21.526    render/vga_to_hdmi_i_191_n_1
    SLICE_X40Y50         LUT6 (Prop_lut6_I5_O)        0.124    21.650 r  render/vga_to_hdmi_i_180/O
                         net (fo=5, routed)           0.992    22.642    render/vga_to_hdmi_i_180_n_1
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124    22.766 r  render/vga_to_hdmi_i_120/O
                         net (fo=1, routed)           0.917    23.683    render/vga_to_hdmi_i_120_n_1
    SLICE_X39Y50         LUT6 (Prop_lut6_I1_O)        0.124    23.807 r  render/vga_to_hdmi_i_70/O
                         net (fo=25, routed)          2.804    26.612    render/vga_to_hdmi_i_124
    SLICE_X6Y33          LUT5 (Prop_lut5_I3_O)        0.124    26.736 f  render/vga_to_hdmi_i_46/O
                         net (fo=1, routed)           0.587    27.323    render/vga_to_hdmi_i_46_n_1
    SLICE_X6Y34          LUT6 (Prop_lut6_I1_O)        0.124    27.447 r  render/vga_to_hdmi_i_11/O
                         net (fo=1, routed)           0.837    28.284    vga_to_hdmi/inst/srldly_0/data_i[23]
    SLICE_X6Y27          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.455     4.785    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     1.651 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.238    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.503     4.833    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y27          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/CLK

Slack:                    inf
  Source:                 status/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.238ns  (logic 7.394ns (26.184%)  route 20.844ns (73.816%))
  Logic Levels:           28  (CARRY4=8 FDRE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=10 MUXF7=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE                         0.000     0.000 r  status/FSM_onehot_State_reg[1]/C
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  status/FSM_onehot_State_reg[1]/Q
                         net (fo=2, routed)           1.121     1.577    status/FSM_onehot_State_reg_n_1_[1]
    SLICE_X13Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.701 r  status/FSM_onehot_State[10]_i_4/O
                         net (fo=25, routed)          2.859     4.560    status/FSM_onehot_State_reg[6]_0
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.154     4.714 f  status/n_0_3831_BUFG_inst_i_1/O
                         net (fo=121, routed)         1.496     6.210    vga/n_0_3831_BUFG_inst_n_1
    SLICE_X29Y44         LUT6 (Prop_lut6_I5_O)        0.327     6.537 r  vga/addr_reg[1]_i_60/O
                         net (fo=10, routed)          1.139     7.676    render/CosMod/vga_to_hdmi_i_1141_0
    SLICE_X35Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.800 r  render/CosMod/addr_reg[1]_i_24/O
                         net (fo=22, routed)          1.311     9.111    render/hc_reg[7]_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I1_O)        0.124     9.235 r  render/vga_to_hdmi_i_1135/O
                         net (fo=1, routed)           0.660     9.895    render/vga_to_hdmi_i_1135_n_1
    SLICE_X43Y42         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.280 r  render/vga_to_hdmi_i_870/CO[3]
                         net (fo=1, routed)           0.000    10.280    render/vga_to_hdmi_i_870_n_1
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.519 r  render/vga_to_hdmi_i_874/O[2]
                         net (fo=2, routed)           0.454    10.973    render/vga_to_hdmi_i_874_n_6
    SLICE_X44Y44         LUT6 (Prop_lut6_I2_O)        0.302    11.275 r  render/vga_to_hdmi_i_602/O
                         net (fo=2, routed)           0.500    11.775    render/vga_to_hdmi_i_602_n_1
    SLICE_X42Y44         LUT5 (Prop_lut5_I0_O)        0.124    11.899 r  render/vga_to_hdmi_i_606/O
                         net (fo=1, routed)           0.000    11.899    render/vga_to_hdmi_i_606_n_1
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.477 r  render/vga_to_hdmi_i_368/O[2]
                         net (fo=20, routed)          0.887    13.364    render/mult1[8]
    SLICE_X45Y47         LUT2 (Prop_lut2_I0_O)        0.301    13.665 r  render/vga_to_hdmi_i_1227/O
                         net (fo=4, routed)           0.641    14.306    render/vga_to_hdmi_i_1227_n_1
    SLICE_X45Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.691 r  render/vga_to_hdmi_i_1222/CO[3]
                         net (fo=1, routed)           0.000    14.691    render/vga_to_hdmi_i_1222_n_1
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.913 r  render/vga_to_hdmi_i_1226/O[0]
                         net (fo=5, routed)           1.001    15.914    render/vga_to_hdmi_i_1226_n_8
    SLICE_X46Y46         LUT4 (Prop_lut4_I3_O)        0.325    16.239 r  render/vga_to_hdmi_i_935/O
                         net (fo=2, routed)           0.304    16.543    render/vga_to_hdmi_i_935_n_1
    SLICE_X44Y46         LUT5 (Prop_lut5_I4_O)        0.328    16.871 r  render/vga_to_hdmi_i_939/O
                         net (fo=1, routed)           0.000    16.871    render/vga_to_hdmi_i_939_n_1
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.421 r  render/vga_to_hdmi_i_680/CO[3]
                         net (fo=1, routed)           0.000    17.421    render/vga_to_hdmi_i_680_n_1
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.755 r  render/vga_to_hdmi_i_400/O[1]
                         net (fo=6, routed)           0.633    18.388    render/vga_to_hdmi_i_400_n_7
    SLICE_X43Y47         LUT4 (Prop_lut4_I2_O)        0.303    18.691 r  render/vga_to_hdmi_i_676/O
                         net (fo=1, routed)           0.000    18.691    render/vga_to_hdmi_i_676_n_1
    SLICE_X43Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.092 f  render/vga_to_hdmi_i_399/CO[3]
                         net (fo=5, routed)           0.996    20.088    render/vga_to_hdmi_i_399_n_1
    SLICE_X40Y48         LUT3 (Prop_lut3_I0_O)        0.150    20.238 r  render/vga_to_hdmi_i_369/O
                         net (fo=6, routed)           0.503    20.741    render/vga_to_hdmi_i_369_n_1
    SLICE_X44Y49         LUT6 (Prop_lut6_I2_O)        0.326    21.067 r  render/vga_to_hdmi_i_191/O
                         net (fo=4, routed)           0.460    21.526    render/vga_to_hdmi_i_191_n_1
    SLICE_X40Y50         LUT6 (Prop_lut6_I5_O)        0.124    21.650 r  render/vga_to_hdmi_i_180/O
                         net (fo=5, routed)           0.992    22.642    render/vga_to_hdmi_i_180_n_1
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124    22.766 r  render/vga_to_hdmi_i_120/O
                         net (fo=1, routed)           0.917    23.683    render/vga_to_hdmi_i_120_n_1
    SLICE_X39Y50         LUT6 (Prop_lut6_I1_O)        0.124    23.807 r  render/vga_to_hdmi_i_70/O
                         net (fo=25, routed)          3.011    26.819    vga/vga_to_hdmi_i_14_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I4_O)        0.124    26.943 r  vga/vga_to_hdmi_i_63/O
                         net (fo=1, routed)           0.295    27.237    vga/vga_to_hdmi_i_63_n_1
    SLICE_X7Y35          LUT6 (Prop_lut6_I1_O)        0.124    27.361 r  vga/vga_to_hdmi_i_18/O
                         net (fo=1, routed)           0.000    27.361    vga/vga_to_hdmi_i_18_n_1
    SLICE_X7Y35          MUXF7 (Prop_muxf7_I0_O)      0.212    27.573 r  vga/vga_to_hdmi_i_3/O
                         net (fo=1, routed)           0.665    28.238    vga_to_hdmi/inst/srldly_0/data_i[15]
    SLICE_X6Y32          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.455     4.785    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     1.651 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.238    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.509     4.839    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y32          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK

Slack:                    inf
  Source:                 status/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.215ns  (logic 7.633ns (27.053%)  route 20.582ns (72.947%))
  Logic Levels:           28  (CARRY4=8 FDRE=1 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=8 MUXF7=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE                         0.000     0.000 r  status/FSM_onehot_State_reg[1]/C
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  status/FSM_onehot_State_reg[1]/Q
                         net (fo=2, routed)           1.121     1.577    status/FSM_onehot_State_reg_n_1_[1]
    SLICE_X13Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.701 r  status/FSM_onehot_State[10]_i_4/O
                         net (fo=25, routed)          2.859     4.560    status/FSM_onehot_State_reg[6]_0
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.154     4.714 f  status/n_0_3831_BUFG_inst_i_1/O
                         net (fo=121, routed)         1.496     6.210    vga/n_0_3831_BUFG_inst_n_1
    SLICE_X29Y44         LUT6 (Prop_lut6_I5_O)        0.327     6.537 r  vga/addr_reg[1]_i_60/O
                         net (fo=10, routed)          1.139     7.676    render/CosMod/vga_to_hdmi_i_1141_0
    SLICE_X35Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.800 r  render/CosMod/addr_reg[1]_i_24/O
                         net (fo=22, routed)          1.311     9.111    render/hc_reg[7]_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I1_O)        0.124     9.235 r  render/vga_to_hdmi_i_1135/O
                         net (fo=1, routed)           0.660     9.895    render/vga_to_hdmi_i_1135_n_1
    SLICE_X43Y42         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.280 r  render/vga_to_hdmi_i_870/CO[3]
                         net (fo=1, routed)           0.000    10.280    render/vga_to_hdmi_i_870_n_1
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.519 r  render/vga_to_hdmi_i_874/O[2]
                         net (fo=2, routed)           0.454    10.973    render/vga_to_hdmi_i_874_n_6
    SLICE_X44Y44         LUT6 (Prop_lut6_I2_O)        0.302    11.275 r  render/vga_to_hdmi_i_602/O
                         net (fo=2, routed)           0.500    11.775    render/vga_to_hdmi_i_602_n_1
    SLICE_X42Y44         LUT5 (Prop_lut5_I0_O)        0.124    11.899 r  render/vga_to_hdmi_i_606/O
                         net (fo=1, routed)           0.000    11.899    render/vga_to_hdmi_i_606_n_1
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.477 r  render/vga_to_hdmi_i_368/O[2]
                         net (fo=20, routed)          0.887    13.364    render/mult1[8]
    SLICE_X45Y47         LUT2 (Prop_lut2_I0_O)        0.301    13.665 r  render/vga_to_hdmi_i_1227/O
                         net (fo=4, routed)           0.641    14.306    render/vga_to_hdmi_i_1227_n_1
    SLICE_X45Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.691 r  render/vga_to_hdmi_i_1222/CO[3]
                         net (fo=1, routed)           0.000    14.691    render/vga_to_hdmi_i_1222_n_1
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.913 r  render/vga_to_hdmi_i_1226/O[0]
                         net (fo=5, routed)           1.001    15.914    render/vga_to_hdmi_i_1226_n_8
    SLICE_X46Y46         LUT4 (Prop_lut4_I3_O)        0.325    16.239 r  render/vga_to_hdmi_i_935/O
                         net (fo=2, routed)           0.304    16.543    render/vga_to_hdmi_i_935_n_1
    SLICE_X44Y46         LUT5 (Prop_lut5_I4_O)        0.328    16.871 r  render/vga_to_hdmi_i_939/O
                         net (fo=1, routed)           0.000    16.871    render/vga_to_hdmi_i_939_n_1
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.421 r  render/vga_to_hdmi_i_680/CO[3]
                         net (fo=1, routed)           0.000    17.421    render/vga_to_hdmi_i_680_n_1
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.755 r  render/vga_to_hdmi_i_400/O[1]
                         net (fo=6, routed)           0.633    18.388    render/vga_to_hdmi_i_400_n_7
    SLICE_X43Y47         LUT4 (Prop_lut4_I2_O)        0.303    18.691 r  render/vga_to_hdmi_i_676/O
                         net (fo=1, routed)           0.000    18.691    render/vga_to_hdmi_i_676_n_1
    SLICE_X43Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.092 f  render/vga_to_hdmi_i_399/CO[3]
                         net (fo=5, routed)           0.996    20.088    render/vga_to_hdmi_i_399_n_1
    SLICE_X40Y48         LUT3 (Prop_lut3_I0_O)        0.150    20.238 r  render/vga_to_hdmi_i_369/O
                         net (fo=6, routed)           0.503    20.741    render/vga_to_hdmi_i_369_n_1
    SLICE_X44Y49         LUT6 (Prop_lut6_I2_O)        0.326    21.067 r  render/vga_to_hdmi_i_191/O
                         net (fo=4, routed)           0.460    21.526    render/vga_to_hdmi_i_191_n_1
    SLICE_X40Y50         LUT6 (Prop_lut6_I5_O)        0.124    21.650 r  render/vga_to_hdmi_i_180/O
                         net (fo=5, routed)           0.992    22.642    render/vga_to_hdmi_i_180_n_1
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124    22.766 r  render/vga_to_hdmi_i_120/O
                         net (fo=1, routed)           0.917    23.683    render/vga_to_hdmi_i_120_n_1
    SLICE_X39Y50         LUT6 (Prop_lut6_I1_O)        0.124    23.807 r  render/vga_to_hdmi_i_70/O
                         net (fo=25, routed)          2.739    26.546    vga/vga_to_hdmi_i_14_0
    SLICE_X4Y34          LUT5 (Prop_lut5_I1_O)        0.150    26.696 f  vga/vga_to_hdmi_i_67/O
                         net (fo=1, routed)           0.351    27.048    vga/vga_to_hdmi_i_67_n_1
    SLICE_X5Y34          LUT4 (Prop_lut4_I0_O)        0.332    27.380 r  vga/vga_to_hdmi_i_21/O
                         net (fo=1, routed)           0.000    27.380    vga/vga_to_hdmi_i_21_n_1
    SLICE_X5Y34          MUXF7 (Prop_muxf7_I1_O)      0.217    27.597 r  vga/vga_to_hdmi_i_4/O
                         net (fo=1, routed)           0.619    28.215    vga_to_hdmi/inst/srldly_0/data_i[14]
    SLICE_X6Y32          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.455     4.785    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     1.651 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.238    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.509     4.839    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y32          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK

Slack:                    inf
  Source:                 status/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.039ns  (logic 7.416ns (26.449%)  route 20.623ns (73.551%))
  Logic Levels:           27  (CARRY4=8 FDRE=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=9)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE                         0.000     0.000 r  status/FSM_onehot_State_reg[1]/C
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  status/FSM_onehot_State_reg[1]/Q
                         net (fo=2, routed)           1.121     1.577    status/FSM_onehot_State_reg_n_1_[1]
    SLICE_X13Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.701 r  status/FSM_onehot_State[10]_i_4/O
                         net (fo=25, routed)          2.859     4.560    status/FSM_onehot_State_reg[6]_0
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.154     4.714 f  status/n_0_3831_BUFG_inst_i_1/O
                         net (fo=121, routed)         1.496     6.210    vga/n_0_3831_BUFG_inst_n_1
    SLICE_X29Y44         LUT6 (Prop_lut6_I5_O)        0.327     6.537 r  vga/addr_reg[1]_i_60/O
                         net (fo=10, routed)          1.139     7.676    render/CosMod/vga_to_hdmi_i_1141_0
    SLICE_X35Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.800 r  render/CosMod/addr_reg[1]_i_24/O
                         net (fo=22, routed)          1.311     9.111    render/hc_reg[7]_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I1_O)        0.124     9.235 r  render/vga_to_hdmi_i_1135/O
                         net (fo=1, routed)           0.660     9.895    render/vga_to_hdmi_i_1135_n_1
    SLICE_X43Y42         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.280 r  render/vga_to_hdmi_i_870/CO[3]
                         net (fo=1, routed)           0.000    10.280    render/vga_to_hdmi_i_870_n_1
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.519 r  render/vga_to_hdmi_i_874/O[2]
                         net (fo=2, routed)           0.454    10.973    render/vga_to_hdmi_i_874_n_6
    SLICE_X44Y44         LUT6 (Prop_lut6_I2_O)        0.302    11.275 r  render/vga_to_hdmi_i_602/O
                         net (fo=2, routed)           0.500    11.775    render/vga_to_hdmi_i_602_n_1
    SLICE_X42Y44         LUT5 (Prop_lut5_I0_O)        0.124    11.899 r  render/vga_to_hdmi_i_606/O
                         net (fo=1, routed)           0.000    11.899    render/vga_to_hdmi_i_606_n_1
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.477 r  render/vga_to_hdmi_i_368/O[2]
                         net (fo=20, routed)          0.887    13.364    render/mult1[8]
    SLICE_X45Y47         LUT2 (Prop_lut2_I0_O)        0.301    13.665 r  render/vga_to_hdmi_i_1227/O
                         net (fo=4, routed)           0.641    14.306    render/vga_to_hdmi_i_1227_n_1
    SLICE_X45Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.691 r  render/vga_to_hdmi_i_1222/CO[3]
                         net (fo=1, routed)           0.000    14.691    render/vga_to_hdmi_i_1222_n_1
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.913 r  render/vga_to_hdmi_i_1226/O[0]
                         net (fo=5, routed)           1.001    15.914    render/vga_to_hdmi_i_1226_n_8
    SLICE_X46Y46         LUT4 (Prop_lut4_I3_O)        0.325    16.239 r  render/vga_to_hdmi_i_935/O
                         net (fo=2, routed)           0.304    16.543    render/vga_to_hdmi_i_935_n_1
    SLICE_X44Y46         LUT5 (Prop_lut5_I4_O)        0.328    16.871 r  render/vga_to_hdmi_i_939/O
                         net (fo=1, routed)           0.000    16.871    render/vga_to_hdmi_i_939_n_1
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.421 r  render/vga_to_hdmi_i_680/CO[3]
                         net (fo=1, routed)           0.000    17.421    render/vga_to_hdmi_i_680_n_1
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.755 r  render/vga_to_hdmi_i_400/O[1]
                         net (fo=6, routed)           0.633    18.388    render/vga_to_hdmi_i_400_n_7
    SLICE_X43Y47         LUT4 (Prop_lut4_I2_O)        0.303    18.691 r  render/vga_to_hdmi_i_676/O
                         net (fo=1, routed)           0.000    18.691    render/vga_to_hdmi_i_676_n_1
    SLICE_X43Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.092 f  render/vga_to_hdmi_i_399/CO[3]
                         net (fo=5, routed)           0.996    20.088    render/vga_to_hdmi_i_399_n_1
    SLICE_X40Y48         LUT3 (Prop_lut3_I0_O)        0.150    20.238 r  render/vga_to_hdmi_i_369/O
                         net (fo=6, routed)           0.503    20.741    render/vga_to_hdmi_i_369_n_1
    SLICE_X44Y49         LUT6 (Prop_lut6_I2_O)        0.326    21.067 r  render/vga_to_hdmi_i_191/O
                         net (fo=4, routed)           0.460    21.526    render/vga_to_hdmi_i_191_n_1
    SLICE_X40Y50         LUT6 (Prop_lut6_I5_O)        0.124    21.650 r  render/vga_to_hdmi_i_180/O
                         net (fo=5, routed)           0.992    22.642    render/vga_to_hdmi_i_180_n_1
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124    22.766 r  render/vga_to_hdmi_i_120/O
                         net (fo=1, routed)           0.917    23.683    render/vga_to_hdmi_i_120_n_1
    SLICE_X39Y50         LUT6 (Prop_lut6_I1_O)        0.124    23.807 r  render/vga_to_hdmi_i_70/O
                         net (fo=25, routed)          2.587    26.394    render/vga_to_hdmi_i_124
    SLICE_X4Y32          LUT4 (Prop_lut4_I2_O)        0.150    26.544 r  render/vga_to_hdmi_i_45/O
                         net (fo=1, routed)           0.411    26.956    render/vga_to_hdmi_i_45_n_1
    SLICE_X5Y32          LUT6 (Prop_lut6_I5_O)        0.332    27.288 r  render/vga_to_hdmi_i_10/O
                         net (fo=1, routed)           0.751    28.039    vga_to_hdmi/inst/srldly_0/data_i[24]
    SLICE_X6Y27          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.455     4.785    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     1.651 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.238    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.503     4.833    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y27          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/CLK

Slack:                    inf
  Source:                 status/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.982ns  (logic 7.408ns (26.474%)  route 20.574ns (73.526%))
  Logic Levels:           27  (CARRY4=8 FDRE=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=9)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE                         0.000     0.000 r  status/FSM_onehot_State_reg[1]/C
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  status/FSM_onehot_State_reg[1]/Q
                         net (fo=2, routed)           1.121     1.577    status/FSM_onehot_State_reg_n_1_[1]
    SLICE_X13Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.701 r  status/FSM_onehot_State[10]_i_4/O
                         net (fo=25, routed)          2.859     4.560    status/FSM_onehot_State_reg[6]_0
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.154     4.714 f  status/n_0_3831_BUFG_inst_i_1/O
                         net (fo=121, routed)         1.496     6.210    vga/n_0_3831_BUFG_inst_n_1
    SLICE_X29Y44         LUT6 (Prop_lut6_I5_O)        0.327     6.537 r  vga/addr_reg[1]_i_60/O
                         net (fo=10, routed)          1.139     7.676    render/CosMod/vga_to_hdmi_i_1141_0
    SLICE_X35Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.800 r  render/CosMod/addr_reg[1]_i_24/O
                         net (fo=22, routed)          1.311     9.111    render/hc_reg[7]_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I1_O)        0.124     9.235 r  render/vga_to_hdmi_i_1135/O
                         net (fo=1, routed)           0.660     9.895    render/vga_to_hdmi_i_1135_n_1
    SLICE_X43Y42         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.280 r  render/vga_to_hdmi_i_870/CO[3]
                         net (fo=1, routed)           0.000    10.280    render/vga_to_hdmi_i_870_n_1
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.519 r  render/vga_to_hdmi_i_874/O[2]
                         net (fo=2, routed)           0.454    10.973    render/vga_to_hdmi_i_874_n_6
    SLICE_X44Y44         LUT6 (Prop_lut6_I2_O)        0.302    11.275 r  render/vga_to_hdmi_i_602/O
                         net (fo=2, routed)           0.500    11.775    render/vga_to_hdmi_i_602_n_1
    SLICE_X42Y44         LUT5 (Prop_lut5_I0_O)        0.124    11.899 r  render/vga_to_hdmi_i_606/O
                         net (fo=1, routed)           0.000    11.899    render/vga_to_hdmi_i_606_n_1
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.477 r  render/vga_to_hdmi_i_368/O[2]
                         net (fo=20, routed)          0.887    13.364    render/mult1[8]
    SLICE_X45Y47         LUT2 (Prop_lut2_I0_O)        0.301    13.665 r  render/vga_to_hdmi_i_1227/O
                         net (fo=4, routed)           0.641    14.306    render/vga_to_hdmi_i_1227_n_1
    SLICE_X45Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.691 r  render/vga_to_hdmi_i_1222/CO[3]
                         net (fo=1, routed)           0.000    14.691    render/vga_to_hdmi_i_1222_n_1
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.913 r  render/vga_to_hdmi_i_1226/O[0]
                         net (fo=5, routed)           1.001    15.914    render/vga_to_hdmi_i_1226_n_8
    SLICE_X46Y46         LUT4 (Prop_lut4_I3_O)        0.325    16.239 r  render/vga_to_hdmi_i_935/O
                         net (fo=2, routed)           0.304    16.543    render/vga_to_hdmi_i_935_n_1
    SLICE_X44Y46         LUT5 (Prop_lut5_I4_O)        0.328    16.871 r  render/vga_to_hdmi_i_939/O
                         net (fo=1, routed)           0.000    16.871    render/vga_to_hdmi_i_939_n_1
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.421 r  render/vga_to_hdmi_i_680/CO[3]
                         net (fo=1, routed)           0.000    17.421    render/vga_to_hdmi_i_680_n_1
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.755 r  render/vga_to_hdmi_i_400/O[1]
                         net (fo=6, routed)           0.633    18.388    render/vga_to_hdmi_i_400_n_7
    SLICE_X43Y47         LUT4 (Prop_lut4_I2_O)        0.303    18.691 r  render/vga_to_hdmi_i_676/O
                         net (fo=1, routed)           0.000    18.691    render/vga_to_hdmi_i_676_n_1
    SLICE_X43Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.092 f  render/vga_to_hdmi_i_399/CO[3]
                         net (fo=5, routed)           0.996    20.088    render/vga_to_hdmi_i_399_n_1
    SLICE_X40Y48         LUT3 (Prop_lut3_I0_O)        0.150    20.238 r  render/vga_to_hdmi_i_369/O
                         net (fo=6, routed)           0.503    20.741    render/vga_to_hdmi_i_369_n_1
    SLICE_X44Y49         LUT6 (Prop_lut6_I2_O)        0.326    21.067 r  render/vga_to_hdmi_i_191/O
                         net (fo=4, routed)           0.460    21.526    render/vga_to_hdmi_i_191_n_1
    SLICE_X40Y50         LUT6 (Prop_lut6_I5_O)        0.124    21.650 r  render/vga_to_hdmi_i_180/O
                         net (fo=5, routed)           0.992    22.642    render/vga_to_hdmi_i_180_n_1
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124    22.766 r  render/vga_to_hdmi_i_120/O
                         net (fo=1, routed)           0.917    23.683    render/vga_to_hdmi_i_120_n_1
    SLICE_X39Y50         LUT6 (Prop_lut6_I1_O)        0.124    23.807 r  render/vga_to_hdmi_i_70/O
                         net (fo=25, routed)          2.184    25.991    render/vga_to_hdmi_i_124
    SLICE_X6Y34          LUT4 (Prop_lut4_I2_O)        0.146    26.137 r  render/vga_to_hdmi_i_51/O
                         net (fo=1, routed)           0.452    26.589    render/vga_to_hdmi_i_51_n_1
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.328    26.917 r  render/vga_to_hdmi_i_12/O
                         net (fo=1, routed)           1.065    27.982    vga_to_hdmi/inst/srldly_0/data_i[22]
    SLICE_X6Y27          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.455     4.785    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     1.651 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.238    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.503     4.833    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y27          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/CLK

Slack:                    inf
  Source:                 status/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.886ns  (logic 7.182ns (25.755%)  route 20.704ns (74.245%))
  Logic Levels:           27  (CARRY4=8 FDRE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=10)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE                         0.000     0.000 r  status/FSM_onehot_State_reg[1]/C
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  status/FSM_onehot_State_reg[1]/Q
                         net (fo=2, routed)           1.121     1.577    status/FSM_onehot_State_reg_n_1_[1]
    SLICE_X13Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.701 r  status/FSM_onehot_State[10]_i_4/O
                         net (fo=25, routed)          2.859     4.560    status/FSM_onehot_State_reg[6]_0
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.154     4.714 f  status/n_0_3831_BUFG_inst_i_1/O
                         net (fo=121, routed)         1.496     6.210    vga/n_0_3831_BUFG_inst_n_1
    SLICE_X29Y44         LUT6 (Prop_lut6_I5_O)        0.327     6.537 r  vga/addr_reg[1]_i_60/O
                         net (fo=10, routed)          1.139     7.676    render/CosMod/vga_to_hdmi_i_1141_0
    SLICE_X35Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.800 r  render/CosMod/addr_reg[1]_i_24/O
                         net (fo=22, routed)          1.311     9.111    render/hc_reg[7]_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I1_O)        0.124     9.235 r  render/vga_to_hdmi_i_1135/O
                         net (fo=1, routed)           0.660     9.895    render/vga_to_hdmi_i_1135_n_1
    SLICE_X43Y42         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.280 r  render/vga_to_hdmi_i_870/CO[3]
                         net (fo=1, routed)           0.000    10.280    render/vga_to_hdmi_i_870_n_1
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.519 r  render/vga_to_hdmi_i_874/O[2]
                         net (fo=2, routed)           0.454    10.973    render/vga_to_hdmi_i_874_n_6
    SLICE_X44Y44         LUT6 (Prop_lut6_I2_O)        0.302    11.275 r  render/vga_to_hdmi_i_602/O
                         net (fo=2, routed)           0.500    11.775    render/vga_to_hdmi_i_602_n_1
    SLICE_X42Y44         LUT5 (Prop_lut5_I0_O)        0.124    11.899 r  render/vga_to_hdmi_i_606/O
                         net (fo=1, routed)           0.000    11.899    render/vga_to_hdmi_i_606_n_1
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.477 r  render/vga_to_hdmi_i_368/O[2]
                         net (fo=20, routed)          0.887    13.364    render/mult1[8]
    SLICE_X45Y47         LUT2 (Prop_lut2_I0_O)        0.301    13.665 r  render/vga_to_hdmi_i_1227/O
                         net (fo=4, routed)           0.641    14.306    render/vga_to_hdmi_i_1227_n_1
    SLICE_X45Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.691 r  render/vga_to_hdmi_i_1222/CO[3]
                         net (fo=1, routed)           0.000    14.691    render/vga_to_hdmi_i_1222_n_1
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.913 r  render/vga_to_hdmi_i_1226/O[0]
                         net (fo=5, routed)           1.001    15.914    render/vga_to_hdmi_i_1226_n_8
    SLICE_X46Y46         LUT4 (Prop_lut4_I3_O)        0.325    16.239 r  render/vga_to_hdmi_i_935/O
                         net (fo=2, routed)           0.304    16.543    render/vga_to_hdmi_i_935_n_1
    SLICE_X44Y46         LUT5 (Prop_lut5_I4_O)        0.328    16.871 r  render/vga_to_hdmi_i_939/O
                         net (fo=1, routed)           0.000    16.871    render/vga_to_hdmi_i_939_n_1
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.421 r  render/vga_to_hdmi_i_680/CO[3]
                         net (fo=1, routed)           0.000    17.421    render/vga_to_hdmi_i_680_n_1
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.755 r  render/vga_to_hdmi_i_400/O[1]
                         net (fo=6, routed)           0.633    18.388    render/vga_to_hdmi_i_400_n_7
    SLICE_X43Y47         LUT4 (Prop_lut4_I2_O)        0.303    18.691 r  render/vga_to_hdmi_i_676/O
                         net (fo=1, routed)           0.000    18.691    render/vga_to_hdmi_i_676_n_1
    SLICE_X43Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.092 f  render/vga_to_hdmi_i_399/CO[3]
                         net (fo=5, routed)           0.996    20.088    render/vga_to_hdmi_i_399_n_1
    SLICE_X40Y48         LUT3 (Prop_lut3_I0_O)        0.150    20.238 r  render/vga_to_hdmi_i_369/O
                         net (fo=6, routed)           0.503    20.741    render/vga_to_hdmi_i_369_n_1
    SLICE_X44Y49         LUT6 (Prop_lut6_I2_O)        0.326    21.067 r  render/vga_to_hdmi_i_191/O
                         net (fo=4, routed)           0.460    21.526    render/vga_to_hdmi_i_191_n_1
    SLICE_X40Y50         LUT6 (Prop_lut6_I5_O)        0.124    21.650 r  render/vga_to_hdmi_i_180/O
                         net (fo=5, routed)           0.992    22.642    render/vga_to_hdmi_i_180_n_1
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124    22.766 r  render/vga_to_hdmi_i_120/O
                         net (fo=1, routed)           0.917    23.683    render/vga_to_hdmi_i_120_n_1
    SLICE_X39Y50         LUT6 (Prop_lut6_I1_O)        0.124    23.807 r  render/vga_to_hdmi_i_70/O
                         net (fo=25, routed)          2.955    26.762    vga/vga_to_hdmi_i_14_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I2_O)        0.124    26.886 r  vga/vga_to_hdmi_i_30/O
                         net (fo=1, routed)           0.403    27.289    vga/vga_to_hdmi_i_30_n_1
    SLICE_X7Y33          LUT6 (Prop_lut6_I0_O)        0.124    27.413 r  vga/vga_to_hdmi_i_7/O
                         net (fo=1, routed)           0.473    27.886    vga_to_hdmi/inst/srldly_0/data_i[19]
    SLICE_X6Y31          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.455     4.785    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     1.651 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.238    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.507     4.837    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y31          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/CLK

Slack:                    inf
  Source:                 status/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.751ns  (logic 7.399ns (26.662%)  route 20.352ns (73.338%))
  Logic Levels:           28  (CARRY4=8 FDRE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=9 MUXF7=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE                         0.000     0.000 r  status/FSM_onehot_State_reg[1]/C
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  status/FSM_onehot_State_reg[1]/Q
                         net (fo=2, routed)           1.121     1.577    status/FSM_onehot_State_reg_n_1_[1]
    SLICE_X13Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.701 r  status/FSM_onehot_State[10]_i_4/O
                         net (fo=25, routed)          2.859     4.560    status/FSM_onehot_State_reg[6]_0
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.154     4.714 f  status/n_0_3831_BUFG_inst_i_1/O
                         net (fo=121, routed)         1.496     6.210    vga/n_0_3831_BUFG_inst_n_1
    SLICE_X29Y44         LUT6 (Prop_lut6_I5_O)        0.327     6.537 r  vga/addr_reg[1]_i_60/O
                         net (fo=10, routed)          1.139     7.676    render/CosMod/vga_to_hdmi_i_1141_0
    SLICE_X35Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.800 r  render/CosMod/addr_reg[1]_i_24/O
                         net (fo=22, routed)          1.311     9.111    render/hc_reg[7]_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I1_O)        0.124     9.235 r  render/vga_to_hdmi_i_1135/O
                         net (fo=1, routed)           0.660     9.895    render/vga_to_hdmi_i_1135_n_1
    SLICE_X43Y42         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.280 r  render/vga_to_hdmi_i_870/CO[3]
                         net (fo=1, routed)           0.000    10.280    render/vga_to_hdmi_i_870_n_1
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.519 r  render/vga_to_hdmi_i_874/O[2]
                         net (fo=2, routed)           0.454    10.973    render/vga_to_hdmi_i_874_n_6
    SLICE_X44Y44         LUT6 (Prop_lut6_I2_O)        0.302    11.275 r  render/vga_to_hdmi_i_602/O
                         net (fo=2, routed)           0.500    11.775    render/vga_to_hdmi_i_602_n_1
    SLICE_X42Y44         LUT5 (Prop_lut5_I0_O)        0.124    11.899 r  render/vga_to_hdmi_i_606/O
                         net (fo=1, routed)           0.000    11.899    render/vga_to_hdmi_i_606_n_1
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.477 r  render/vga_to_hdmi_i_368/O[2]
                         net (fo=20, routed)          0.887    13.364    render/mult1[8]
    SLICE_X45Y47         LUT2 (Prop_lut2_I0_O)        0.301    13.665 r  render/vga_to_hdmi_i_1227/O
                         net (fo=4, routed)           0.641    14.306    render/vga_to_hdmi_i_1227_n_1
    SLICE_X45Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.691 r  render/vga_to_hdmi_i_1222/CO[3]
                         net (fo=1, routed)           0.000    14.691    render/vga_to_hdmi_i_1222_n_1
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.913 r  render/vga_to_hdmi_i_1226/O[0]
                         net (fo=5, routed)           1.001    15.914    render/vga_to_hdmi_i_1226_n_8
    SLICE_X46Y46         LUT4 (Prop_lut4_I3_O)        0.325    16.239 r  render/vga_to_hdmi_i_935/O
                         net (fo=2, routed)           0.304    16.543    render/vga_to_hdmi_i_935_n_1
    SLICE_X44Y46         LUT5 (Prop_lut5_I4_O)        0.328    16.871 r  render/vga_to_hdmi_i_939/O
                         net (fo=1, routed)           0.000    16.871    render/vga_to_hdmi_i_939_n_1
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.421 r  render/vga_to_hdmi_i_680/CO[3]
                         net (fo=1, routed)           0.000    17.421    render/vga_to_hdmi_i_680_n_1
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.755 r  render/vga_to_hdmi_i_400/O[1]
                         net (fo=6, routed)           0.633    18.388    render/vga_to_hdmi_i_400_n_7
    SLICE_X43Y47         LUT4 (Prop_lut4_I2_O)        0.303    18.691 r  render/vga_to_hdmi_i_676/O
                         net (fo=1, routed)           0.000    18.691    render/vga_to_hdmi_i_676_n_1
    SLICE_X43Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.092 f  render/vga_to_hdmi_i_399/CO[3]
                         net (fo=5, routed)           0.996    20.088    render/vga_to_hdmi_i_399_n_1
    SLICE_X40Y48         LUT3 (Prop_lut3_I0_O)        0.150    20.238 r  render/vga_to_hdmi_i_369/O
                         net (fo=6, routed)           0.503    20.741    render/vga_to_hdmi_i_369_n_1
    SLICE_X44Y49         LUT6 (Prop_lut6_I2_O)        0.326    21.067 r  render/vga_to_hdmi_i_191/O
                         net (fo=4, routed)           0.460    21.526    render/vga_to_hdmi_i_191_n_1
    SLICE_X40Y50         LUT6 (Prop_lut6_I5_O)        0.124    21.650 r  render/vga_to_hdmi_i_180/O
                         net (fo=5, routed)           0.992    22.642    render/vga_to_hdmi_i_180_n_1
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124    22.766 r  render/vga_to_hdmi_i_120/O
                         net (fo=1, routed)           0.917    23.683    render/vga_to_hdmi_i_120_n_1
    SLICE_X39Y50         LUT6 (Prop_lut6_I1_O)        0.124    23.807 r  render/vga_to_hdmi_i_70/O
                         net (fo=25, routed)          2.443    26.250    vga/vga_to_hdmi_i_14_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I3_O)        0.124    26.374 f  vga/vga_to_hdmi_i_56/O
                         net (fo=1, routed)           0.551    26.925    vga/vga_to_hdmi_i_56_n_1
    SLICE_X7Y34          LUT6 (Prop_lut6_I0_O)        0.124    27.049 r  vga/vga_to_hdmi_i_15/O
                         net (fo=1, routed)           0.000    27.049    vga/vga_to_hdmi_i_15_n_1
    SLICE_X7Y34          MUXF7 (Prop_muxf7_I1_O)      0.217    27.266 r  vga/vga_to_hdmi_i_1/O
                         net (fo=1, routed)           0.484    27.751    vga_to_hdmi/inst/srldly_0/data_i[17]
    SLICE_X6Y32          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.455     4.785    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     1.651 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.238    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.509     4.839    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y32          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 render/blk_on_reg/G
                            (positive level-sensitive latch)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.268ns (40.473%)  route 0.394ns (59.527%))
  Logic Levels:           3  (LDCE=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          LDCE                         0.000     0.000 r  render/blk_on_reg/G
    SLICE_X5Y35          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  render/blk_on_reg/Q
                         net (fo=13, routed)          0.224     0.382    vga/blk_on
    SLICE_X7Y34          LUT6 (Prop_lut6_I2_O)        0.045     0.427 r  vga/vga_to_hdmi_i_15/O
                         net (fo=1, routed)           0.000     0.427    vga/vga_to_hdmi_i_15_n_1
    SLICE_X7Y34          MUXF7 (Prop_muxf7_I1_O)      0.065     0.492 r  vga/vga_to_hdmi_i_1/O
                         net (fo=1, routed)           0.170     0.662    vga_to_hdmi/inst/srldly_0/data_i[17]
    SLICE_X6Y32          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.816     1.929    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.551 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.085    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.856     1.969    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y32          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/CLK

Slack:                    inf
  Source:                 render/ttl_on_reg/G
                            (positive level-sensitive latch)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.268ns (36.056%)  route 0.475ns (63.944%))
  Logic Levels:           3  (LDCE=1 LUT4=1 MUXF7=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          LDCE                         0.000     0.000 r  render/ttl_on_reg/G
    SLICE_X5Y35          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  render/ttl_on_reg/Q
                         net (fo=17, routed)          0.254     0.412    vga/ttl_on
    SLICE_X5Y34          LUT4 (Prop_lut4_I2_O)        0.045     0.457 r  vga/vga_to_hdmi_i_21/O
                         net (fo=1, routed)           0.000     0.457    vga/vga_to_hdmi_i_21_n_1
    SLICE_X5Y34          MUXF7 (Prop_muxf7_I1_O)      0.065     0.522 r  vga/vga_to_hdmi_i_4/O
                         net (fo=1, routed)           0.222     0.743    vga_to_hdmi/inst/srldly_0/data_i[14]
    SLICE_X6Y32          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.816     1.929    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.551 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.085    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.856     1.969    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y32          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK

Slack:                    inf
  Source:                 render/ttl_on_reg/G
                            (positive level-sensitive latch)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.767ns  (logic 0.268ns (34.958%)  route 0.499ns (65.042%))
  Logic Levels:           3  (LDCE=1 LUT5=1 MUXF7=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          LDCE                         0.000     0.000 r  render/ttl_on_reg/G
    SLICE_X5Y35          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  render/ttl_on_reg/Q
                         net (fo=17, routed)          0.266     0.424    vga/ttl_on
    SLICE_X7Y35          LUT5 (Prop_lut5_I3_O)        0.045     0.469 r  vga/vga_to_hdmi_i_19/O
                         net (fo=1, routed)           0.000     0.469    vga/vga_to_hdmi_i_19_n_1
    SLICE_X7Y35          MUXF7 (Prop_muxf7_I1_O)      0.065     0.534 r  vga/vga_to_hdmi_i_3/O
                         net (fo=1, routed)           0.233     0.767    vga_to_hdmi/inst/srldly_0/data_i[15]
    SLICE_X6Y32          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.816     1.929    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.551 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.085    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.856     1.969    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y32          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK

Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encb/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.805ns  (logic 0.045ns (5.591%)  route 0.760ns (94.409%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.439     0.439    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X0Y8           LUT2 (Prop_lut2_I1_O)        0.045     0.484 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.321     0.805    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X1Y15          FDCE                                         f  vga_to_hdmi/inst/encb/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.816     1.929    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.551 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.085    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.860     1.973    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y15          FDCE                                         r  vga_to_hdmi/inst/encb/cnt_reg[4]/C

Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encb/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.045ns (5.268%)  route 0.809ns (94.732%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.439     0.439    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X0Y8           LUT2 (Prop_lut2_I1_O)        0.045     0.484 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.370     0.854    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X2Y17          FDCE                                         f  vga_to_hdmi/inst/encb/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.816     1.929    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.551 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.085    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.858     1.971    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X2Y17          FDCE                                         r  vga_to_hdmi/inst/encb/cnt_reg[1]/C

Slack:                    inf
  Source:                 status/p1h_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.860ns  (logic 0.186ns (21.624%)  route 0.674ns (78.376%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE                         0.000     0.000 r  status/p1h_reg[2]/C
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  status/p1h_reg[2]/Q
                         net (fo=17, routed)          0.513     0.654    vga/p1h[2]
    SLICE_X5Y33          LUT6 (Prop_lut6_I4_O)        0.045     0.699 r  vga/vga_to_hdmi_i_5/O
                         net (fo=1, routed)           0.161     0.860    vga_to_hdmi/inst/srldly_0/data_i[21]
    SLICE_X6Y31          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.816     1.929    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.551 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.085    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.855     1.968    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y31          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/CLK

Slack:                    inf
  Source:                 render/ttl_on_reg/G
                            (positive level-sensitive latch)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.886ns  (logic 0.248ns (27.997%)  route 0.638ns (72.003%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          LDCE                         0.000     0.000 r  render/ttl_on_reg/G
    SLICE_X5Y35          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  render/ttl_on_reg/Q
                         net (fo=17, routed)          0.229     0.387    render/ttl_on
    SLICE_X6Y34          LUT4 (Prop_lut4_I3_O)        0.045     0.432 r  render/vga_to_hdmi_i_48/O
                         net (fo=1, routed)           0.091     0.523    render/vga_to_hdmi_i_48_n_1
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.045     0.568 r  render/vga_to_hdmi_i_11/O
                         net (fo=1, routed)           0.317     0.886    vga_to_hdmi/inst/srldly_0/data_i[23]
    SLICE_X6Y27          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.816     1.929    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.551 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.085    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.851     1.964    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y27          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/CLK

Slack:                    inf
  Source:                 render/end_on_reg/G
                            (positive level-sensitive latch)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.933ns  (logic 0.248ns (26.577%)  route 0.685ns (73.423%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          LDCE                         0.000     0.000 r  render/end_on_reg/G
    SLICE_X9Y33          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  render/end_on_reg/Q
                         net (fo=7, routed)           0.367     0.525    render/end_on
    SLICE_X5Y33          LUT6 (Prop_lut6_I5_O)        0.045     0.570 r  render/vga_to_hdmi_i_27/O
                         net (fo=1, routed)           0.126     0.697    vga/hdmi_tmds_clk_p_3
    SLICE_X7Y32          LUT6 (Prop_lut6_I0_O)        0.045     0.742 r  vga/vga_to_hdmi_i_6/O
                         net (fo=1, routed)           0.191     0.933    vga_to_hdmi/inst/srldly_0/data_i[20]
    SLICE_X6Y31          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.816     1.929    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.551 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.085    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.855     1.968    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y31          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/CLK

Slack:                    inf
  Source:                 render/ttl_on_reg/G
                            (positive level-sensitive latch)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.948ns  (logic 0.293ns (30.919%)  route 0.655ns (69.081%))
  Logic Levels:           4  (LDCE=1 LUT6=3)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          LDCE                         0.000     0.000 r  render/ttl_on_reg/G
    SLICE_X5Y35          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  render/ttl_on_reg/Q
                         net (fo=17, routed)          0.190     0.348    vga/ttl_on
    SLICE_X6Y34          LUT6 (Prop_lut6_I2_O)        0.045     0.393 r  vga/vga_to_hdmi_i_91/O
                         net (fo=1, routed)           0.158     0.551    vga/vga_to_hdmi_i_91_n_1
    SLICE_X7Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.596 r  vga/vga_to_hdmi_i_30/O
                         net (fo=1, routed)           0.136     0.732    vga/vga_to_hdmi_i_30_n_1
    SLICE_X7Y33          LUT6 (Prop_lut6_I0_O)        0.045     0.777 r  vga/vga_to_hdmi_i_7/O
                         net (fo=1, routed)           0.171     0.948    vga_to_hdmi/inst/srldly_0/data_i[19]
    SLICE_X6Y31          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.816     1.929    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.551 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.085    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.855     1.968    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y31          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/CLK

Slack:                    inf
  Source:                 render/blk_on_reg/G
                            (positive level-sensitive latch)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.267ns (27.519%)  route 0.703ns (72.481%))
  Logic Levels:           3  (LDCE=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          LDCE                         0.000     0.000 r  render/blk_on_reg/G
    SLICE_X5Y35          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  render/blk_on_reg/Q
                         net (fo=13, routed)          0.256     0.414    vga/blk_on
    SLICE_X6Y33          LUT6 (Prop_lut6_I2_O)        0.045     0.459 r  vga/vga_to_hdmi_i_17/O
                         net (fo=1, routed)           0.000     0.459    vga/vga_to_hdmi_i_17_n_1
    SLICE_X6Y33          MUXF7 (Prop_muxf7_I1_O)      0.064     0.523 r  vga/vga_to_hdmi_i_2/O
                         net (fo=1, routed)           0.447     0.970    vga_to_hdmi/inst/srldly_0/data_i[16]
    SLICE_X6Y32          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.816     1.929    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.551 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.085    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.856     1.969    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y32          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_spi_miso
                            (input port)
  Destination:            design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.455ns  (logic 1.455ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  usb_spi_miso (IN)
                         net (fo=0)                   0.000     0.000    usb_spi_miso
    U12                  IBUF (Prop_ibuf_I_O)         1.455     1.455 r  usb_spi_miso_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.455    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y8          FDRE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.457     1.457    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.533     1.533    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y8          FDRE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.135ns  (logic 0.124ns (10.928%)  route 1.011ns (89.072%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.011     1.011    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/dcm_locked
    SLICE_X61Y1          LUT4 (Prop_lut4_I0_O)        0.124     1.135 r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.135    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X61Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.457     1.457    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.519     1.519    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X61Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_spi_miso
                            (input port)
  Destination:            design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.223ns  (logic 0.223ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  usb_spi_miso (IN)
                         net (fo=0)                   0.000     0.000    usb_spi_miso
    U12                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  usb_spi_miso_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.223    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y8          FDRE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.817     0.817    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.859     0.859    design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y8          FDRE                                         r  design_1_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.440ns  (logic 0.045ns (10.234%)  route 0.395ns (89.766%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.395     0.395    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/dcm_locked
    SLICE_X61Y1          LUT4 (Prop_lut4_I0_O)        0.045     0.440 r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     0.440    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X61Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.817     0.817    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.865     0.865    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X61Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C





