;redcode
;assert 1
	SPL 0, <802
	CMP -203, <-120
	MOV -1, <-20
	MOV -71, <-20
	DJN -1, @-20
	SUB #72, @200
	JMN <-187, 100
	ADD 217, 60
	ADD 217, 60
	SUB @-127, -100
	SUB @-127, -100
	CMP 0, @12
	CMP @121, 106
	JMP @712, #200
	CMP 0, @12
	SUB -7, <-120
	SUB -7, <-120
	SLT #270, 0
	SLT #270, 0
	JMN @0, <0
	CMP 12, @-10
	MOV -61, <-20
	MOV -61, <-20
	SUB 300, 191
	SUB 30, 19
	JMP -61, @-20
	JMP -61, @-20
	CMP @121, 106
	JMP <121, <106
	SUB @-127, 100
	ADD #270, 0
	CMP @121, @106
	JMP -71, @-20
	JMN @0, <0
	SUB 30, 19
	SUB @121, @106
	ADD 217, 60
	JMP <121, @106
	JMP <121, @106
	SLT #270, 0
	JMP -71, @-20
	CMP #712, @200
	CMP @121, 106
	JMP -71, @-20
	MOV -71, <-20
	JMP 7, #2
	MOV -71, <-20
	MOV -71, <-20
	MOV -71, <-20
	MOV -71, <-20
	MOV -71, <-20
