drm/i915/gt: Move gen4 GT workarounds from init_clock_gating to workarounds

jira LE-1907
Rebuild_History Non-Buildable kernel-4.18.0-240.el8
commit-author Chris Wilson <chris@chris-wilson.co.uk>
commit 2bcefd0d263ab4a72f0d61921ae6b0dc81606551
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-4.18.0-240.el8/2bcefd0d.failed

Rescue the GT workarounds from being buried inside init_clock_gating so
that we remember to apply them after a GT reset, and that they are
included in our verification that the workarounds are applied.

	Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
	Reviewed-by: Mika Kuoppala <mika.kuoppala@linux.intel.com>
	Cc: stable@vger.kernel.org
Link: https://patchwork.freedesktop.org/patch/msgid/20200611080140.30228-6-chris@chris-wilson.co.uk
(cherry picked from commit 2bcefd0d263ab4a72f0d61921ae6b0dc81606551)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	drivers/gpu/drm/i915/gt/intel_workarounds.c
diff --cc drivers/gpu/drm/i915/gt/intel_workarounds.c
index f8ed29b62e58,2da366821dda..000000000000
--- a/drivers/gpu/drm/i915/gt/intel_workarounds.c
+++ b/drivers/gpu/drm/i915/gt/intel_workarounds.c
@@@ -666,6 -715,227 +666,230 @@@ int intel_engine_emit_ctx_wa(struct i91
  }
  
  static void
++<<<<<<< HEAD
++=======
+ gen4_gt_workarounds_init(struct drm_i915_private *i915,
+ 			 struct i915_wa_list *wal)
+ {
+ 	/* WaDisable_RenderCache_OperationalFlush:gen4,ilk */
+ 	wa_masked_dis(wal, CACHE_MODE_0, RC_OP_FLUSH_ENABLE);
+ }
+ 
+ static void
+ g4x_gt_workarounds_init(struct drm_i915_private *i915, struct i915_wa_list *wal)
+ {
+ 	gen4_gt_workarounds_init(i915, wal);
+ 
+ 	/* WaDisableRenderCachePipelinedFlush:g4x,ilk */
+ 	wa_masked_en(wal, CACHE_MODE_0, CM0_PIPELINED_RENDER_FLUSH_DISABLE);
+ }
+ 
+ static void
+ ilk_gt_workarounds_init(struct drm_i915_private *i915, struct i915_wa_list *wal)
+ {
+ 	g4x_gt_workarounds_init(i915, wal);
+ 
+ 	wa_masked_en(wal, _3D_CHICKEN2, _3D_CHICKEN2_WM_READ_PIPELINED);
+ }
+ 
+ static void
+ snb_gt_workarounds_init(struct drm_i915_private *i915, struct i915_wa_list *wal)
+ {
+ 	/* WaDisableHiZPlanesWhenMSAAEnabled:snb */
+ 	wa_masked_en(wal,
+ 		     _3D_CHICKEN,
+ 		     _3D_CHICKEN_HIZ_PLANE_DISABLE_MSAA_4X_SNB);
+ 
+ 	/* WaDisable_RenderCache_OperationalFlush:snb */
+ 	wa_masked_dis(wal, CACHE_MODE_0, RC_OP_FLUSH_ENABLE);
+ 
+ 	/*
+ 	 * BSpec recommends 8x4 when MSAA is used,
+ 	 * however in practice 16x4 seems fastest.
+ 	 *
+ 	 * Note that PS/WM thread counts depend on the WIZ hashing
+ 	 * disable bit, which we don't touch here, but it's good
+ 	 * to keep in mind (see 3DSTATE_PS and 3DSTATE_WM).
+ 	 */
+ 	wa_add(wal,
+ 	       GEN6_GT_MODE, 0,
+ 	       _MASKED_FIELD(GEN6_WIZ_HASHING_MASK, GEN6_WIZ_HASHING_16x4),
+ 	       GEN6_WIZ_HASHING_16x4);
+ 
+ 	wa_masked_dis(wal, CACHE_MODE_0, CM0_STC_EVICT_DISABLE_LRA_SNB);
+ 
+ 	wa_masked_en(wal,
+ 		     _3D_CHICKEN3,
+ 		     /* WaStripsFansDisableFastClipPerformanceFix:snb */
+ 		     _3D_CHICKEN3_SF_DISABLE_FASTCLIP_CULL |
+ 		     /*
+ 		      * Bspec says:
+ 		      * "This bit must be set if 3DSTATE_CLIP clip mode is set
+ 		      * to normal and 3DSTATE_SF number of SF output attributes
+ 		      * is more than 16."
+ 		      */
+ 		   _3D_CHICKEN3_SF_DISABLE_PIPELINED_ATTR_FETCH);
+ }
+ 
+ static void
+ ivb_gt_workarounds_init(struct drm_i915_private *i915, struct i915_wa_list *wal)
+ {
+ 	/* WaDisableEarlyCull:ivb */
+ 	wa_masked_en(wal, _3D_CHICKEN3, _3D_CHICKEN_SF_DISABLE_OBJEND_CULL);
+ 
+ 	/* WaDisablePSDDualDispatchEnable:ivb */
+ 	if (IS_IVB_GT1(i915))
+ 		wa_masked_en(wal,
+ 			     GEN7_HALF_SLICE_CHICKEN1,
+ 			     GEN7_PSD_SINGLE_PORT_DISPATCH_ENABLE);
+ 
+ 	/* WaDisable_RenderCache_OperationalFlush:ivb */
+ 	wa_masked_dis(wal, CACHE_MODE_0_GEN7, RC_OP_FLUSH_ENABLE);
+ 
+ 	/* Apply the WaDisableRHWOOptimizationForRenderHang:ivb workaround. */
+ 	wa_masked_dis(wal,
+ 		      GEN7_COMMON_SLICE_CHICKEN1,
+ 		      GEN7_CSC1_RHWO_OPT_DISABLE_IN_RCC);
+ 
+ 	/* WaApplyL3ControlAndL3ChickenMode:ivb */
+ 	wa_write(wal, GEN7_L3CNTLREG1, GEN7_WA_FOR_GEN7_L3_CONTROL);
+ 	wa_write(wal, GEN7_L3_CHICKEN_MODE_REGISTER, GEN7_WA_L3_CHICKEN_MODE);
+ 
+ 	/* WaForceL3Serialization:ivb */
+ 	wa_write_clr(wal, GEN7_L3SQCREG4, L3SQ_URB_READ_CAM_MATCH_DISABLE);
+ 
+ 	/*
+ 	 * WaVSThreadDispatchOverride:ivb,vlv
+ 	 *
+ 	 * This actually overrides the dispatch
+ 	 * mode for all thread types.
+ 	 */
+ 	wa_write_masked_or(wal, GEN7_FF_THREAD_MODE,
+ 			   GEN7_FF_SCHED_MASK,
+ 			   GEN7_FF_TS_SCHED_HW |
+ 			   GEN7_FF_VS_SCHED_HW |
+ 			   GEN7_FF_DS_SCHED_HW);
+ 
+ 	if (0) { /* causes HiZ corruption on ivb:gt1 */
+ 		/* enable HiZ Raw Stall Optimization */
+ 		wa_masked_dis(wal, CACHE_MODE_0_GEN7, HIZ_RAW_STALL_OPT_DISABLE);
+ 	}
+ 
+ 	/* WaDisable4x2SubspanOptimization:ivb */
+ 	wa_masked_en(wal, CACHE_MODE_1, PIXEL_SUBSPAN_COLLECT_OPT_DISABLE);
+ 
+ 	/*
+ 	 * BSpec recommends 8x4 when MSAA is used,
+ 	 * however in practice 16x4 seems fastest.
+ 	 *
+ 	 * Note that PS/WM thread counts depend on the WIZ hashing
+ 	 * disable bit, which we don't touch here, but it's good
+ 	 * to keep in mind (see 3DSTATE_PS and 3DSTATE_WM).
+ 	 */
+ 	wa_add(wal, GEN7_GT_MODE, 0,
+ 	       _MASKED_FIELD(GEN6_WIZ_HASHING_MASK, GEN6_WIZ_HASHING_16x4),
+ 	       GEN6_WIZ_HASHING_16x4);
+ }
+ 
+ static void
+ vlv_gt_workarounds_init(struct drm_i915_private *i915, struct i915_wa_list *wal)
+ {
+ 	/* WaDisableEarlyCull:vlv */
+ 	wa_masked_en(wal, _3D_CHICKEN3, _3D_CHICKEN_SF_DISABLE_OBJEND_CULL);
+ 
+ 	/* WaPsdDispatchEnable:vlv */
+ 	/* WaDisablePSDDualDispatchEnable:vlv */
+ 	wa_masked_en(wal,
+ 		     GEN7_HALF_SLICE_CHICKEN1,
+ 		     GEN7_MAX_PS_THREAD_DEP |
+ 		     GEN7_PSD_SINGLE_PORT_DISPATCH_ENABLE);
+ 
+ 	/* WaDisable_RenderCache_OperationalFlush:vlv */
+ 	wa_masked_dis(wal, CACHE_MODE_0_GEN7, RC_OP_FLUSH_ENABLE);
+ 
+ 	/* WaForceL3Serialization:vlv */
+ 	wa_write_clr(wal, GEN7_L3SQCREG4, L3SQ_URB_READ_CAM_MATCH_DISABLE);
+ 
+ 	/*
+ 	 * WaVSThreadDispatchOverride:ivb,vlv
+ 	 *
+ 	 * This actually overrides the dispatch
+ 	 * mode for all thread types.
+ 	 */
+ 	wa_write_masked_or(wal,
+ 			   GEN7_FF_THREAD_MODE,
+ 			   GEN7_FF_SCHED_MASK,
+ 			   GEN7_FF_TS_SCHED_HW |
+ 			   GEN7_FF_VS_SCHED_HW |
+ 			   GEN7_FF_DS_SCHED_HW);
+ 
+ 	/*
+ 	 * BSpec says this must be set, even though
+ 	 * WaDisable4x2SubspanOptimization isn't listed for VLV.
+ 	 */
+ 	wa_masked_en(wal, CACHE_MODE_1, PIXEL_SUBSPAN_COLLECT_OPT_DISABLE);
+ 
+ 	/*
+ 	 * BSpec recommends 8x4 when MSAA is used,
+ 	 * however in practice 16x4 seems fastest.
+ 	 *
+ 	 * Note that PS/WM thread counts depend on the WIZ hashing
+ 	 * disable bit, which we don't touch here, but it's good
+ 	 * to keep in mind (see 3DSTATE_PS and 3DSTATE_WM).
+ 	 */
+ 	wa_add(wal, GEN7_GT_MODE, 0,
+ 	       _MASKED_FIELD(GEN6_WIZ_HASHING_MASK, GEN6_WIZ_HASHING_16x4),
+ 	       GEN6_WIZ_HASHING_16x4);
+ 
+ 	/*
+ 	 * WaIncreaseL3CreditsForVLVB0:vlv
+ 	 * This is the hardware default actually.
+ 	 */
+ 	wa_write(wal, GEN7_L3SQCREG1, VLV_B0_WA_L3SQCREG1_VALUE);
+ }
+ 
+ static void
+ hsw_gt_workarounds_init(struct drm_i915_private *i915, struct i915_wa_list *wal)
+ {
+ 	/* L3 caching of data atomics doesn't work -- disable it. */
+ 	wa_write(wal, HSW_SCRATCH1, HSW_SCRATCH1_L3_DATA_ATOMICS_DISABLE);
+ 
+ 	wa_add(wal,
+ 	       HSW_ROW_CHICKEN3, 0,
+ 	       _MASKED_BIT_ENABLE(HSW_ROW_CHICKEN3_L3_GLOBAL_ATOMICS_DISABLE),
+ 		0 /* XXX does this reg exist? */);
+ 
+ 	/* WaVSRefCountFullforceMissDisable:hsw */
+ 	wa_write_clr(wal, GEN7_FF_THREAD_MODE, GEN7_FF_VS_REF_CNT_FFME);
+ 
+ 	wa_masked_dis(wal,
+ 		      CACHE_MODE_0_GEN7,
+ 		      /* WaDisable_RenderCache_OperationalFlush:hsw */
+ 		      RC_OP_FLUSH_ENABLE |
+ 		      /* enable HiZ Raw Stall Optimization */
+ 		      HIZ_RAW_STALL_OPT_DISABLE);
+ 
+ 	/* WaDisable4x2SubspanOptimization:hsw */
+ 	wa_masked_en(wal, CACHE_MODE_1, PIXEL_SUBSPAN_COLLECT_OPT_DISABLE);
+ 
+ 	/*
+ 	 * BSpec recommends 8x4 when MSAA is used,
+ 	 * however in practice 16x4 seems fastest.
+ 	 *
+ 	 * Note that PS/WM thread counts depend on the WIZ hashing
+ 	 * disable bit, which we don't touch here, but it's good
+ 	 * to keep in mind (see 3DSTATE_PS and 3DSTATE_WM).
+ 	 */
+ 	wa_add(wal, GEN7_GT_MODE, 0,
+ 	       _MASKED_FIELD(GEN6_WIZ_HASHING_MASK, GEN6_WIZ_HASHING_16x4),
+ 	       GEN6_WIZ_HASHING_16x4);
+ 
+ 	/* WaSampleCChickenBitEnable:hsw */
+ 	wa_masked_en(wal, HALF_SLICE_CHICKEN3, HSW_SAMPLE_C_PERFORMANCE);
+ }
+ 
+ static void
++>>>>>>> 2bcefd0d263a (drm/i915/gt: Move gen4 GT workarounds from init_clock_gating to workarounds)
  gen9_gt_workarounds_init(struct drm_i915_private *i915, struct i915_wa_list *wal)
  {
  	/* WaDisableKillLogic:bxt,skl,kbl */
@@@ -917,6 -1212,20 +1141,23 @@@ gt_init_workarounds(struct drm_i915_pri
  		bxt_gt_workarounds_init(i915, wal);
  	else if (IS_SKYLAKE(i915))
  		skl_gt_workarounds_init(i915, wal);
++<<<<<<< HEAD
++=======
+ 	else if (IS_HASWELL(i915))
+ 		hsw_gt_workarounds_init(i915, wal);
+ 	else if (IS_VALLEYVIEW(i915))
+ 		vlv_gt_workarounds_init(i915, wal);
+ 	else if (IS_IVYBRIDGE(i915))
+ 		ivb_gt_workarounds_init(i915, wal);
+ 	else if (IS_GEN(i915, 6))
+ 		snb_gt_workarounds_init(i915, wal);
+ 	else if (IS_GEN(i915, 5))
+ 		ilk_gt_workarounds_init(i915, wal);
+ 	else if (IS_G4X(i915))
+ 		g4x_gt_workarounds_init(i915, wal);
+ 	else if (IS_GEN(i915, 4))
+ 		gen4_gt_workarounds_init(i915, wal);
++>>>>>>> 2bcefd0d263a (drm/i915/gt: Move gen4 GT workarounds from init_clock_gating to workarounds)
  	else if (INTEL_GEN(i915) <= 8)
  		return;
  	else
* Unmerged path drivers/gpu/drm/i915/gt/intel_workarounds.c
diff --git a/drivers/gpu/drm/i915/intel_pm.c b/drivers/gpu/drm/i915/intel_pm.c
index 8862271193ca..b4a2f47db78f 100644
--- a/drivers/gpu/drm/i915/intel_pm.c
+++ b/drivers/gpu/drm/i915/intel_pm.c
@@ -9652,13 +9652,6 @@ static void g4x_init_clock_gating(struct drm_i915_private *dev_priv)
 		dspclk_gate |= DSSUNIT_CLOCK_GATE_DISABLE;
 	I915_WRITE(DSPCLK_GATE_D, dspclk_gate);
 
-	/* WaDisableRenderCachePipelinedFlush */
-	I915_WRITE(CACHE_MODE_0,
-		   _MASKED_BIT_ENABLE(CM0_PIPELINED_RENDER_FLUSH_DISABLE));
-
-	/* WaDisable_RenderCache_OperationalFlush:g4x */
-	I915_WRITE(CACHE_MODE_0, _MASKED_BIT_DISABLE(RC_OP_FLUSH_ENABLE));
-
 	g4x_disable_trickle_feed(dev_priv);
 }
 
@@ -9674,11 +9667,6 @@ static void i965gm_init_clock_gating(struct drm_i915_private *dev_priv)
 	intel_uncore_write(uncore,
 			   MI_ARB_STATE,
 			   _MASKED_BIT_ENABLE(MI_ARB_DISPLAY_TRICKLE_FEED_DISABLE));
-
-	/* WaDisable_RenderCache_OperationalFlush:gen4 */
-	intel_uncore_write(uncore,
-			   CACHE_MODE_0,
-			   _MASKED_BIT_DISABLE(RC_OP_FLUSH_ENABLE));
 }
 
 static void i965g_init_clock_gating(struct drm_i915_private *dev_priv)
@@ -9691,9 +9679,6 @@ static void i965g_init_clock_gating(struct drm_i915_private *dev_priv)
 	I915_WRITE(RENCLK_GATE_D2, 0);
 	I915_WRITE(MI_ARB_STATE,
 		   _MASKED_BIT_ENABLE(MI_ARB_DISPLAY_TRICKLE_FEED_DISABLE));
-
-	/* WaDisable_RenderCache_OperationalFlush:gen4 */
-	I915_WRITE(CACHE_MODE_0, _MASKED_BIT_DISABLE(RC_OP_FLUSH_ENABLE));
 }
 
 static void gen3_init_clock_gating(struct drm_i915_private *dev_priv)
