{"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/agc_unpack.sv":{"language":"SystemVerilog","code":135,"comment":50,"blank":34},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/ant_data_buffer.sv":{"language":"SystemVerilog","code":210,"comment":43,"blank":47},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/cpri_tx_gen.v":{"language":"Verilog","code":116,"comment":18,"blank":23},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/cpri_tx_lane.sv":{"language":"SystemVerilog","code":198,"comment":13,"blank":30},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/decompress_bit.v":{"language":"Verilog","code":37,"comment":12,"blank":7},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/cpri_txdata_top.sv":{"language":"SystemVerilog","code":175,"comment":28,"blank":39},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/cpri_rx_gen.sv":{"language":"SystemVerilog","code":165,"comment":73,"blank":38},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/cpri_rx_buffer.sv":{"language":"SystemVerilog","code":300,"comment":53,"blank":56},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/cpri_rxdata_top.sv":{"language":"SystemVerilog","code":130,"comment":37,"blank":33},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/txdata_queue.sv":{"language":"SystemVerilog","code":445,"comment":49,"blank":80},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/cpri_rxdata_unpack.sv":{"language":"SystemVerilog","code":277,"comment":64,"blank":69},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/dl_symb_cmpr/cpri_tx_gen.v":{"language":"Verilog","code":100,"comment":18,"blank":18},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/dl_symb_cmpr/compress_data.v":{"language":"Verilog","code":139,"comment":12,"blank":9},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/dl_symb_cmpr/dl_package_data.sv":{"language":"SystemVerilog","code":521,"comment":76,"blank":71},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/dl_symb_cmpr/dl_data_gen.v":{"language":"Verilog","code":366,"comment":179,"blank":132},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/dl_symb_cmpr/compress_bit.v":{"language":"Verilog","code":265,"comment":47,"blank":30},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/dl_symb_cmpr/package_data.v":{"language":"Verilog","code":509,"comment":66,"blank":69},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/ul_package_data.v":{"language":"Verilog","code":607,"comment":60,"blank":76},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/register_shift.sv":{"language":"SystemVerilog","code":18,"comment":0,"blank":8},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/dl_symb_cmpr/dl_symb_if.v":{"language":"Verilog","code":164,"comment":13,"blank":22},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/search_max.sv":{"language":"SystemVerilog","code":90,"comment":27,"blank":18},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/ul_compress_data.sv":{"language":"SystemVerilog","code":188,"comment":21,"blank":21},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/pusch_dr_core.sv":{"language":"SystemVerilog","code":411,"comment":64,"blank":82},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/pusch_dr_top.sv":{"language":"SystemVerilog","code":161,"comment":39,"blank":43},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/par_compare.sv":{"language":"SystemVerilog","code":72,"comment":42,"blank":24},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/mac_beams.sv":{"language":"SystemVerilog","code":171,"comment":49,"blank":40},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/mac_ants.sv":{"language":"SystemVerilog","code":114,"comment":50,"blank":35},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/mem_streams_ram.sv":{"language":"SystemVerilog","code":96,"comment":38,"blank":29},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/mem_streams.sv":{"language":"SystemVerilog","code":82,"comment":38,"blank":25},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/lp_buffer_syn.sv":{"language":"SystemVerilog","code":70,"comment":34,"blank":21},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/compress_shift.sv":{"language":"SystemVerilog","code":118,"comment":18,"blank":25},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/compress_bit.v":{"language":"Verilog","code":275,"comment":56,"blank":31},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/compress_matrix.sv":{"language":"SystemVerilog","code":227,"comment":43,"blank":44},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/code_word_rev.sv":{"language":"SystemVerilog","code":142,"comment":29,"blank":38},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/beam_power_calc.sv":{"language":"SystemVerilog","code":159,"comment":40,"blank":36},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/beam_sort.sv":{"language":"SystemVerilog","code":421,"comment":73,"blank":92},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/beams_pick_top.sv":{"language":"SystemVerilog","code":103,"comment":27,"blank":23},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/beam_buffer.sv":{"language":"SystemVerilog","code":209,"comment":46,"blank":37},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/beams_mem_pick.sv":{"language":"SystemVerilog","code":352,"comment":53,"blank":66},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/cpri_package_tx_zyl/ul_package_data111.v":{"language":"Verilog","code":567,"comment":97,"blank":72},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/cpri_package_tx_zyl/pcie_bf_para.v":{"language":"Verilog","code":165,"comment":21,"blank":38},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/cpri_package_tx_zyl/ul_compress_data.sv":{"language":"SystemVerilog","code":186,"comment":21,"blank":20},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/cpri_package_tx_zyl/ul_package_data.v":{"language":"Verilog","code":585,"comment":58,"blank":72},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/cpri_package_tx_zyl/Simple_Dual_Port_URAM_XPM.v":{"language":"Verilog","code":63,"comment":281,"blank":25},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/cpri_package_tx_zyl/package_data_intel.v":{"language":"Verilog","code":471,"comment":104,"blank":65},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/cpri_package_tx_zyl/loop_buffer_sync.v":{"language":"Verilog","code":156,"comment":25,"blank":38},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/cpri_package_tx_zyl/package_data.v":{"language":"Verilog","code":495,"comment":64,"blank":64},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/cpri_package_tx_zyl/loop_buffer_async.v":{"language":"Verilog","code":162,"comment":25,"blank":37},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/cpri_package_tx_zyl/dl_sym_if.v":{"language":"Verilog","code":164,"comment":13,"blank":22},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/cpri_package_tx_zyl/dl_data_gen_old.v":{"language":"Verilog","code":366,"comment":177,"blank":132},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/cpri_package_tx_zyl/cpri_tx_pkg.v":{"language":"Verilog","code":176,"comment":47,"blank":47},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/cpri_package_tx_zyl/cpri_tx_gen.v":{"language":"Verilog","code":116,"comment":18,"blank":23},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/cpri_package_tx_zyl/compress_bit.v":{"language":"Verilog","code":275,"comment":56,"blank":31},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/cpri_package_tx_zyl/dl_data_gen.sv":{"language":"SystemVerilog","code":365,"comment":179,"blank":130},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/cpri_package_tx_zyl/compress_data.v":{"language":"Verilog","code":139,"comment":12,"blank":9},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/cpri_package_tx_zyl/intel_xpm/common/Simple_Dual_Port_BRAM_XPM_intel.v":{"language":"Verilog","code":80,"comment":25,"blank":5},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/cpri_package_tx_zyl/intel_xpm/common/FIFO_SYNC_XPM_intel.v":{"language":"Verilog","code":52,"comment":10,"blank":3},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/cpri_package_tx_zyl/intel_xpm/common/loop_buffer_sync_intel.v":{"language":"Verilog","code":153,"comment":27,"blank":42},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/cpri_package_tx_zyl/intel_xpm/common/FIFO_ASYNC_XPM_intel.v":{"language":"Verilog","code":56,"comment":12,"blank":3},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/cpri_package_tx_zyl/intel_xpm/common/loop_buffer2_sync_intel.v":{"language":"Verilog","code":175,"comment":25,"blank":47},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/cpri_package_tx_zyl/intel_xpm/common/loop_buffer_async_intel.v":{"language":"Verilog","code":159,"comment":28,"blank":32},"file:///e%3A/Openlab/gitlib/project/pusch/pusch_dim_reduce/src/cpri_package_tx_zyl/intel_xpm/common/ASYNC_Dual_Port_BRAM_XPM_intel.v":{"language":"Verilog","code":83,"comment":26,"blank":6}}