$date
	Fri Feb 13 23:59:22 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_adder $end
$var wire 1 ! sum $end
$var wire 1 " co $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % ci $end
$scope module dut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % ci $end
$var wire 1 ! sum $end
$var wire 1 " co $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10
1!
1%
#20
1$
0%
#30
0!
1"
1%
#40
1!
0"
1#
0$
0%
#50
0!
1"
1%
#60
1$
0%
#70
1!
1%
#80
