#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Dec 17 01:34:08 2023
# Process ID: 4176
# Current directory: E:/FYP/FPGA_XILINX 2/ROM_Using_IP_With_MATLAB
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22412 E:\FYP\FPGA_XILINX 2\ROM_Using_IP_With_MATLAB\ROM_Using_IP_With_MATLAB.xpr
# Log file: E:/FYP/FPGA_XILINX 2/ROM_Using_IP_With_MATLAB/vivado.log
# Journal file: E:/FYP/FPGA_XILINX 2/ROM_Using_IP_With_MATLAB\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/FYP/FPGA_XILINX 2/ROM_Using_IP_With_MATLAB/ROM_Using_IP_With_MATLAB.xpr}
update_compile_order -fileset sources_1
open_bd_design {E:/FYP/FPGA_XILINX 2/ROM_Using_IP_With_MATLAB/ROM_Using_IP_With_MATLAB.srcs/sources_1/bd/ROM_Using_IP_With_MATLAB/ROM_Using_IP_With_MATLAB.bd}
launch_simulation
source ROM_Using_IP_With_MATLAB_Tb.tcl
run all
close_sim
