// Seed: 3408885343
module module_0;
  assign module_1.type_16 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output wand id_1,
    input supply0 id_2
);
  wire id_4, id_5;
  wire id_6;
  wire id_7;
  assign id_1 = 1;
  wire id_8;
  tri0 id_9, id_10 = (1);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wor id_0,
    input wand id_1,
    input supply0 id_2
);
  wor id_4;
  logic [7:0] id_5, id_6, id_7;
  assign id_4 = 1;
  wire id_8;
  wire id_9;
  assign id_5[-1] = 1;
  assign id_4 = -1;
  tri id_10;
  module_0 modCall_1 ();
  id_11(
      id_10 - -1, 1, -1'h0, id_10, -1
  );
  wire id_12;
  wire id_13, id_14;
endmodule
