
STM_Hardware_Testing.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ef4  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a0  080060a4  080060a4  000070a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006144  08006144  00008068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006144  08006144  00007144  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800614c  0800614c  00008068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800614c  0800614c  0000714c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006150  08006150  00007150  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08006154  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000740  20000068  080061bc  00008068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200007a8  080061bc  000087a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014463  00000000  00000000  00008098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d8e  00000000  00000000  0001c4fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001170  00000000  00000000  0001f290  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d50  00000000  00000000  00020400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b3bf  00000000  00000000  00021150  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014494  00000000  00000000  0004c50f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001036ac  00000000  00000000  000609a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016404f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005028  00000000  00000000  00164094  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  001690bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000068 	.word	0x20000068
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800608c 	.word	0x0800608c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	0800608c 	.word	0x0800608c

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b09c      	sub	sp, #112	@ 0x70
 80005c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	CAN_RxHeaderTypeDef rxHeader;    // CAN receive header
	CAN_TxHeaderTypeDef txHeader;    // CAN transmit header
	uint8_t csend[8] = {1,2,3,4,5,6,7,8}; // CAN TX buffer
 80005c2:	4a36      	ldr	r2, [pc, #216]	@ (800069c <main+0xe0>)
 80005c4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80005c8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80005cc:	e883 0003 	stmia.w	r3, {r0, r1}
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005d0:	f000 fdd3 	bl	800117a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005d4:	f000 f870 	bl	80006b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005d8:	f000 fa1a 	bl	8000a10 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 80005dc:	f000 f92c 	bl	8000838 <MX_LPUART1_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80005e0:	f000 f9e8 	bl	80009b4 <MX_USB_OTG_FS_PCD_Init>
  MX_RTC_Init();
 80005e4:	f000 f956 	bl	8000894 <MX_RTC_Init>
  MX_IWDG_Init();
 80005e8:	f000 f908 	bl	80007fc <MX_IWDG_Init>
  MX_CAN1_Init();
 80005ec:	f000 f8ca 	bl	8000784 <MX_CAN1_Init>
  /* USER CODE BEGIN 2 */
  canfil.FilterBank = 0;
 80005f0:	2300      	movs	r3, #0
 80005f2:	61fb      	str	r3, [r7, #28]
    canfil.FilterMode = CAN_FILTERMODE_IDMASK;
 80005f4:	2300      	movs	r3, #0
 80005f6:	623b      	str	r3, [r7, #32]
    canfil.FilterFIFOAssignment = CAN_RX_FIFO0;
 80005f8:	2300      	movs	r3, #0
 80005fa:	61bb      	str	r3, [r7, #24]
    canfil.FilterIdHigh = 0;
 80005fc:	2300      	movs	r3, #0
 80005fe:	60bb      	str	r3, [r7, #8]
    canfil.FilterIdLow = 0;
 8000600:	2300      	movs	r3, #0
 8000602:	60fb      	str	r3, [r7, #12]
    canfil.FilterMaskIdHigh = 0;
 8000604:	2300      	movs	r3, #0
 8000606:	613b      	str	r3, [r7, #16]
    canfil.FilterMaskIdLow = 0;
 8000608:	2300      	movs	r3, #0
 800060a:	617b      	str	r3, [r7, #20]
    canfil.FilterScale = CAN_FILTERSCALE_32BIT;
 800060c:	2301      	movs	r3, #1
 800060e:	627b      	str	r3, [r7, #36]	@ 0x24
    canfil.FilterActivation = ENABLE;
 8000610:	2301      	movs	r3, #1
 8000612:	62bb      	str	r3, [r7, #40]	@ 0x28
    canfil.SlaveStartFilterBank = 14;
 8000614:	230e      	movs	r3, #14
 8000616:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* USER CODE END 2 */
  txHeader.DLC = 8; // Number of bites to be transmitted max- 8
 8000618:	2308      	movs	r3, #8
 800061a:	64bb      	str	r3, [r7, #72]	@ 0x48
  txHeader.IDE = CAN_ID_STD;
 800061c:	2300      	movs	r3, #0
 800061e:	643b      	str	r3, [r7, #64]	@ 0x40
  txHeader.RTR = CAN_RTR_DATA;
 8000620:	2300      	movs	r3, #0
 8000622:	647b      	str	r3, [r7, #68]	@ 0x44
  txHeader.StdId = 0x030;
 8000624:	2330      	movs	r3, #48	@ 0x30
 8000626:	63bb      	str	r3, [r7, #56]	@ 0x38
  txHeader.TransmitGlobalTime = DISABLE;
 8000628:	2300      	movs	r3, #0
 800062a:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
  HAL_CAN_ConfigFilter(&hcan1, &canfil);
 800062e:	f107 0308 	add.w	r3, r7, #8
 8000632:	4619      	mov	r1, r3
 8000634:	481a      	ldr	r0, [pc, #104]	@ (80006a0 <main+0xe4>)
 8000636:	f000 ff35 	bl	80014a4 <HAL_CAN_ConfigFilter>
  HAL_CAN_Start(&hcan1);
 800063a:	4819      	ldr	r0, [pc, #100]	@ (80006a0 <main+0xe4>)
 800063c:	f001 f812 	bl	8001664 <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8000640:	2102      	movs	r1, #2
 8000642:	4817      	ldr	r0, [pc, #92]	@ (80006a0 <main+0xe4>)
 8000644:	f001 f922 	bl	800188c <HAL_CAN_ActivateNotification>
  HAL_CAN_AddTxMessage(&hcan1, &txHeader, csend, &canMailbox);
 8000648:	1d3b      	adds	r3, r7, #4
 800064a:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 800064e:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8000652:	4813      	ldr	r0, [pc, #76]	@ (80006a0 <main+0xe4>)
 8000654:	f001 f84a 	bl	80016ec <HAL_CAN_AddTxMessage>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int count = 1;
 8000658:	2301      	movs	r3, #1
 800065a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  while (1)
  {
    /* USER CODE END WHILE */

	  HAL_Delay(300);  // because (1/32000)*128*100 so max ~400ms
 800065c:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8000660:	f000 fe00 	bl	8001264 <HAL_Delay>
	  HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8000664:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000668:	480e      	ldr	r0, [pc, #56]	@ (80006a4 <main+0xe8>)
 800066a:	f001 fbf1 	bl	8001e50 <HAL_GPIO_TogglePin>
	  if (HAL_IWDG_Refresh(&hiwdg) != HAL_OK)
 800066e:	480e      	ldr	r0, [pc, #56]	@ (80006a8 <main+0xec>)
 8000670:	f001 fc59 	bl	8001f26 <HAL_IWDG_Refresh>
 8000674:	4603      	mov	r3, r0
 8000676:	2b00      	cmp	r3, #0
 8000678:	d001      	beq.n	800067e <main+0xc2>
	  {
		  Error_Handler();
 800067a:	f000 fa99 	bl	8000bb0 <Error_Handler>
	  }
	  // this is suhani
	  printf("Hello world!! %d \n\r", count);
 800067e:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8000680:	480a      	ldr	r0, [pc, #40]	@ (80006ac <main+0xf0>)
 8000682:	f004 fe97 	bl	80053b4 <iprintf>
	  count = count + 1;
 8000686:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000688:	3301      	adds	r3, #1
 800068a:	66fb      	str	r3, [r7, #108]	@ 0x6c


	  printf("%02X\n", canRX[0]);
 800068c:	4b08      	ldr	r3, [pc, #32]	@ (80006b0 <main+0xf4>)
 800068e:	781b      	ldrb	r3, [r3, #0]
 8000690:	4619      	mov	r1, r3
 8000692:	4808      	ldr	r0, [pc, #32]	@ (80006b4 <main+0xf8>)
 8000694:	f004 fe8e 	bl	80053b4 <iprintf>
	  HAL_Delay(300);  // because (1/32000)*128*100 so max ~400ms
 8000698:	e7e0      	b.n	800065c <main+0xa0>
 800069a:	bf00      	nop
 800069c:	080060c0 	.word	0x080060c0
 80006a0:	20000084 	.word	0x20000084
 80006a4:	48000400 	.word	0x48000400
 80006a8:	200000ac 	.word	0x200000ac
 80006ac:	080060a4 	.word	0x080060a4
 80006b0:	2000064c 	.word	0x2000064c
 80006b4:	080060b8 	.word	0x080060b8

080006b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b096      	sub	sp, #88	@ 0x58
 80006bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006be:	f107 0314 	add.w	r3, r7, #20
 80006c2:	2244      	movs	r2, #68	@ 0x44
 80006c4:	2100      	movs	r1, #0
 80006c6:	4618      	mov	r0, r3
 80006c8:	f004 fec9 	bl	800545e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006cc:	463b      	mov	r3, r7
 80006ce:	2200      	movs	r2, #0
 80006d0:	601a      	str	r2, [r3, #0]
 80006d2:	605a      	str	r2, [r3, #4]
 80006d4:	609a      	str	r2, [r3, #8]
 80006d6:	60da      	str	r2, [r3, #12]
 80006d8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80006da:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80006de:	f001 fd83 	bl	80021e8 <HAL_PWREx_ControlVoltageScaling>
 80006e2:	4603      	mov	r3, r0
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d001      	beq.n	80006ec <SystemClock_Config+0x34>
  {
    Error_Handler();
 80006e8:	f000 fa62 	bl	8000bb0 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80006ec:	f001 fd5e 	bl	80021ac <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80006f0:	4b23      	ldr	r3, [pc, #140]	@ (8000780 <SystemClock_Config+0xc8>)
 80006f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80006f6:	4a22      	ldr	r2, [pc, #136]	@ (8000780 <SystemClock_Config+0xc8>)
 80006f8:	f023 0318 	bic.w	r3, r3, #24
 80006fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_LSE
 8000700:	231c      	movs	r3, #28
 8000702:	617b      	str	r3, [r7, #20]
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000704:	2301      	movs	r3, #1
 8000706:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000708:	2301      	movs	r3, #1
 800070a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800070c:	2301      	movs	r3, #1
 800070e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000710:	2300      	movs	r3, #0
 8000712:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000714:	2360      	movs	r3, #96	@ 0x60
 8000716:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000718:	2302      	movs	r3, #2
 800071a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800071c:	2301      	movs	r3, #1
 800071e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000720:	2301      	movs	r3, #1
 8000722:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 8000724:	2310      	movs	r3, #16
 8000726:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000728:	2302      	movs	r3, #2
 800072a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800072c:	2302      	movs	r3, #2
 800072e:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000730:	2302      	movs	r3, #2
 8000732:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000734:	f107 0314 	add.w	r3, r7, #20
 8000738:	4618      	mov	r0, r3
 800073a:	f001 fdcb 	bl	80022d4 <HAL_RCC_OscConfig>
 800073e:	4603      	mov	r3, r0
 8000740:	2b00      	cmp	r3, #0
 8000742:	d001      	beq.n	8000748 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000744:	f000 fa34 	bl	8000bb0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000748:	230f      	movs	r3, #15
 800074a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800074c:	2303      	movs	r3, #3
 800074e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8000750:	2380      	movs	r3, #128	@ 0x80
 8000752:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000754:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000758:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800075a:	2300      	movs	r3, #0
 800075c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800075e:	463b      	mov	r3, r7
 8000760:	2100      	movs	r1, #0
 8000762:	4618      	mov	r0, r3
 8000764:	f002 f9d0 	bl	8002b08 <HAL_RCC_ClockConfig>
 8000768:	4603      	mov	r3, r0
 800076a:	2b00      	cmp	r3, #0
 800076c:	d001      	beq.n	8000772 <SystemClock_Config+0xba>
  {
    Error_Handler();
 800076e:	f000 fa1f 	bl	8000bb0 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000772:	f002 fee9 	bl	8003548 <HAL_RCCEx_EnableMSIPLLMode>
}
 8000776:	bf00      	nop
 8000778:	3758      	adds	r7, #88	@ 0x58
 800077a:	46bd      	mov	sp, r7
 800077c:	bd80      	pop	{r7, pc}
 800077e:	bf00      	nop
 8000780:	40021000 	.word	0x40021000

08000784 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000788:	4b1a      	ldr	r3, [pc, #104]	@ (80007f4 <MX_CAN1_Init+0x70>)
 800078a:	4a1b      	ldr	r2, [pc, #108]	@ (80007f8 <MX_CAN1_Init+0x74>)
 800078c:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 800078e:	4b19      	ldr	r3, [pc, #100]	@ (80007f4 <MX_CAN1_Init+0x70>)
 8000790:	2210      	movs	r2, #16
 8000792:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000794:	4b17      	ldr	r3, [pc, #92]	@ (80007f4 <MX_CAN1_Init+0x70>)
 8000796:	2200      	movs	r2, #0
 8000798:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800079a:	4b16      	ldr	r3, [pc, #88]	@ (80007f4 <MX_CAN1_Init+0x70>)
 800079c:	2200      	movs	r2, #0
 800079e:	60da      	str	r2, [r3, #12]
  hcan1.Init.Prescaler = 16;
 80007a0:	4b14      	ldr	r3, [pc, #80]	@ (80007f4 <MX_CAN1_Init+0x70>)
 80007a2:	2210      	movs	r2, #16
 80007a4:	605a      	str	r2, [r3, #4]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80007a6:	4b13      	ldr	r3, [pc, #76]	@ (80007f4 <MX_CAN1_Init+0x70>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 80007ac:	4b11      	ldr	r3, [pc, #68]	@ (80007f4 <MX_CAN1_Init+0x70>)
 80007ae:	f44f 2240 	mov.w	r2, #786432	@ 0xc0000
 80007b2:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 80007b4:	4b0f      	ldr	r3, [pc, #60]	@ (80007f4 <MX_CAN1_Init+0x70>)
 80007b6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80007ba:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80007bc:	4b0d      	ldr	r3, [pc, #52]	@ (80007f4 <MX_CAN1_Init+0x70>)
 80007be:	2200      	movs	r2, #0
 80007c0:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80007c2:	4b0c      	ldr	r3, [pc, #48]	@ (80007f4 <MX_CAN1_Init+0x70>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80007c8:	4b0a      	ldr	r3, [pc, #40]	@ (80007f4 <MX_CAN1_Init+0x70>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80007ce:	4b09      	ldr	r3, [pc, #36]	@ (80007f4 <MX_CAN1_Init+0x70>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80007d4:	4b07      	ldr	r3, [pc, #28]	@ (80007f4 <MX_CAN1_Init+0x70>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80007da:	4b06      	ldr	r3, [pc, #24]	@ (80007f4 <MX_CAN1_Init+0x70>)
 80007dc:	2200      	movs	r2, #0
 80007de:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80007e0:	4804      	ldr	r0, [pc, #16]	@ (80007f4 <MX_CAN1_Init+0x70>)
 80007e2:	f000 fd63 	bl	80012ac <HAL_CAN_Init>
 80007e6:	4603      	mov	r3, r0
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d001      	beq.n	80007f0 <MX_CAN1_Init+0x6c>
  {
    Error_Handler();
 80007ec:	f000 f9e0 	bl	8000bb0 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 80007f0:	bf00      	nop
 80007f2:	bd80      	pop	{r7, pc}
 80007f4:	20000084 	.word	0x20000084
 80007f8:	40006400 	.word	0x40006400

080007fc <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8000800:	4b0b      	ldr	r3, [pc, #44]	@ (8000830 <MX_IWDG_Init+0x34>)
 8000802:	4a0c      	ldr	r2, [pc, #48]	@ (8000834 <MX_IWDG_Init+0x38>)
 8000804:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_128;
 8000806:	4b0a      	ldr	r3, [pc, #40]	@ (8000830 <MX_IWDG_Init+0x34>)
 8000808:	2205      	movs	r2, #5
 800080a:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 1000;
 800080c:	4b08      	ldr	r3, [pc, #32]	@ (8000830 <MX_IWDG_Init+0x34>)
 800080e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000812:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 1000;
 8000814:	4b06      	ldr	r3, [pc, #24]	@ (8000830 <MX_IWDG_Init+0x34>)
 8000816:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800081a:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 800081c:	4804      	ldr	r0, [pc, #16]	@ (8000830 <MX_IWDG_Init+0x34>)
 800081e:	f001 fb31 	bl	8001e84 <HAL_IWDG_Init>
 8000822:	4603      	mov	r3, r0
 8000824:	2b00      	cmp	r3, #0
 8000826:	d001      	beq.n	800082c <MX_IWDG_Init+0x30>
  {
    Error_Handler();
 8000828:	f000 f9c2 	bl	8000bb0 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 800082c:	bf00      	nop
 800082e:	bd80      	pop	{r7, pc}
 8000830:	200000ac 	.word	0x200000ac
 8000834:	40003000 	.word	0x40003000

08000838 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800083c:	4b12      	ldr	r3, [pc, #72]	@ (8000888 <MX_LPUART1_UART_Init+0x50>)
 800083e:	4a13      	ldr	r2, [pc, #76]	@ (800088c <MX_LPUART1_UART_Init+0x54>)
 8000840:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 209700;
 8000842:	4b11      	ldr	r3, [pc, #68]	@ (8000888 <MX_LPUART1_UART_Init+0x50>)
 8000844:	4a12      	ldr	r2, [pc, #72]	@ (8000890 <MX_LPUART1_UART_Init+0x58>)
 8000846:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_7B;
 8000848:	4b0f      	ldr	r3, [pc, #60]	@ (8000888 <MX_LPUART1_UART_Init+0x50>)
 800084a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800084e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000850:	4b0d      	ldr	r3, [pc, #52]	@ (8000888 <MX_LPUART1_UART_Init+0x50>)
 8000852:	2200      	movs	r2, #0
 8000854:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000856:	4b0c      	ldr	r3, [pc, #48]	@ (8000888 <MX_LPUART1_UART_Init+0x50>)
 8000858:	2200      	movs	r2, #0
 800085a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800085c:	4b0a      	ldr	r3, [pc, #40]	@ (8000888 <MX_LPUART1_UART_Init+0x50>)
 800085e:	220c      	movs	r2, #12
 8000860:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000862:	4b09      	ldr	r3, [pc, #36]	@ (8000888 <MX_LPUART1_UART_Init+0x50>)
 8000864:	2200      	movs	r2, #0
 8000866:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000868:	4b07      	ldr	r3, [pc, #28]	@ (8000888 <MX_LPUART1_UART_Init+0x50>)
 800086a:	2200      	movs	r2, #0
 800086c:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800086e:	4b06      	ldr	r3, [pc, #24]	@ (8000888 <MX_LPUART1_UART_Init+0x50>)
 8000870:	2200      	movs	r2, #0
 8000872:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000874:	4804      	ldr	r0, [pc, #16]	@ (8000888 <MX_LPUART1_UART_Init+0x50>)
 8000876:	f003 fd0d 	bl	8004294 <HAL_UART_Init>
 800087a:	4603      	mov	r3, r0
 800087c:	2b00      	cmp	r3, #0
 800087e:	d001      	beq.n	8000884 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8000880:	f000 f996 	bl	8000bb0 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000884:	bf00      	nop
 8000886:	bd80      	pop	{r7, pc}
 8000888:	200000bc 	.word	0x200000bc
 800088c:	40008000 	.word	0x40008000
 8000890:	00033324 	.word	0x00033324

08000894 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b092      	sub	sp, #72	@ 0x48
 8000898:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800089a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800089e:	2200      	movs	r2, #0
 80008a0:	601a      	str	r2, [r3, #0]
 80008a2:	605a      	str	r2, [r3, #4]
 80008a4:	609a      	str	r2, [r3, #8]
 80008a6:	60da      	str	r2, [r3, #12]
 80008a8:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80008aa:	2300      	movs	r3, #0
 80008ac:	633b      	str	r3, [r7, #48]	@ 0x30
  RTC_AlarmTypeDef sAlarm = {0};
 80008ae:	1d3b      	adds	r3, r7, #4
 80008b0:	222c      	movs	r2, #44	@ 0x2c
 80008b2:	2100      	movs	r1, #0
 80008b4:	4618      	mov	r0, r3
 80008b6:	f004 fdd2 	bl	800545e <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80008ba:	4b3c      	ldr	r3, [pc, #240]	@ (80009ac <MX_RTC_Init+0x118>)
 80008bc:	4a3c      	ldr	r2, [pc, #240]	@ (80009b0 <MX_RTC_Init+0x11c>)
 80008be:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80008c0:	4b3a      	ldr	r3, [pc, #232]	@ (80009ac <MX_RTC_Init+0x118>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80008c6:	4b39      	ldr	r3, [pc, #228]	@ (80009ac <MX_RTC_Init+0x118>)
 80008c8:	227f      	movs	r2, #127	@ 0x7f
 80008ca:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80008cc:	4b37      	ldr	r3, [pc, #220]	@ (80009ac <MX_RTC_Init+0x118>)
 80008ce:	22ff      	movs	r2, #255	@ 0xff
 80008d0:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80008d2:	4b36      	ldr	r3, [pc, #216]	@ (80009ac <MX_RTC_Init+0x118>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80008d8:	4b34      	ldr	r3, [pc, #208]	@ (80009ac <MX_RTC_Init+0x118>)
 80008da:	2200      	movs	r2, #0
 80008dc:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80008de:	4b33      	ldr	r3, [pc, #204]	@ (80009ac <MX_RTC_Init+0x118>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80008e4:	4b31      	ldr	r3, [pc, #196]	@ (80009ac <MX_RTC_Init+0x118>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80008ea:	4830      	ldr	r0, [pc, #192]	@ (80009ac <MX_RTC_Init+0x118>)
 80008ec:	f003 f80a 	bl	8003904 <HAL_RTC_Init>
 80008f0:	4603      	mov	r3, r0
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d001      	beq.n	80008fa <MX_RTC_Init+0x66>
  {
    Error_Handler();
 80008f6:	f000 f95b 	bl	8000bb0 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80008fa:	2300      	movs	r3, #0
 80008fc:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  sTime.Minutes = 0x0;
 8000900:	2300      	movs	r3, #0
 8000902:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  sTime.Seconds = 0x1;
 8000906:	2301      	movs	r3, #1
 8000908:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800090c:	2300      	movs	r3, #0
 800090e:	643b      	str	r3, [r7, #64]	@ 0x40
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000910:	2300      	movs	r3, #0
 8000912:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000914:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000918:	2201      	movs	r2, #1
 800091a:	4619      	mov	r1, r3
 800091c:	4823      	ldr	r0, [pc, #140]	@ (80009ac <MX_RTC_Init+0x118>)
 800091e:	f003 f879 	bl	8003a14 <HAL_RTC_SetTime>
 8000922:	4603      	mov	r3, r0
 8000924:	2b00      	cmp	r3, #0
 8000926:	d001      	beq.n	800092c <MX_RTC_Init+0x98>
  {
    Error_Handler();
 8000928:	f000 f942 	bl	8000bb0 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800092c:	2301      	movs	r3, #1
 800092e:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  sDate.Month = RTC_MONTH_JANUARY;
 8000932:	2301      	movs	r3, #1
 8000934:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
  sDate.Date = 0x1;
 8000938:	2301      	movs	r3, #1
 800093a:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
  sDate.Year = 0x0;
 800093e:	2300      	movs	r3, #0
 8000940:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000944:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000948:	2201      	movs	r2, #1
 800094a:	4619      	mov	r1, r3
 800094c:	4817      	ldr	r0, [pc, #92]	@ (80009ac <MX_RTC_Init+0x118>)
 800094e:	f003 f8fe 	bl	8003b4e <HAL_RTC_SetDate>
 8000952:	4603      	mov	r3, r0
 8000954:	2b00      	cmp	r3, #0
 8000956:	d001      	beq.n	800095c <MX_RTC_Init+0xc8>
  {
    Error_Handler();
 8000958:	f000 f92a 	bl	8000bb0 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 800095c:	2300      	movs	r3, #0
 800095e:	713b      	strb	r3, [r7, #4]
  sAlarm.AlarmTime.Minutes = 0x0;
 8000960:	2300      	movs	r3, #0
 8000962:	717b      	strb	r3, [r7, #5]
  sAlarm.AlarmTime.Seconds = 0x0;
 8000964:	2300      	movs	r3, #0
 8000966:	71bb      	strb	r3, [r7, #6]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000968:	2300      	movs	r3, #0
 800096a:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800096c:	2300      	movs	r3, #0
 800096e:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000970:	2300      	movs	r3, #0
 8000972:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmMask = RTC_ALARMMASK_ALL;
 8000974:	f04f 3380 	mov.w	r3, #2155905152	@ 0x80808080
 8000978:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800097a:	2300      	movs	r3, #0
 800097c:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800097e:	2300      	movs	r3, #0
 8000980:	627b      	str	r3, [r7, #36]	@ 0x24
  sAlarm.AlarmDateWeekDay = 0x1;
 8000982:	2301      	movs	r3, #1
 8000984:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sAlarm.Alarm = RTC_ALARM_A;
 8000988:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800098c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 800098e:	1d3b      	adds	r3, r7, #4
 8000990:	2201      	movs	r2, #1
 8000992:	4619      	mov	r1, r3
 8000994:	4805      	ldr	r0, [pc, #20]	@ (80009ac <MX_RTC_Init+0x118>)
 8000996:	f003 f961 	bl	8003c5c <HAL_RTC_SetAlarm_IT>
 800099a:	4603      	mov	r3, r0
 800099c:	2b00      	cmp	r3, #0
 800099e:	d001      	beq.n	80009a4 <MX_RTC_Init+0x110>
  {
    Error_Handler();
 80009a0:	f000 f906 	bl	8000bb0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80009a4:	bf00      	nop
 80009a6:	3748      	adds	r7, #72	@ 0x48
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bd80      	pop	{r7, pc}
 80009ac:	20000144 	.word	0x20000144
 80009b0:	40002800 	.word	0x40002800

080009b4 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80009b8:	4b14      	ldr	r3, [pc, #80]	@ (8000a0c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009ba:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80009be:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80009c0:	4b12      	ldr	r3, [pc, #72]	@ (8000a0c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009c2:	2206      	movs	r2, #6
 80009c4:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80009c6:	4b11      	ldr	r3, [pc, #68]	@ (8000a0c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009c8:	2202      	movs	r2, #2
 80009ca:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80009cc:	4b0f      	ldr	r3, [pc, #60]	@ (8000a0c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009ce:	2202      	movs	r2, #2
 80009d0:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80009d2:	4b0e      	ldr	r3, [pc, #56]	@ (8000a0c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009d4:	2201      	movs	r2, #1
 80009d6:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80009d8:	4b0c      	ldr	r3, [pc, #48]	@ (8000a0c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009da:	2200      	movs	r2, #0
 80009dc:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80009de:	4b0b      	ldr	r3, [pc, #44]	@ (8000a0c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 80009e4:	4b09      	ldr	r3, [pc, #36]	@ (8000a0c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009e6:	2201      	movs	r2, #1
 80009e8:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80009ea:	4b08      	ldr	r3, [pc, #32]	@ (8000a0c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80009f0:	4b06      	ldr	r3, [pc, #24]	@ (8000a0c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009f2:	2201      	movs	r2, #1
 80009f4:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80009f6:	4805      	ldr	r0, [pc, #20]	@ (8000a0c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009f8:	f001 faa5 	bl	8001f46 <HAL_PCD_Init>
 80009fc:	4603      	mov	r3, r0
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d001      	beq.n	8000a06 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000a02:	f000 f8d5 	bl	8000bb0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000a06:	bf00      	nop
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	bf00      	nop
 8000a0c:	20000168 	.word	0x20000168

08000a10 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b08c      	sub	sp, #48	@ 0x30
 8000a14:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a16:	f107 031c 	add.w	r3, r7, #28
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	601a      	str	r2, [r3, #0]
 8000a1e:	605a      	str	r2, [r3, #4]
 8000a20:	609a      	str	r2, [r3, #8]
 8000a22:	60da      	str	r2, [r3, #12]
 8000a24:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a26:	4b48      	ldr	r3, [pc, #288]	@ (8000b48 <MX_GPIO_Init+0x138>)
 8000a28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a2a:	4a47      	ldr	r2, [pc, #284]	@ (8000b48 <MX_GPIO_Init+0x138>)
 8000a2c:	f043 0304 	orr.w	r3, r3, #4
 8000a30:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a32:	4b45      	ldr	r3, [pc, #276]	@ (8000b48 <MX_GPIO_Init+0x138>)
 8000a34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a36:	f003 0304 	and.w	r3, r3, #4
 8000a3a:	61bb      	str	r3, [r7, #24]
 8000a3c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a3e:	4b42      	ldr	r3, [pc, #264]	@ (8000b48 <MX_GPIO_Init+0x138>)
 8000a40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a42:	4a41      	ldr	r2, [pc, #260]	@ (8000b48 <MX_GPIO_Init+0x138>)
 8000a44:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a48:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a4a:	4b3f      	ldr	r3, [pc, #252]	@ (8000b48 <MX_GPIO_Init+0x138>)
 8000a4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a52:	617b      	str	r3, [r7, #20]
 8000a54:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a56:	4b3c      	ldr	r3, [pc, #240]	@ (8000b48 <MX_GPIO_Init+0x138>)
 8000a58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a5a:	4a3b      	ldr	r2, [pc, #236]	@ (8000b48 <MX_GPIO_Init+0x138>)
 8000a5c:	f043 0302 	orr.w	r3, r3, #2
 8000a60:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a62:	4b39      	ldr	r3, [pc, #228]	@ (8000b48 <MX_GPIO_Init+0x138>)
 8000a64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a66:	f003 0302 	and.w	r3, r3, #2
 8000a6a:	613b      	str	r3, [r7, #16]
 8000a6c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000a6e:	4b36      	ldr	r3, [pc, #216]	@ (8000b48 <MX_GPIO_Init+0x138>)
 8000a70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a72:	4a35      	ldr	r2, [pc, #212]	@ (8000b48 <MX_GPIO_Init+0x138>)
 8000a74:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000a78:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a7a:	4b33      	ldr	r3, [pc, #204]	@ (8000b48 <MX_GPIO_Init+0x138>)
 8000a7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000a82:	60fb      	str	r3, [r7, #12]
 8000a84:	68fb      	ldr	r3, [r7, #12]
  HAL_PWREx_EnableVddIO2();
 8000a86:	f001 fc15 	bl	80022b4 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a8a:	4b2f      	ldr	r3, [pc, #188]	@ (8000b48 <MX_GPIO_Init+0x138>)
 8000a8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a8e:	4a2e      	ldr	r2, [pc, #184]	@ (8000b48 <MX_GPIO_Init+0x138>)
 8000a90:	f043 0301 	orr.w	r3, r3, #1
 8000a94:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a96:	4b2c      	ldr	r3, [pc, #176]	@ (8000b48 <MX_GPIO_Init+0x138>)
 8000a98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a9a:	f003 0301 	and.w	r3, r3, #1
 8000a9e:	60bb      	str	r3, [r7, #8]
 8000aa0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000aa2:	4b29      	ldr	r3, [pc, #164]	@ (8000b48 <MX_GPIO_Init+0x138>)
 8000aa4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aa6:	4a28      	ldr	r2, [pc, #160]	@ (8000b48 <MX_GPIO_Init+0x138>)
 8000aa8:	f043 0308 	orr.w	r3, r3, #8
 8000aac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000aae:	4b26      	ldr	r3, [pc, #152]	@ (8000b48 <MX_GPIO_Init+0x138>)
 8000ab0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ab2:	f003 0308 	and.w	r3, r3, #8
 8000ab6:	607b      	str	r3, [r7, #4]
 8000ab8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000aba:	2200      	movs	r2, #0
 8000abc:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 8000ac0:	4822      	ldr	r0, [pc, #136]	@ (8000b4c <MX_GPIO_Init+0x13c>)
 8000ac2:	f001 f9ad 	bl	8001e20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	2140      	movs	r1, #64	@ 0x40
 8000aca:	4821      	ldr	r0, [pc, #132]	@ (8000b50 <MX_GPIO_Init+0x140>)
 8000acc:	f001 f9a8 	bl	8001e20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000ad0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ad4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ad6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000ada:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000adc:	2300      	movs	r3, #0
 8000ade:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ae0:	f107 031c 	add.w	r3, r7, #28
 8000ae4:	4619      	mov	r1, r3
 8000ae6:	481b      	ldr	r0, [pc, #108]	@ (8000b54 <MX_GPIO_Init+0x144>)
 8000ae8:	f001 f808 	bl	8001afc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 8000aec:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 8000af0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000af2:	2301      	movs	r3, #1
 8000af4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af6:	2300      	movs	r3, #0
 8000af8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000afa:	2300      	movs	r3, #0
 8000afc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000afe:	f107 031c 	add.w	r3, r7, #28
 8000b02:	4619      	mov	r1, r3
 8000b04:	4811      	ldr	r0, [pc, #68]	@ (8000b4c <MX_GPIO_Init+0x13c>)
 8000b06:	f000 fff9 	bl	8001afc <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000b0a:	2320      	movs	r3, #32
 8000b0c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b12:	2300      	movs	r3, #0
 8000b14:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000b16:	f107 031c 	add.w	r3, r7, #28
 8000b1a:	4619      	mov	r1, r3
 8000b1c:	480c      	ldr	r0, [pc, #48]	@ (8000b50 <MX_GPIO_Init+0x140>)
 8000b1e:	f000 ffed 	bl	8001afc <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000b22:	2340      	movs	r3, #64	@ 0x40
 8000b24:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b26:	2301      	movs	r3, #1
 8000b28:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000b32:	f107 031c 	add.w	r3, r7, #28
 8000b36:	4619      	mov	r1, r3
 8000b38:	4805      	ldr	r0, [pc, #20]	@ (8000b50 <MX_GPIO_Init+0x140>)
 8000b3a:	f000 ffdf 	bl	8001afc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b3e:	bf00      	nop
 8000b40:	3730      	adds	r7, #48	@ 0x30
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	bf00      	nop
 8000b48:	40021000 	.word	0x40021000
 8000b4c:	48000400 	.word	0x48000400
 8000b50:	48001800 	.word	0x48001800
 8000b54:	48000800 	.word	0x48000800

08000b58 <HAL_RTC_AlarmAEventCallback>:

/* USER CODE BEGIN 4 */
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b08e      	sub	sp, #56	@ 0x38
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
  RTC_AlarmTypeDef sAlarm;
  HAL_RTC_GetAlarm(hrtc,&sAlarm,RTC_ALARM_A,FORMAT_BIN);
 8000b60:	f107 010c 	add.w	r1, r7, #12
 8000b64:	2300      	movs	r3, #0
 8000b66:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000b6a:	6878      	ldr	r0, [r7, #4]
 8000b6c:	f003 f9b2 	bl	8003ed4 <HAL_RTC_GetAlarm>
  if(sAlarm.AlarmTime.Seconds>58) {
 8000b70:	7bbb      	ldrb	r3, [r7, #14]
 8000b72:	2b3a      	cmp	r3, #58	@ 0x3a
 8000b74:	d902      	bls.n	8000b7c <HAL_RTC_AlarmAEventCallback+0x24>
    sAlarm.AlarmTime.Seconds=0;
 8000b76:	2300      	movs	r3, #0
 8000b78:	73bb      	strb	r3, [r7, #14]
 8000b7a:	e003      	b.n	8000b84 <HAL_RTC_AlarmAEventCallback+0x2c>
  }else{
    sAlarm.AlarmTime.Seconds=sAlarm.AlarmTime.Seconds+1;
 8000b7c:	7bbb      	ldrb	r3, [r7, #14]
 8000b7e:	3301      	adds	r3, #1
 8000b80:	b2db      	uxtb	r3, r3
 8000b82:	73bb      	strb	r3, [r7, #14]
  }
    while(HAL_RTC_SetAlarm_IT(hrtc, &sAlarm, FORMAT_BIN)!=HAL_OK){}
 8000b84:	bf00      	nop
 8000b86:	f107 030c 	add.w	r3, r7, #12
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	4619      	mov	r1, r3
 8000b8e:	6878      	ldr	r0, [r7, #4]
 8000b90:	f003 f864 	bl	8003c5c <HAL_RTC_SetAlarm_IT>
 8000b94:	4603      	mov	r3, r0
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d1f5      	bne.n	8000b86 <HAL_RTC_AlarmAEventCallback+0x2e>
    HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 8000b9a:	2180      	movs	r1, #128	@ 0x80
 8000b9c:	4803      	ldr	r0, [pc, #12]	@ (8000bac <HAL_RTC_AlarmAEventCallback+0x54>)
 8000b9e:	f001 f957 	bl	8001e50 <HAL_GPIO_TogglePin>
}
 8000ba2:	bf00      	nop
 8000ba4:	3738      	adds	r7, #56	@ 0x38
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}
 8000baa:	bf00      	nop
 8000bac:	48000400 	.word	0x48000400

08000bb0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bb4:	b672      	cpsid	i
}
 8000bb6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bb8:	bf00      	nop
 8000bba:	e7fd      	b.n	8000bb8 <Error_Handler+0x8>

08000bbc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	b083      	sub	sp, #12
 8000bc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bc2:	4b0f      	ldr	r3, [pc, #60]	@ (8000c00 <HAL_MspInit+0x44>)
 8000bc4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000bc6:	4a0e      	ldr	r2, [pc, #56]	@ (8000c00 <HAL_MspInit+0x44>)
 8000bc8:	f043 0301 	orr.w	r3, r3, #1
 8000bcc:	6613      	str	r3, [r2, #96]	@ 0x60
 8000bce:	4b0c      	ldr	r3, [pc, #48]	@ (8000c00 <HAL_MspInit+0x44>)
 8000bd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000bd2:	f003 0301 	and.w	r3, r3, #1
 8000bd6:	607b      	str	r3, [r7, #4]
 8000bd8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bda:	4b09      	ldr	r3, [pc, #36]	@ (8000c00 <HAL_MspInit+0x44>)
 8000bdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bde:	4a08      	ldr	r2, [pc, #32]	@ (8000c00 <HAL_MspInit+0x44>)
 8000be0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000be4:	6593      	str	r3, [r2, #88]	@ 0x58
 8000be6:	4b06      	ldr	r3, [pc, #24]	@ (8000c00 <HAL_MspInit+0x44>)
 8000be8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bee:	603b      	str	r3, [r7, #0]
 8000bf0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bf2:	bf00      	nop
 8000bf4:	370c      	adds	r7, #12
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfc:	4770      	bx	lr
 8000bfe:	bf00      	nop
 8000c00:	40021000 	.word	0x40021000

08000c04 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b08a      	sub	sp, #40	@ 0x28
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c0c:	f107 0314 	add.w	r3, r7, #20
 8000c10:	2200      	movs	r2, #0
 8000c12:	601a      	str	r2, [r3, #0]
 8000c14:	605a      	str	r2, [r3, #4]
 8000c16:	609a      	str	r2, [r3, #8]
 8000c18:	60da      	str	r2, [r3, #12]
 8000c1a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	4a17      	ldr	r2, [pc, #92]	@ (8000c80 <HAL_CAN_MspInit+0x7c>)
 8000c22:	4293      	cmp	r3, r2
 8000c24:	d127      	bne.n	8000c76 <HAL_CAN_MspInit+0x72>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000c26:	4b17      	ldr	r3, [pc, #92]	@ (8000c84 <HAL_CAN_MspInit+0x80>)
 8000c28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c2a:	4a16      	ldr	r2, [pc, #88]	@ (8000c84 <HAL_CAN_MspInit+0x80>)
 8000c2c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000c30:	6593      	str	r3, [r2, #88]	@ 0x58
 8000c32:	4b14      	ldr	r3, [pc, #80]	@ (8000c84 <HAL_CAN_MspInit+0x80>)
 8000c34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000c3a:	613b      	str	r3, [r7, #16]
 8000c3c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c3e:	4b11      	ldr	r3, [pc, #68]	@ (8000c84 <HAL_CAN_MspInit+0x80>)
 8000c40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c42:	4a10      	ldr	r2, [pc, #64]	@ (8000c84 <HAL_CAN_MspInit+0x80>)
 8000c44:	f043 0308 	orr.w	r3, r3, #8
 8000c48:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c4a:	4b0e      	ldr	r3, [pc, #56]	@ (8000c84 <HAL_CAN_MspInit+0x80>)
 8000c4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c4e:	f003 0308 	and.w	r3, r3, #8
 8000c52:	60fb      	str	r3, [r7, #12]
 8000c54:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000c56:	2303      	movs	r3, #3
 8000c58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c5a:	2302      	movs	r3, #2
 8000c5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c62:	2303      	movs	r3, #3
 8000c64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000c66:	2309      	movs	r3, #9
 8000c68:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c6a:	f107 0314 	add.w	r3, r7, #20
 8000c6e:	4619      	mov	r1, r3
 8000c70:	4805      	ldr	r0, [pc, #20]	@ (8000c88 <HAL_CAN_MspInit+0x84>)
 8000c72:	f000 ff43 	bl	8001afc <HAL_GPIO_Init>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8000c76:	bf00      	nop
 8000c78:	3728      	adds	r7, #40	@ 0x28
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}
 8000c7e:	bf00      	nop
 8000c80:	40006400 	.word	0x40006400
 8000c84:	40021000 	.word	0x40021000
 8000c88:	48000c00 	.word	0x48000c00

08000c8c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b0ac      	sub	sp, #176	@ 0xb0
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c94:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000c98:	2200      	movs	r2, #0
 8000c9a:	601a      	str	r2, [r3, #0]
 8000c9c:	605a      	str	r2, [r3, #4]
 8000c9e:	609a      	str	r2, [r3, #8]
 8000ca0:	60da      	str	r2, [r3, #12]
 8000ca2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ca4:	f107 0310 	add.w	r3, r7, #16
 8000ca8:	228c      	movs	r2, #140	@ 0x8c
 8000caa:	2100      	movs	r1, #0
 8000cac:	4618      	mov	r0, r3
 8000cae:	f004 fbd6 	bl	800545e <memset>
  if(huart->Instance==LPUART1)
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	4a22      	ldr	r2, [pc, #136]	@ (8000d40 <HAL_UART_MspInit+0xb4>)
 8000cb8:	4293      	cmp	r3, r2
 8000cba:	d13d      	bne.n	8000d38 <HAL_UART_MspInit+0xac>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000cbc:	2320      	movs	r3, #32
 8000cbe:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000cc4:	f107 0310 	add.w	r3, r7, #16
 8000cc8:	4618      	mov	r0, r3
 8000cca:	f002 f941 	bl	8002f50 <HAL_RCCEx_PeriphCLKConfig>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d001      	beq.n	8000cd8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000cd4:	f7ff ff6c 	bl	8000bb0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000cd8:	4b1a      	ldr	r3, [pc, #104]	@ (8000d44 <HAL_UART_MspInit+0xb8>)
 8000cda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000cdc:	4a19      	ldr	r2, [pc, #100]	@ (8000d44 <HAL_UART_MspInit+0xb8>)
 8000cde:	f043 0301 	orr.w	r3, r3, #1
 8000ce2:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8000ce4:	4b17      	ldr	r3, [pc, #92]	@ (8000d44 <HAL_UART_MspInit+0xb8>)
 8000ce6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000ce8:	f003 0301 	and.w	r3, r3, #1
 8000cec:	60fb      	str	r3, [r7, #12]
 8000cee:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000cf0:	4b14      	ldr	r3, [pc, #80]	@ (8000d44 <HAL_UART_MspInit+0xb8>)
 8000cf2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cf4:	4a13      	ldr	r2, [pc, #76]	@ (8000d44 <HAL_UART_MspInit+0xb8>)
 8000cf6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000cfa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000cfc:	4b11      	ldr	r3, [pc, #68]	@ (8000d44 <HAL_UART_MspInit+0xb8>)
 8000cfe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000d04:	60bb      	str	r3, [r7, #8]
 8000d06:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8000d08:	f001 fad4 	bl	80022b4 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000d0c:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000d10:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d14:	2302      	movs	r3, #2
 8000d16:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d20:	2303      	movs	r3, #3
 8000d22:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8000d26:	2308      	movs	r3, #8
 8000d28:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d2c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000d30:	4619      	mov	r1, r3
 8000d32:	4805      	ldr	r0, [pc, #20]	@ (8000d48 <HAL_UART_MspInit+0xbc>)
 8000d34:	f000 fee2 	bl	8001afc <HAL_GPIO_Init>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 8000d38:	bf00      	nop
 8000d3a:	37b0      	adds	r7, #176	@ 0xb0
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bd80      	pop	{r7, pc}
 8000d40:	40008000 	.word	0x40008000
 8000d44:	40021000 	.word	0x40021000
 8000d48:	48001800 	.word	0x48001800

08000d4c <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b0a6      	sub	sp, #152	@ 0x98
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d54:	f107 030c 	add.w	r3, r7, #12
 8000d58:	228c      	movs	r2, #140	@ 0x8c
 8000d5a:	2100      	movs	r1, #0
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	f004 fb7e 	bl	800545e <memset>
  if(hrtc->Instance==RTC)
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	4a14      	ldr	r2, [pc, #80]	@ (8000db8 <HAL_RTC_MspInit+0x6c>)
 8000d68:	4293      	cmp	r3, r2
 8000d6a:	d120      	bne.n	8000dae <HAL_RTC_MspInit+0x62>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000d6c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000d70:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000d72:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000d76:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d7a:	f107 030c 	add.w	r3, r7, #12
 8000d7e:	4618      	mov	r0, r3
 8000d80:	f002 f8e6 	bl	8002f50 <HAL_RCCEx_PeriphCLKConfig>
 8000d84:	4603      	mov	r3, r0
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d001      	beq.n	8000d8e <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8000d8a:	f7ff ff11 	bl	8000bb0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000d8e:	4b0b      	ldr	r3, [pc, #44]	@ (8000dbc <HAL_RTC_MspInit+0x70>)
 8000d90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000d94:	4a09      	ldr	r2, [pc, #36]	@ (8000dbc <HAL_RTC_MspInit+0x70>)
 8000d96:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000d9a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8000d9e:	2200      	movs	r2, #0
 8000da0:	2100      	movs	r1, #0
 8000da2:	2029      	movs	r0, #41	@ 0x29
 8000da4:	f000 fe73 	bl	8001a8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8000da8:	2029      	movs	r0, #41	@ 0x29
 8000daa:	f000 fe8c 	bl	8001ac6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8000dae:	bf00      	nop
 8000db0:	3798      	adds	r7, #152	@ 0x98
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	bf00      	nop
 8000db8:	40002800 	.word	0x40002800
 8000dbc:	40021000 	.word	0x40021000

08000dc0 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b0ae      	sub	sp, #184	@ 0xb8
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dc8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000dcc:	2200      	movs	r2, #0
 8000dce:	601a      	str	r2, [r3, #0]
 8000dd0:	605a      	str	r2, [r3, #4]
 8000dd2:	609a      	str	r2, [r3, #8]
 8000dd4:	60da      	str	r2, [r3, #12]
 8000dd6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000dd8:	f107 0318 	add.w	r3, r7, #24
 8000ddc:	228c      	movs	r2, #140	@ 0x8c
 8000dde:	2100      	movs	r1, #0
 8000de0:	4618      	mov	r0, r3
 8000de2:	f004 fb3c 	bl	800545e <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000dee:	d17c      	bne.n	8000eea <HAL_PCD_MspInit+0x12a>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000df0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000df4:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8000df6:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8000dfa:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8000dfe:	2301      	movs	r3, #1
 8000e00:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000e02:	2301      	movs	r3, #1
 8000e04:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8000e06:	2318      	movs	r3, #24
 8000e08:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8000e0a:	2302      	movs	r3, #2
 8000e0c:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000e0e:	2302      	movs	r3, #2
 8000e10:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000e12:	2302      	movs	r3, #2
 8000e14:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8000e16:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8000e1a:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e1c:	f107 0318 	add.w	r3, r7, #24
 8000e20:	4618      	mov	r0, r3
 8000e22:	f002 f895 	bl	8002f50 <HAL_RCCEx_PeriphCLKConfig>
 8000e26:	4603      	mov	r3, r0
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d001      	beq.n	8000e30 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 8000e2c:	f7ff fec0 	bl	8000bb0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e30:	4b30      	ldr	r3, [pc, #192]	@ (8000ef4 <HAL_PCD_MspInit+0x134>)
 8000e32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e34:	4a2f      	ldr	r2, [pc, #188]	@ (8000ef4 <HAL_PCD_MspInit+0x134>)
 8000e36:	f043 0301 	orr.w	r3, r3, #1
 8000e3a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e3c:	4b2d      	ldr	r3, [pc, #180]	@ (8000ef4 <HAL_PCD_MspInit+0x134>)
 8000e3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e40:	f003 0301 	and.w	r3, r3, #1
 8000e44:	617b      	str	r3, [r7, #20]
 8000e46:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000e48:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8000e4c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e50:	2302      	movs	r3, #2
 8000e52:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e56:	2300      	movs	r3, #0
 8000e58:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e5c:	2303      	movs	r3, #3
 8000e5e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000e62:	230a      	movs	r3, #10
 8000e64:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e68:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000e6c:	4619      	mov	r1, r3
 8000e6e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e72:	f000 fe43 	bl	8001afc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000e76:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000e7a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e84:	2300      	movs	r3, #0
 8000e86:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000e8a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000e8e:	4619      	mov	r1, r3
 8000e90:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e94:	f000 fe32 	bl	8001afc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000e98:	4b16      	ldr	r3, [pc, #88]	@ (8000ef4 <HAL_PCD_MspInit+0x134>)
 8000e9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e9c:	4a15      	ldr	r2, [pc, #84]	@ (8000ef4 <HAL_PCD_MspInit+0x134>)
 8000e9e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000ea2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ea4:	4b13      	ldr	r3, [pc, #76]	@ (8000ef4 <HAL_PCD_MspInit+0x134>)
 8000ea6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ea8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000eac:	613b      	str	r3, [r7, #16]
 8000eae:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000eb0:	4b10      	ldr	r3, [pc, #64]	@ (8000ef4 <HAL_PCD_MspInit+0x134>)
 8000eb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000eb4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d114      	bne.n	8000ee6 <HAL_PCD_MspInit+0x126>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000ebc:	4b0d      	ldr	r3, [pc, #52]	@ (8000ef4 <HAL_PCD_MspInit+0x134>)
 8000ebe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ec0:	4a0c      	ldr	r2, [pc, #48]	@ (8000ef4 <HAL_PCD_MspInit+0x134>)
 8000ec2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ec6:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ec8:	4b0a      	ldr	r3, [pc, #40]	@ (8000ef4 <HAL_PCD_MspInit+0x134>)
 8000eca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ecc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ed0:	60fb      	str	r3, [r7, #12]
 8000ed2:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 8000ed4:	f001 f9de 	bl	8002294 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000ed8:	4b06      	ldr	r3, [pc, #24]	@ (8000ef4 <HAL_PCD_MspInit+0x134>)
 8000eda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000edc:	4a05      	ldr	r2, [pc, #20]	@ (8000ef4 <HAL_PCD_MspInit+0x134>)
 8000ede:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000ee2:	6593      	str	r3, [r2, #88]	@ 0x58

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8000ee4:	e001      	b.n	8000eea <HAL_PCD_MspInit+0x12a>
      HAL_PWREx_EnableVddUSB();
 8000ee6:	f001 f9d5 	bl	8002294 <HAL_PWREx_EnableVddUSB>
}
 8000eea:	bf00      	nop
 8000eec:	37b8      	adds	r7, #184	@ 0xb8
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	40021000 	.word	0x40021000

08000ef8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000efc:	bf00      	nop
 8000efe:	e7fd      	b.n	8000efc <NMI_Handler+0x4>

08000f00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f00:	b480      	push	{r7}
 8000f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f04:	bf00      	nop
 8000f06:	e7fd      	b.n	8000f04 <HardFault_Handler+0x4>

08000f08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f0c:	bf00      	nop
 8000f0e:	e7fd      	b.n	8000f0c <MemManage_Handler+0x4>

08000f10 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f10:	b480      	push	{r7}
 8000f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f14:	bf00      	nop
 8000f16:	e7fd      	b.n	8000f14 <BusFault_Handler+0x4>

08000f18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f1c:	bf00      	nop
 8000f1e:	e7fd      	b.n	8000f1c <UsageFault_Handler+0x4>

08000f20 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f20:	b480      	push	{r7}
 8000f22:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f24:	bf00      	nop
 8000f26:	46bd      	mov	sp, r7
 8000f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2c:	4770      	bx	lr

08000f2e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f2e:	b480      	push	{r7}
 8000f30:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f32:	bf00      	nop
 8000f34:	46bd      	mov	sp, r7
 8000f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3a:	4770      	bx	lr

08000f3c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f40:	bf00      	nop
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr

08000f4a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f4a:	b580      	push	{r7, lr}
 8000f4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f4e:	f000 f969 	bl	8001224 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f52:	bf00      	nop
 8000f54:	bd80      	pop	{r7, pc}
	...

08000f58 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 18.
  */
void RTC_Alarm_IRQHandler(void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8000f5c:	4802      	ldr	r0, [pc, #8]	@ (8000f68 <RTC_Alarm_IRQHandler+0x10>)
 8000f5e:	f003 f879 	bl	8004054 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8000f62:	bf00      	nop
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	20000144 	.word	0x20000144

08000f6c <ITM_SendChar>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	b083      	sub	sp, #12
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	4603      	mov	r3, r0
 8000f74:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 8000f76:	4b0f      	ldr	r3, [pc, #60]	@ (8000fb4 <ITM_SendChar+0x48>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	4a0e      	ldr	r2, [pc, #56]	@ (8000fb4 <ITM_SendChar+0x48>)
 8000f7c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000f80:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 8000f82:	4b0d      	ldr	r3, [pc, #52]	@ (8000fb8 <ITM_SendChar+0x4c>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	4a0c      	ldr	r2, [pc, #48]	@ (8000fb8 <ITM_SendChar+0x4c>)
 8000f88:	f043 0301 	orr.w	r3, r3, #1
 8000f8c:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 8000f8e:	bf00      	nop
 8000f90:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	f003 0301 	and.w	r3, r3, #1
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d0f8      	beq.n	8000f90 <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 8000f9e:	f04f 4260 	mov.w	r2, #3758096384	@ 0xe0000000
 8000fa2:	79fb      	ldrb	r3, [r7, #7]
 8000fa4:	6013      	str	r3, [r2, #0]
}
 8000fa6:	bf00      	nop
 8000fa8:	370c      	adds	r7, #12
 8000faa:	46bd      	mov	sp, r7
 8000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop
 8000fb4:	e000edfc 	.word	0xe000edfc
 8000fb8:	e0000e00 	.word	0xe0000e00

08000fbc <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b086      	sub	sp, #24
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	60f8      	str	r0, [r7, #12]
 8000fc4:	60b9      	str	r1, [r7, #8]
 8000fc6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fc8:	2300      	movs	r3, #0
 8000fca:	617b      	str	r3, [r7, #20]
 8000fcc:	e00a      	b.n	8000fe4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000fce:	f3af 8000 	nop.w
 8000fd2:	4601      	mov	r1, r0
 8000fd4:	68bb      	ldr	r3, [r7, #8]
 8000fd6:	1c5a      	adds	r2, r3, #1
 8000fd8:	60ba      	str	r2, [r7, #8]
 8000fda:	b2ca      	uxtb	r2, r1
 8000fdc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fde:	697b      	ldr	r3, [r7, #20]
 8000fe0:	3301      	adds	r3, #1
 8000fe2:	617b      	str	r3, [r7, #20]
 8000fe4:	697a      	ldr	r2, [r7, #20]
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	429a      	cmp	r2, r3
 8000fea:	dbf0      	blt.n	8000fce <_read+0x12>
	}

return len;
 8000fec:	687b      	ldr	r3, [r7, #4]
}
 8000fee:	4618      	mov	r0, r3
 8000ff0:	3718      	adds	r7, #24
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}

08000ff6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000ff6:	b580      	push	{r7, lr}
 8000ff8:	b086      	sub	sp, #24
 8000ffa:	af00      	add	r7, sp, #0
 8000ffc:	60f8      	str	r0, [r7, #12]
 8000ffe:	60b9      	str	r1, [r7, #8]
 8001000:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001002:	2300      	movs	r3, #0
 8001004:	617b      	str	r3, [r7, #20]
 8001006:	e009      	b.n	800101c <_write+0x26>
	{
		//__io_putchar(*ptr++);
		ITM_SendChar(*ptr++);
 8001008:	68bb      	ldr	r3, [r7, #8]
 800100a:	1c5a      	adds	r2, r3, #1
 800100c:	60ba      	str	r2, [r7, #8]
 800100e:	781b      	ldrb	r3, [r3, #0]
 8001010:	4618      	mov	r0, r3
 8001012:	f7ff ffab 	bl	8000f6c <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001016:	697b      	ldr	r3, [r7, #20]
 8001018:	3301      	adds	r3, #1
 800101a:	617b      	str	r3, [r7, #20]
 800101c:	697a      	ldr	r2, [r7, #20]
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	429a      	cmp	r2, r3
 8001022:	dbf1      	blt.n	8001008 <_write+0x12>
	}
	return len;
 8001024:	687b      	ldr	r3, [r7, #4]
}
 8001026:	4618      	mov	r0, r3
 8001028:	3718      	adds	r7, #24
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}

0800102e <_close>:

int _close(int file)
{
 800102e:	b480      	push	{r7}
 8001030:	b083      	sub	sp, #12
 8001032:	af00      	add	r7, sp, #0
 8001034:	6078      	str	r0, [r7, #4]
	return -1;
 8001036:	f04f 33ff 	mov.w	r3, #4294967295
}
 800103a:	4618      	mov	r0, r3
 800103c:	370c      	adds	r7, #12
 800103e:	46bd      	mov	sp, r7
 8001040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001044:	4770      	bx	lr

08001046 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001046:	b480      	push	{r7}
 8001048:	b083      	sub	sp, #12
 800104a:	af00      	add	r7, sp, #0
 800104c:	6078      	str	r0, [r7, #4]
 800104e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001056:	605a      	str	r2, [r3, #4]
	return 0;
 8001058:	2300      	movs	r3, #0
}
 800105a:	4618      	mov	r0, r3
 800105c:	370c      	adds	r7, #12
 800105e:	46bd      	mov	sp, r7
 8001060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001064:	4770      	bx	lr

08001066 <_isatty>:

int _isatty(int file)
{
 8001066:	b480      	push	{r7}
 8001068:	b083      	sub	sp, #12
 800106a:	af00      	add	r7, sp, #0
 800106c:	6078      	str	r0, [r7, #4]
	return 1;
 800106e:	2301      	movs	r3, #1
}
 8001070:	4618      	mov	r0, r3
 8001072:	370c      	adds	r7, #12
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr

0800107c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800107c:	b480      	push	{r7}
 800107e:	b085      	sub	sp, #20
 8001080:	af00      	add	r7, sp, #0
 8001082:	60f8      	str	r0, [r7, #12]
 8001084:	60b9      	str	r1, [r7, #8]
 8001086:	607a      	str	r2, [r7, #4]
	return 0;
 8001088:	2300      	movs	r3, #0
}
 800108a:	4618      	mov	r0, r3
 800108c:	3714      	adds	r7, #20
 800108e:	46bd      	mov	sp, r7
 8001090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001094:	4770      	bx	lr
	...

08001098 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b086      	sub	sp, #24
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010a0:	4a14      	ldr	r2, [pc, #80]	@ (80010f4 <_sbrk+0x5c>)
 80010a2:	4b15      	ldr	r3, [pc, #84]	@ (80010f8 <_sbrk+0x60>)
 80010a4:	1ad3      	subs	r3, r2, r3
 80010a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010a8:	697b      	ldr	r3, [r7, #20]
 80010aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010ac:	4b13      	ldr	r3, [pc, #76]	@ (80010fc <_sbrk+0x64>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d102      	bne.n	80010ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010b4:	4b11      	ldr	r3, [pc, #68]	@ (80010fc <_sbrk+0x64>)
 80010b6:	4a12      	ldr	r2, [pc, #72]	@ (8001100 <_sbrk+0x68>)
 80010b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010ba:	4b10      	ldr	r3, [pc, #64]	@ (80010fc <_sbrk+0x64>)
 80010bc:	681a      	ldr	r2, [r3, #0]
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	4413      	add	r3, r2
 80010c2:	693a      	ldr	r2, [r7, #16]
 80010c4:	429a      	cmp	r2, r3
 80010c6:	d207      	bcs.n	80010d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010c8:	f004 fa18 	bl	80054fc <__errno>
 80010cc:	4603      	mov	r3, r0
 80010ce:	220c      	movs	r2, #12
 80010d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010d2:	f04f 33ff 	mov.w	r3, #4294967295
 80010d6:	e009      	b.n	80010ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010d8:	4b08      	ldr	r3, [pc, #32]	@ (80010fc <_sbrk+0x64>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010de:	4b07      	ldr	r3, [pc, #28]	@ (80010fc <_sbrk+0x64>)
 80010e0:	681a      	ldr	r2, [r3, #0]
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	4413      	add	r3, r2
 80010e6:	4a05      	ldr	r2, [pc, #20]	@ (80010fc <_sbrk+0x64>)
 80010e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010ea:	68fb      	ldr	r3, [r7, #12]
}
 80010ec:	4618      	mov	r0, r3
 80010ee:	3718      	adds	r7, #24
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd80      	pop	{r7, pc}
 80010f4:	20040000 	.word	0x20040000
 80010f8:	00000400 	.word	0x00000400
 80010fc:	20000654 	.word	0x20000654
 8001100:	200007a8 	.word	0x200007a8

08001104 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001104:	b480      	push	{r7}
 8001106:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001108:	4b06      	ldr	r3, [pc, #24]	@ (8001124 <SystemInit+0x20>)
 800110a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800110e:	4a05      	ldr	r2, [pc, #20]	@ (8001124 <SystemInit+0x20>)
 8001110:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001114:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001118:	bf00      	nop
 800111a:	46bd      	mov	sp, r7
 800111c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001120:	4770      	bx	lr
 8001122:	bf00      	nop
 8001124:	e000ed00 	.word	0xe000ed00

08001128 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001128:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001160 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800112c:	f7ff ffea 	bl	8001104 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001130:	480c      	ldr	r0, [pc, #48]	@ (8001164 <LoopForever+0x6>)
  ldr r1, =_edata
 8001132:	490d      	ldr	r1, [pc, #52]	@ (8001168 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001134:	4a0d      	ldr	r2, [pc, #52]	@ (800116c <LoopForever+0xe>)
  movs r3, #0
 8001136:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001138:	e002      	b.n	8001140 <LoopCopyDataInit>

0800113a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800113a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800113c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800113e:	3304      	adds	r3, #4

08001140 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001140:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001142:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001144:	d3f9      	bcc.n	800113a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001146:	4a0a      	ldr	r2, [pc, #40]	@ (8001170 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001148:	4c0a      	ldr	r4, [pc, #40]	@ (8001174 <LoopForever+0x16>)
  movs r3, #0
 800114a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800114c:	e001      	b.n	8001152 <LoopFillZerobss>

0800114e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800114e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001150:	3204      	adds	r2, #4

08001152 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001152:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001154:	d3fb      	bcc.n	800114e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001156:	f004 f9d7 	bl	8005508 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800115a:	f7ff fa2f 	bl	80005bc <main>

0800115e <LoopForever>:

LoopForever:
    b LoopForever
 800115e:	e7fe      	b.n	800115e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001160:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8001164:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001168:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 800116c:	08006154 	.word	0x08006154
  ldr r2, =_sbss
 8001170:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001174:	200007a8 	.word	0x200007a8

08001178 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001178:	e7fe      	b.n	8001178 <ADC1_2_IRQHandler>

0800117a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800117a:	b580      	push	{r7, lr}
 800117c:	b082      	sub	sp, #8
 800117e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001180:	2300      	movs	r3, #0
 8001182:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001184:	2003      	movs	r0, #3
 8001186:	f000 fc77 	bl	8001a78 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800118a:	2000      	movs	r0, #0
 800118c:	f000 f80e 	bl	80011ac <HAL_InitTick>
 8001190:	4603      	mov	r3, r0
 8001192:	2b00      	cmp	r3, #0
 8001194:	d002      	beq.n	800119c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001196:	2301      	movs	r3, #1
 8001198:	71fb      	strb	r3, [r7, #7]
 800119a:	e001      	b.n	80011a0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800119c:	f7ff fd0e 	bl	8000bbc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80011a0:	79fb      	ldrb	r3, [r7, #7]
}
 80011a2:	4618      	mov	r0, r3
 80011a4:	3708      	adds	r7, #8
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
	...

080011ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b084      	sub	sp, #16
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80011b4:	2300      	movs	r3, #0
 80011b6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80011b8:	4b17      	ldr	r3, [pc, #92]	@ (8001218 <HAL_InitTick+0x6c>)
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d023      	beq.n	8001208 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80011c0:	4b16      	ldr	r3, [pc, #88]	@ (800121c <HAL_InitTick+0x70>)
 80011c2:	681a      	ldr	r2, [r3, #0]
 80011c4:	4b14      	ldr	r3, [pc, #80]	@ (8001218 <HAL_InitTick+0x6c>)
 80011c6:	781b      	ldrb	r3, [r3, #0]
 80011c8:	4619      	mov	r1, r3
 80011ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80011d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80011d6:	4618      	mov	r0, r3
 80011d8:	f000 fc83 	bl	8001ae2 <HAL_SYSTICK_Config>
 80011dc:	4603      	mov	r3, r0
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d10f      	bne.n	8001202 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	2b0f      	cmp	r3, #15
 80011e6:	d809      	bhi.n	80011fc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011e8:	2200      	movs	r2, #0
 80011ea:	6879      	ldr	r1, [r7, #4]
 80011ec:	f04f 30ff 	mov.w	r0, #4294967295
 80011f0:	f000 fc4d 	bl	8001a8e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80011f4:	4a0a      	ldr	r2, [pc, #40]	@ (8001220 <HAL_InitTick+0x74>)
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	6013      	str	r3, [r2, #0]
 80011fa:	e007      	b.n	800120c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80011fc:	2301      	movs	r3, #1
 80011fe:	73fb      	strb	r3, [r7, #15]
 8001200:	e004      	b.n	800120c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001202:	2301      	movs	r3, #1
 8001204:	73fb      	strb	r3, [r7, #15]
 8001206:	e001      	b.n	800120c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001208:	2301      	movs	r3, #1
 800120a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800120c:	7bfb      	ldrb	r3, [r7, #15]
}
 800120e:	4618      	mov	r0, r3
 8001210:	3710      	adds	r7, #16
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	20000008 	.word	0x20000008
 800121c:	20000000 	.word	0x20000000
 8001220:	20000004 	.word	0x20000004

08001224 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001224:	b480      	push	{r7}
 8001226:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001228:	4b06      	ldr	r3, [pc, #24]	@ (8001244 <HAL_IncTick+0x20>)
 800122a:	781b      	ldrb	r3, [r3, #0]
 800122c:	461a      	mov	r2, r3
 800122e:	4b06      	ldr	r3, [pc, #24]	@ (8001248 <HAL_IncTick+0x24>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	4413      	add	r3, r2
 8001234:	4a04      	ldr	r2, [pc, #16]	@ (8001248 <HAL_IncTick+0x24>)
 8001236:	6013      	str	r3, [r2, #0]
}
 8001238:	bf00      	nop
 800123a:	46bd      	mov	sp, r7
 800123c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001240:	4770      	bx	lr
 8001242:	bf00      	nop
 8001244:	20000008 	.word	0x20000008
 8001248:	20000658 	.word	0x20000658

0800124c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800124c:	b480      	push	{r7}
 800124e:	af00      	add	r7, sp, #0
  return uwTick;
 8001250:	4b03      	ldr	r3, [pc, #12]	@ (8001260 <HAL_GetTick+0x14>)
 8001252:	681b      	ldr	r3, [r3, #0]
}
 8001254:	4618      	mov	r0, r3
 8001256:	46bd      	mov	sp, r7
 8001258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125c:	4770      	bx	lr
 800125e:	bf00      	nop
 8001260:	20000658 	.word	0x20000658

08001264 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b084      	sub	sp, #16
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800126c:	f7ff ffee 	bl	800124c <HAL_GetTick>
 8001270:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	f1b3 3fff 	cmp.w	r3, #4294967295
 800127c:	d005      	beq.n	800128a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800127e:	4b0a      	ldr	r3, [pc, #40]	@ (80012a8 <HAL_Delay+0x44>)
 8001280:	781b      	ldrb	r3, [r3, #0]
 8001282:	461a      	mov	r2, r3
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	4413      	add	r3, r2
 8001288:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800128a:	bf00      	nop
 800128c:	f7ff ffde 	bl	800124c <HAL_GetTick>
 8001290:	4602      	mov	r2, r0
 8001292:	68bb      	ldr	r3, [r7, #8]
 8001294:	1ad3      	subs	r3, r2, r3
 8001296:	68fa      	ldr	r2, [r7, #12]
 8001298:	429a      	cmp	r2, r3
 800129a:	d8f7      	bhi.n	800128c <HAL_Delay+0x28>
  {
  }
}
 800129c:	bf00      	nop
 800129e:	bf00      	nop
 80012a0:	3710      	adds	r7, #16
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	20000008 	.word	0x20000008

080012ac <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b084      	sub	sp, #16
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d101      	bne.n	80012be <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80012ba:	2301      	movs	r3, #1
 80012bc:	e0ed      	b.n	800149a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80012c4:	b2db      	uxtb	r3, r3
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d102      	bne.n	80012d0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80012ca:	6878      	ldr	r0, [r7, #4]
 80012cc:	f7ff fc9a 	bl	8000c04 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	681a      	ldr	r2, [r3, #0]
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f042 0201 	orr.w	r2, r2, #1
 80012de:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80012e0:	f7ff ffb4 	bl	800124c <HAL_GetTick>
 80012e4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80012e6:	e012      	b.n	800130e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80012e8:	f7ff ffb0 	bl	800124c <HAL_GetTick>
 80012ec:	4602      	mov	r2, r0
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	1ad3      	subs	r3, r2, r3
 80012f2:	2b0a      	cmp	r3, #10
 80012f4:	d90b      	bls.n	800130e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012fa:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	2205      	movs	r2, #5
 8001306:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800130a:	2301      	movs	r3, #1
 800130c:	e0c5      	b.n	800149a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	685b      	ldr	r3, [r3, #4]
 8001314:	f003 0301 	and.w	r3, r3, #1
 8001318:	2b00      	cmp	r3, #0
 800131a:	d0e5      	beq.n	80012e8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	681a      	ldr	r2, [r3, #0]
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	f022 0202 	bic.w	r2, r2, #2
 800132a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800132c:	f7ff ff8e 	bl	800124c <HAL_GetTick>
 8001330:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001332:	e012      	b.n	800135a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001334:	f7ff ff8a 	bl	800124c <HAL_GetTick>
 8001338:	4602      	mov	r2, r0
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	1ad3      	subs	r3, r2, r3
 800133e:	2b0a      	cmp	r3, #10
 8001340:	d90b      	bls.n	800135a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001346:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	2205      	movs	r2, #5
 8001352:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001356:	2301      	movs	r3, #1
 8001358:	e09f      	b.n	800149a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	685b      	ldr	r3, [r3, #4]
 8001360:	f003 0302 	and.w	r3, r3, #2
 8001364:	2b00      	cmp	r3, #0
 8001366:	d1e5      	bne.n	8001334 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	7e1b      	ldrb	r3, [r3, #24]
 800136c:	2b01      	cmp	r3, #1
 800136e:	d108      	bne.n	8001382 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	681a      	ldr	r2, [r3, #0]
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800137e:	601a      	str	r2, [r3, #0]
 8001380:	e007      	b.n	8001392 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	681a      	ldr	r2, [r3, #0]
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001390:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	7e5b      	ldrb	r3, [r3, #25]
 8001396:	2b01      	cmp	r3, #1
 8001398:	d108      	bne.n	80013ac <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	681a      	ldr	r2, [r3, #0]
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80013a8:	601a      	str	r2, [r3, #0]
 80013aa:	e007      	b.n	80013bc <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	681a      	ldr	r2, [r3, #0]
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80013ba:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	7e9b      	ldrb	r3, [r3, #26]
 80013c0:	2b01      	cmp	r3, #1
 80013c2:	d108      	bne.n	80013d6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	681a      	ldr	r2, [r3, #0]
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	f042 0220 	orr.w	r2, r2, #32
 80013d2:	601a      	str	r2, [r3, #0]
 80013d4:	e007      	b.n	80013e6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	681a      	ldr	r2, [r3, #0]
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f022 0220 	bic.w	r2, r2, #32
 80013e4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	7edb      	ldrb	r3, [r3, #27]
 80013ea:	2b01      	cmp	r3, #1
 80013ec:	d108      	bne.n	8001400 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	681a      	ldr	r2, [r3, #0]
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	f022 0210 	bic.w	r2, r2, #16
 80013fc:	601a      	str	r2, [r3, #0]
 80013fe:	e007      	b.n	8001410 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	681a      	ldr	r2, [r3, #0]
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f042 0210 	orr.w	r2, r2, #16
 800140e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	7f1b      	ldrb	r3, [r3, #28]
 8001414:	2b01      	cmp	r3, #1
 8001416:	d108      	bne.n	800142a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	681a      	ldr	r2, [r3, #0]
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f042 0208 	orr.w	r2, r2, #8
 8001426:	601a      	str	r2, [r3, #0]
 8001428:	e007      	b.n	800143a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	681a      	ldr	r2, [r3, #0]
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f022 0208 	bic.w	r2, r2, #8
 8001438:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	7f5b      	ldrb	r3, [r3, #29]
 800143e:	2b01      	cmp	r3, #1
 8001440:	d108      	bne.n	8001454 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	681a      	ldr	r2, [r3, #0]
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	f042 0204 	orr.w	r2, r2, #4
 8001450:	601a      	str	r2, [r3, #0]
 8001452:	e007      	b.n	8001464 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	681a      	ldr	r2, [r3, #0]
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f022 0204 	bic.w	r2, r2, #4
 8001462:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	689a      	ldr	r2, [r3, #8]
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	68db      	ldr	r3, [r3, #12]
 800146c:	431a      	orrs	r2, r3
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	691b      	ldr	r3, [r3, #16]
 8001472:	431a      	orrs	r2, r3
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	695b      	ldr	r3, [r3, #20]
 8001478:	ea42 0103 	orr.w	r1, r2, r3
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	685b      	ldr	r3, [r3, #4]
 8001480:	1e5a      	subs	r2, r3, #1
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	430a      	orrs	r2, r1
 8001488:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	2200      	movs	r2, #0
 800148e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2201      	movs	r2, #1
 8001494:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001498:	2300      	movs	r3, #0
}
 800149a:	4618      	mov	r0, r3
 800149c:	3710      	adds	r7, #16
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
	...

080014a4 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80014a4:	b480      	push	{r7}
 80014a6:	b087      	sub	sp, #28
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
 80014ac:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80014ba:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80014bc:	7cfb      	ldrb	r3, [r7, #19]
 80014be:	2b01      	cmp	r3, #1
 80014c0:	d003      	beq.n	80014ca <HAL_CAN_ConfigFilter+0x26>
 80014c2:	7cfb      	ldrb	r3, [r7, #19]
 80014c4:	2b02      	cmp	r3, #2
 80014c6:	f040 80be 	bne.w	8001646 <HAL_CAN_ConfigFilter+0x1a2>
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if   defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80014ca:	4b65      	ldr	r3, [pc, #404]	@ (8001660 <HAL_CAN_ConfigFilter+0x1bc>)
 80014cc:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80014ce:	697b      	ldr	r3, [r7, #20]
 80014d0:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80014d4:	f043 0201 	orr.w	r2, r3, #1
 80014d8:	697b      	ldr	r3, [r7, #20]
 80014da:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#if   defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80014de:	697b      	ldr	r3, [r7, #20]
 80014e0:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80014e4:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 80014e8:	697b      	ldr	r3, [r7, #20]
 80014ea:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80014ee:	697b      	ldr	r3, [r7, #20]
 80014f0:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014f8:	021b      	lsls	r3, r3, #8
 80014fa:	431a      	orrs	r2, r3
 80014fc:	697b      	ldr	r3, [r7, #20]
 80014fe:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	695b      	ldr	r3, [r3, #20]
 8001506:	f003 031f 	and.w	r3, r3, #31
 800150a:	2201      	movs	r2, #1
 800150c:	fa02 f303 	lsl.w	r3, r2, r3
 8001510:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001512:	697b      	ldr	r3, [r7, #20]
 8001514:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	43db      	mvns	r3, r3
 800151c:	401a      	ands	r2, r3
 800151e:	697b      	ldr	r3, [r7, #20]
 8001520:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	69db      	ldr	r3, [r3, #28]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d123      	bne.n	8001574 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800152c:	697b      	ldr	r3, [r7, #20]
 800152e:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	43db      	mvns	r3, r3
 8001536:	401a      	ands	r2, r3
 8001538:	697b      	ldr	r3, [r7, #20]
 800153a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	68db      	ldr	r3, [r3, #12]
 8001542:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	685b      	ldr	r3, [r3, #4]
 8001548:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800154a:	683a      	ldr	r2, [r7, #0]
 800154c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800154e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001550:	697b      	ldr	r3, [r7, #20]
 8001552:	3248      	adds	r2, #72	@ 0x48
 8001554:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	689b      	ldr	r3, [r3, #8]
 800155c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001568:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800156a:	6979      	ldr	r1, [r7, #20]
 800156c:	3348      	adds	r3, #72	@ 0x48
 800156e:	00db      	lsls	r3, r3, #3
 8001570:	440b      	add	r3, r1
 8001572:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	69db      	ldr	r3, [r3, #28]
 8001578:	2b01      	cmp	r3, #1
 800157a:	d122      	bne.n	80015c2 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800157c:	697b      	ldr	r3, [r7, #20]
 800157e:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	431a      	orrs	r2, r3
 8001586:	697b      	ldr	r3, [r7, #20]
 8001588:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	685b      	ldr	r3, [r3, #4]
 8001596:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001598:	683a      	ldr	r2, [r7, #0]
 800159a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800159c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800159e:	697b      	ldr	r3, [r7, #20]
 80015a0:	3248      	adds	r2, #72	@ 0x48
 80015a2:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	689b      	ldr	r3, [r3, #8]
 80015aa:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	68db      	ldr	r3, [r3, #12]
 80015b0:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80015b2:	683b      	ldr	r3, [r7, #0]
 80015b4:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80015b6:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80015b8:	6979      	ldr	r1, [r7, #20]
 80015ba:	3348      	adds	r3, #72	@ 0x48
 80015bc:	00db      	lsls	r3, r3, #3
 80015be:	440b      	add	r3, r1
 80015c0:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80015c2:	683b      	ldr	r3, [r7, #0]
 80015c4:	699b      	ldr	r3, [r3, #24]
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d109      	bne.n	80015de <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80015ca:	697b      	ldr	r3, [r7, #20]
 80015cc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	43db      	mvns	r3, r3
 80015d4:	401a      	ands	r2, r3
 80015d6:	697b      	ldr	r3, [r7, #20]
 80015d8:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 80015dc:	e007      	b.n	80015ee <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80015de:	697b      	ldr	r3, [r7, #20]
 80015e0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	431a      	orrs	r2, r3
 80015e8:	697b      	ldr	r3, [r7, #20]
 80015ea:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80015ee:	683b      	ldr	r3, [r7, #0]
 80015f0:	691b      	ldr	r3, [r3, #16]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d109      	bne.n	800160a <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80015f6:	697b      	ldr	r3, [r7, #20]
 80015f8:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	43db      	mvns	r3, r3
 8001600:	401a      	ands	r2, r3
 8001602:	697b      	ldr	r3, [r7, #20]
 8001604:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8001608:	e007      	b.n	800161a <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800160a:	697b      	ldr	r3, [r7, #20]
 800160c:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	431a      	orrs	r2, r3
 8001614:	697b      	ldr	r3, [r7, #20]
 8001616:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	6a1b      	ldr	r3, [r3, #32]
 800161e:	2b01      	cmp	r3, #1
 8001620:	d107      	bne.n	8001632 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001622:	697b      	ldr	r3, [r7, #20]
 8001624:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	431a      	orrs	r2, r3
 800162c:	697b      	ldr	r3, [r7, #20]
 800162e:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001632:	697b      	ldr	r3, [r7, #20]
 8001634:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001638:	f023 0201 	bic.w	r2, r3, #1
 800163c:	697b      	ldr	r3, [r7, #20]
 800163e:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8001642:	2300      	movs	r3, #0
 8001644:	e006      	b.n	8001654 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800164a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001652:	2301      	movs	r3, #1
  }
}
 8001654:	4618      	mov	r0, r3
 8001656:	371c      	adds	r7, #28
 8001658:	46bd      	mov	sp, r7
 800165a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165e:	4770      	bx	lr
 8001660:	40006400 	.word	0x40006400

08001664 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b084      	sub	sp, #16
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001672:	b2db      	uxtb	r3, r3
 8001674:	2b01      	cmp	r3, #1
 8001676:	d12e      	bne.n	80016d6 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	2202      	movs	r2, #2
 800167c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	681a      	ldr	r2, [r3, #0]
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f022 0201 	bic.w	r2, r2, #1
 800168e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001690:	f7ff fddc 	bl	800124c <HAL_GetTick>
 8001694:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001696:	e012      	b.n	80016be <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001698:	f7ff fdd8 	bl	800124c <HAL_GetTick>
 800169c:	4602      	mov	r2, r0
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	1ad3      	subs	r3, r2, r3
 80016a2:	2b0a      	cmp	r3, #10
 80016a4:	d90b      	bls.n	80016be <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016aa:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	2205      	movs	r2, #5
 80016b6:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80016ba:	2301      	movs	r3, #1
 80016bc:	e012      	b.n	80016e4 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	685b      	ldr	r3, [r3, #4]
 80016c4:	f003 0301 	and.w	r3, r3, #1
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d1e5      	bne.n	8001698 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	2200      	movs	r2, #0
 80016d0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 80016d2:	2300      	movs	r3, #0
 80016d4:	e006      	b.n	80016e4 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016da:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80016e2:	2301      	movs	r3, #1
  }
}
 80016e4:	4618      	mov	r0, r3
 80016e6:	3710      	adds	r7, #16
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}

080016ec <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80016ec:	b480      	push	{r7}
 80016ee:	b089      	sub	sp, #36	@ 0x24
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	60f8      	str	r0, [r7, #12]
 80016f4:	60b9      	str	r1, [r7, #8]
 80016f6:	607a      	str	r2, [r7, #4]
 80016f8:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001700:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	689b      	ldr	r3, [r3, #8]
 8001708:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800170a:	7ffb      	ldrb	r3, [r7, #31]
 800170c:	2b01      	cmp	r3, #1
 800170e:	d003      	beq.n	8001718 <HAL_CAN_AddTxMessage+0x2c>
 8001710:	7ffb      	ldrb	r3, [r7, #31]
 8001712:	2b02      	cmp	r3, #2
 8001714:	f040 80ad 	bne.w	8001872 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001718:	69bb      	ldr	r3, [r7, #24]
 800171a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800171e:	2b00      	cmp	r3, #0
 8001720:	d10a      	bne.n	8001738 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001722:	69bb      	ldr	r3, [r7, #24]
 8001724:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001728:	2b00      	cmp	r3, #0
 800172a:	d105      	bne.n	8001738 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800172c:	69bb      	ldr	r3, [r7, #24]
 800172e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001732:	2b00      	cmp	r3, #0
 8001734:	f000 8095 	beq.w	8001862 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001738:	69bb      	ldr	r3, [r7, #24]
 800173a:	0e1b      	lsrs	r3, r3, #24
 800173c:	f003 0303 	and.w	r3, r3, #3
 8001740:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001742:	2201      	movs	r2, #1
 8001744:	697b      	ldr	r3, [r7, #20]
 8001746:	409a      	lsls	r2, r3
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800174c:	68bb      	ldr	r3, [r7, #8]
 800174e:	689b      	ldr	r3, [r3, #8]
 8001750:	2b00      	cmp	r3, #0
 8001752:	d10d      	bne.n	8001770 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001754:	68bb      	ldr	r3, [r7, #8]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800175a:	68bb      	ldr	r3, [r7, #8]
 800175c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800175e:	68f9      	ldr	r1, [r7, #12]
 8001760:	6809      	ldr	r1, [r1, #0]
 8001762:	431a      	orrs	r2, r3
 8001764:	697b      	ldr	r3, [r7, #20]
 8001766:	3318      	adds	r3, #24
 8001768:	011b      	lsls	r3, r3, #4
 800176a:	440b      	add	r3, r1
 800176c:	601a      	str	r2, [r3, #0]
 800176e:	e00f      	b.n	8001790 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001770:	68bb      	ldr	r3, [r7, #8]
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001776:	68bb      	ldr	r3, [r7, #8]
 8001778:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800177a:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800177c:	68bb      	ldr	r3, [r7, #8]
 800177e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001780:	68f9      	ldr	r1, [r7, #12]
 8001782:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001784:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001786:	697b      	ldr	r3, [r7, #20]
 8001788:	3318      	adds	r3, #24
 800178a:	011b      	lsls	r3, r3, #4
 800178c:	440b      	add	r3, r1
 800178e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	6819      	ldr	r1, [r3, #0]
 8001794:	68bb      	ldr	r3, [r7, #8]
 8001796:	691a      	ldr	r2, [r3, #16]
 8001798:	697b      	ldr	r3, [r7, #20]
 800179a:	3318      	adds	r3, #24
 800179c:	011b      	lsls	r3, r3, #4
 800179e:	440b      	add	r3, r1
 80017a0:	3304      	adds	r3, #4
 80017a2:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80017a4:	68bb      	ldr	r3, [r7, #8]
 80017a6:	7d1b      	ldrb	r3, [r3, #20]
 80017a8:	2b01      	cmp	r3, #1
 80017aa:	d111      	bne.n	80017d0 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	681a      	ldr	r2, [r3, #0]
 80017b0:	697b      	ldr	r3, [r7, #20]
 80017b2:	3318      	adds	r3, #24
 80017b4:	011b      	lsls	r3, r3, #4
 80017b6:	4413      	add	r3, r2
 80017b8:	3304      	adds	r3, #4
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	68fa      	ldr	r2, [r7, #12]
 80017be:	6811      	ldr	r1, [r2, #0]
 80017c0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80017c4:	697b      	ldr	r3, [r7, #20]
 80017c6:	3318      	adds	r3, #24
 80017c8:	011b      	lsls	r3, r3, #4
 80017ca:	440b      	add	r3, r1
 80017cc:	3304      	adds	r3, #4
 80017ce:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	3307      	adds	r3, #7
 80017d4:	781b      	ldrb	r3, [r3, #0]
 80017d6:	061a      	lsls	r2, r3, #24
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	3306      	adds	r3, #6
 80017dc:	781b      	ldrb	r3, [r3, #0]
 80017de:	041b      	lsls	r3, r3, #16
 80017e0:	431a      	orrs	r2, r3
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	3305      	adds	r3, #5
 80017e6:	781b      	ldrb	r3, [r3, #0]
 80017e8:	021b      	lsls	r3, r3, #8
 80017ea:	4313      	orrs	r3, r2
 80017ec:	687a      	ldr	r2, [r7, #4]
 80017ee:	3204      	adds	r2, #4
 80017f0:	7812      	ldrb	r2, [r2, #0]
 80017f2:	4610      	mov	r0, r2
 80017f4:	68fa      	ldr	r2, [r7, #12]
 80017f6:	6811      	ldr	r1, [r2, #0]
 80017f8:	ea43 0200 	orr.w	r2, r3, r0
 80017fc:	697b      	ldr	r3, [r7, #20]
 80017fe:	011b      	lsls	r3, r3, #4
 8001800:	440b      	add	r3, r1
 8001802:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8001806:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	3303      	adds	r3, #3
 800180c:	781b      	ldrb	r3, [r3, #0]
 800180e:	061a      	lsls	r2, r3, #24
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	3302      	adds	r3, #2
 8001814:	781b      	ldrb	r3, [r3, #0]
 8001816:	041b      	lsls	r3, r3, #16
 8001818:	431a      	orrs	r2, r3
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	3301      	adds	r3, #1
 800181e:	781b      	ldrb	r3, [r3, #0]
 8001820:	021b      	lsls	r3, r3, #8
 8001822:	4313      	orrs	r3, r2
 8001824:	687a      	ldr	r2, [r7, #4]
 8001826:	7812      	ldrb	r2, [r2, #0]
 8001828:	4610      	mov	r0, r2
 800182a:	68fa      	ldr	r2, [r7, #12]
 800182c:	6811      	ldr	r1, [r2, #0]
 800182e:	ea43 0200 	orr.w	r2, r3, r0
 8001832:	697b      	ldr	r3, [r7, #20]
 8001834:	011b      	lsls	r3, r3, #4
 8001836:	440b      	add	r3, r1
 8001838:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 800183c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	681a      	ldr	r2, [r3, #0]
 8001842:	697b      	ldr	r3, [r7, #20]
 8001844:	3318      	adds	r3, #24
 8001846:	011b      	lsls	r3, r3, #4
 8001848:	4413      	add	r3, r2
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	68fa      	ldr	r2, [r7, #12]
 800184e:	6811      	ldr	r1, [r2, #0]
 8001850:	f043 0201 	orr.w	r2, r3, #1
 8001854:	697b      	ldr	r3, [r7, #20]
 8001856:	3318      	adds	r3, #24
 8001858:	011b      	lsls	r3, r3, #4
 800185a:	440b      	add	r3, r1
 800185c:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800185e:	2300      	movs	r3, #0
 8001860:	e00e      	b.n	8001880 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001866:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 800186e:	2301      	movs	r3, #1
 8001870:	e006      	b.n	8001880 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001876:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800187e:	2301      	movs	r3, #1
  }
}
 8001880:	4618      	mov	r0, r3
 8001882:	3724      	adds	r7, #36	@ 0x24
 8001884:	46bd      	mov	sp, r7
 8001886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188a:	4770      	bx	lr

0800188c <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800188c:	b480      	push	{r7}
 800188e:	b085      	sub	sp, #20
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
 8001894:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	f893 3020 	ldrb.w	r3, [r3, #32]
 800189c:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800189e:	7bfb      	ldrb	r3, [r7, #15]
 80018a0:	2b01      	cmp	r3, #1
 80018a2:	d002      	beq.n	80018aa <HAL_CAN_ActivateNotification+0x1e>
 80018a4:	7bfb      	ldrb	r3, [r7, #15]
 80018a6:	2b02      	cmp	r3, #2
 80018a8:	d109      	bne.n	80018be <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	6959      	ldr	r1, [r3, #20]
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	683a      	ldr	r2, [r7, #0]
 80018b6:	430a      	orrs	r2, r1
 80018b8:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80018ba:	2300      	movs	r3, #0
 80018bc:	e006      	b.n	80018cc <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018c2:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80018ca:	2301      	movs	r3, #1
  }
}
 80018cc:	4618      	mov	r0, r3
 80018ce:	3714      	adds	r7, #20
 80018d0:	46bd      	mov	sp, r7
 80018d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d6:	4770      	bx	lr

080018d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018d8:	b480      	push	{r7}
 80018da:	b085      	sub	sp, #20
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	f003 0307 	and.w	r3, r3, #7
 80018e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018e8:	4b0c      	ldr	r3, [pc, #48]	@ (800191c <__NVIC_SetPriorityGrouping+0x44>)
 80018ea:	68db      	ldr	r3, [r3, #12]
 80018ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018ee:	68ba      	ldr	r2, [r7, #8]
 80018f0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80018f4:	4013      	ands	r3, r2
 80018f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018fc:	68bb      	ldr	r3, [r7, #8]
 80018fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001900:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001904:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001908:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800190a:	4a04      	ldr	r2, [pc, #16]	@ (800191c <__NVIC_SetPriorityGrouping+0x44>)
 800190c:	68bb      	ldr	r3, [r7, #8]
 800190e:	60d3      	str	r3, [r2, #12]
}
 8001910:	bf00      	nop
 8001912:	3714      	adds	r7, #20
 8001914:	46bd      	mov	sp, r7
 8001916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191a:	4770      	bx	lr
 800191c:	e000ed00 	.word	0xe000ed00

08001920 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001920:	b480      	push	{r7}
 8001922:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001924:	4b04      	ldr	r3, [pc, #16]	@ (8001938 <__NVIC_GetPriorityGrouping+0x18>)
 8001926:	68db      	ldr	r3, [r3, #12]
 8001928:	0a1b      	lsrs	r3, r3, #8
 800192a:	f003 0307 	and.w	r3, r3, #7
}
 800192e:	4618      	mov	r0, r3
 8001930:	46bd      	mov	sp, r7
 8001932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001936:	4770      	bx	lr
 8001938:	e000ed00 	.word	0xe000ed00

0800193c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800193c:	b480      	push	{r7}
 800193e:	b083      	sub	sp, #12
 8001940:	af00      	add	r7, sp, #0
 8001942:	4603      	mov	r3, r0
 8001944:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001946:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800194a:	2b00      	cmp	r3, #0
 800194c:	db0b      	blt.n	8001966 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800194e:	79fb      	ldrb	r3, [r7, #7]
 8001950:	f003 021f 	and.w	r2, r3, #31
 8001954:	4907      	ldr	r1, [pc, #28]	@ (8001974 <__NVIC_EnableIRQ+0x38>)
 8001956:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800195a:	095b      	lsrs	r3, r3, #5
 800195c:	2001      	movs	r0, #1
 800195e:	fa00 f202 	lsl.w	r2, r0, r2
 8001962:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001966:	bf00      	nop
 8001968:	370c      	adds	r7, #12
 800196a:	46bd      	mov	sp, r7
 800196c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001970:	4770      	bx	lr
 8001972:	bf00      	nop
 8001974:	e000e100 	.word	0xe000e100

08001978 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001978:	b480      	push	{r7}
 800197a:	b083      	sub	sp, #12
 800197c:	af00      	add	r7, sp, #0
 800197e:	4603      	mov	r3, r0
 8001980:	6039      	str	r1, [r7, #0]
 8001982:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001984:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001988:	2b00      	cmp	r3, #0
 800198a:	db0a      	blt.n	80019a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	b2da      	uxtb	r2, r3
 8001990:	490c      	ldr	r1, [pc, #48]	@ (80019c4 <__NVIC_SetPriority+0x4c>)
 8001992:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001996:	0112      	lsls	r2, r2, #4
 8001998:	b2d2      	uxtb	r2, r2
 800199a:	440b      	add	r3, r1
 800199c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019a0:	e00a      	b.n	80019b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	b2da      	uxtb	r2, r3
 80019a6:	4908      	ldr	r1, [pc, #32]	@ (80019c8 <__NVIC_SetPriority+0x50>)
 80019a8:	79fb      	ldrb	r3, [r7, #7]
 80019aa:	f003 030f 	and.w	r3, r3, #15
 80019ae:	3b04      	subs	r3, #4
 80019b0:	0112      	lsls	r2, r2, #4
 80019b2:	b2d2      	uxtb	r2, r2
 80019b4:	440b      	add	r3, r1
 80019b6:	761a      	strb	r2, [r3, #24]
}
 80019b8:	bf00      	nop
 80019ba:	370c      	adds	r7, #12
 80019bc:	46bd      	mov	sp, r7
 80019be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c2:	4770      	bx	lr
 80019c4:	e000e100 	.word	0xe000e100
 80019c8:	e000ed00 	.word	0xe000ed00

080019cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b089      	sub	sp, #36	@ 0x24
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	60f8      	str	r0, [r7, #12]
 80019d4:	60b9      	str	r1, [r7, #8]
 80019d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	f003 0307 	and.w	r3, r3, #7
 80019de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019e0:	69fb      	ldr	r3, [r7, #28]
 80019e2:	f1c3 0307 	rsb	r3, r3, #7
 80019e6:	2b04      	cmp	r3, #4
 80019e8:	bf28      	it	cs
 80019ea:	2304      	movcs	r3, #4
 80019ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019ee:	69fb      	ldr	r3, [r7, #28]
 80019f0:	3304      	adds	r3, #4
 80019f2:	2b06      	cmp	r3, #6
 80019f4:	d902      	bls.n	80019fc <NVIC_EncodePriority+0x30>
 80019f6:	69fb      	ldr	r3, [r7, #28]
 80019f8:	3b03      	subs	r3, #3
 80019fa:	e000      	b.n	80019fe <NVIC_EncodePriority+0x32>
 80019fc:	2300      	movs	r3, #0
 80019fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a00:	f04f 32ff 	mov.w	r2, #4294967295
 8001a04:	69bb      	ldr	r3, [r7, #24]
 8001a06:	fa02 f303 	lsl.w	r3, r2, r3
 8001a0a:	43da      	mvns	r2, r3
 8001a0c:	68bb      	ldr	r3, [r7, #8]
 8001a0e:	401a      	ands	r2, r3
 8001a10:	697b      	ldr	r3, [r7, #20]
 8001a12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a14:	f04f 31ff 	mov.w	r1, #4294967295
 8001a18:	697b      	ldr	r3, [r7, #20]
 8001a1a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a1e:	43d9      	mvns	r1, r3
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a24:	4313      	orrs	r3, r2
         );
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	3724      	adds	r7, #36	@ 0x24
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a30:	4770      	bx	lr
	...

08001a34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b082      	sub	sp, #8
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	3b01      	subs	r3, #1
 8001a40:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001a44:	d301      	bcc.n	8001a4a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a46:	2301      	movs	r3, #1
 8001a48:	e00f      	b.n	8001a6a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a4a:	4a0a      	ldr	r2, [pc, #40]	@ (8001a74 <SysTick_Config+0x40>)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	3b01      	subs	r3, #1
 8001a50:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a52:	210f      	movs	r1, #15
 8001a54:	f04f 30ff 	mov.w	r0, #4294967295
 8001a58:	f7ff ff8e 	bl	8001978 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a5c:	4b05      	ldr	r3, [pc, #20]	@ (8001a74 <SysTick_Config+0x40>)
 8001a5e:	2200      	movs	r2, #0
 8001a60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a62:	4b04      	ldr	r3, [pc, #16]	@ (8001a74 <SysTick_Config+0x40>)
 8001a64:	2207      	movs	r2, #7
 8001a66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a68:	2300      	movs	r3, #0
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	3708      	adds	r7, #8
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop
 8001a74:	e000e010 	.word	0xe000e010

08001a78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b082      	sub	sp, #8
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a80:	6878      	ldr	r0, [r7, #4]
 8001a82:	f7ff ff29 	bl	80018d8 <__NVIC_SetPriorityGrouping>
}
 8001a86:	bf00      	nop
 8001a88:	3708      	adds	r7, #8
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}

08001a8e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a8e:	b580      	push	{r7, lr}
 8001a90:	b086      	sub	sp, #24
 8001a92:	af00      	add	r7, sp, #0
 8001a94:	4603      	mov	r3, r0
 8001a96:	60b9      	str	r1, [r7, #8]
 8001a98:	607a      	str	r2, [r7, #4]
 8001a9a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001aa0:	f7ff ff3e 	bl	8001920 <__NVIC_GetPriorityGrouping>
 8001aa4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001aa6:	687a      	ldr	r2, [r7, #4]
 8001aa8:	68b9      	ldr	r1, [r7, #8]
 8001aaa:	6978      	ldr	r0, [r7, #20]
 8001aac:	f7ff ff8e 	bl	80019cc <NVIC_EncodePriority>
 8001ab0:	4602      	mov	r2, r0
 8001ab2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ab6:	4611      	mov	r1, r2
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f7ff ff5d 	bl	8001978 <__NVIC_SetPriority>
}
 8001abe:	bf00      	nop
 8001ac0:	3718      	adds	r7, #24
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}

08001ac6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ac6:	b580      	push	{r7, lr}
 8001ac8:	b082      	sub	sp, #8
 8001aca:	af00      	add	r7, sp, #0
 8001acc:	4603      	mov	r3, r0
 8001ace:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ad0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f7ff ff31 	bl	800193c <__NVIC_EnableIRQ>
}
 8001ada:	bf00      	nop
 8001adc:	3708      	adds	r7, #8
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}

08001ae2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ae2:	b580      	push	{r7, lr}
 8001ae4:	b082      	sub	sp, #8
 8001ae6:	af00      	add	r7, sp, #0
 8001ae8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001aea:	6878      	ldr	r0, [r7, #4]
 8001aec:	f7ff ffa2 	bl	8001a34 <SysTick_Config>
 8001af0:	4603      	mov	r3, r0
}
 8001af2:	4618      	mov	r0, r3
 8001af4:	3708      	adds	r7, #8
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}
	...

08001afc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001afc:	b480      	push	{r7}
 8001afe:	b087      	sub	sp, #28
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
 8001b04:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b06:	2300      	movs	r3, #0
 8001b08:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b0a:	e166      	b.n	8001dda <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	681a      	ldr	r2, [r3, #0]
 8001b10:	2101      	movs	r1, #1
 8001b12:	697b      	ldr	r3, [r7, #20]
 8001b14:	fa01 f303 	lsl.w	r3, r1, r3
 8001b18:	4013      	ands	r3, r2
 8001b1a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	f000 8158 	beq.w	8001dd4 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	f003 0303 	and.w	r3, r3, #3
 8001b2c:	2b01      	cmp	r3, #1
 8001b2e:	d005      	beq.n	8001b3c <HAL_GPIO_Init+0x40>
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	f003 0303 	and.w	r3, r3, #3
 8001b38:	2b02      	cmp	r3, #2
 8001b3a:	d130      	bne.n	8001b9e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	689b      	ldr	r3, [r3, #8]
 8001b40:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001b42:	697b      	ldr	r3, [r7, #20]
 8001b44:	005b      	lsls	r3, r3, #1
 8001b46:	2203      	movs	r2, #3
 8001b48:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4c:	43db      	mvns	r3, r3
 8001b4e:	693a      	ldr	r2, [r7, #16]
 8001b50:	4013      	ands	r3, r2
 8001b52:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	68da      	ldr	r2, [r3, #12]
 8001b58:	697b      	ldr	r3, [r7, #20]
 8001b5a:	005b      	lsls	r3, r3, #1
 8001b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b60:	693a      	ldr	r2, [r7, #16]
 8001b62:	4313      	orrs	r3, r2
 8001b64:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	693a      	ldr	r2, [r7, #16]
 8001b6a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	685b      	ldr	r3, [r3, #4]
 8001b70:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001b72:	2201      	movs	r2, #1
 8001b74:	697b      	ldr	r3, [r7, #20]
 8001b76:	fa02 f303 	lsl.w	r3, r2, r3
 8001b7a:	43db      	mvns	r3, r3
 8001b7c:	693a      	ldr	r2, [r7, #16]
 8001b7e:	4013      	ands	r3, r2
 8001b80:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	685b      	ldr	r3, [r3, #4]
 8001b86:	091b      	lsrs	r3, r3, #4
 8001b88:	f003 0201 	and.w	r2, r3, #1
 8001b8c:	697b      	ldr	r3, [r7, #20]
 8001b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b92:	693a      	ldr	r2, [r7, #16]
 8001b94:	4313      	orrs	r3, r2
 8001b96:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	693a      	ldr	r2, [r7, #16]
 8001b9c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	685b      	ldr	r3, [r3, #4]
 8001ba2:	f003 0303 	and.w	r3, r3, #3
 8001ba6:	2b03      	cmp	r3, #3
 8001ba8:	d017      	beq.n	8001bda <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	68db      	ldr	r3, [r3, #12]
 8001bae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001bb0:	697b      	ldr	r3, [r7, #20]
 8001bb2:	005b      	lsls	r3, r3, #1
 8001bb4:	2203      	movs	r2, #3
 8001bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bba:	43db      	mvns	r3, r3
 8001bbc:	693a      	ldr	r2, [r7, #16]
 8001bbe:	4013      	ands	r3, r2
 8001bc0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	689a      	ldr	r2, [r3, #8]
 8001bc6:	697b      	ldr	r3, [r7, #20]
 8001bc8:	005b      	lsls	r3, r3, #1
 8001bca:	fa02 f303 	lsl.w	r3, r2, r3
 8001bce:	693a      	ldr	r2, [r7, #16]
 8001bd0:	4313      	orrs	r3, r2
 8001bd2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	693a      	ldr	r2, [r7, #16]
 8001bd8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	685b      	ldr	r3, [r3, #4]
 8001bde:	f003 0303 	and.w	r3, r3, #3
 8001be2:	2b02      	cmp	r3, #2
 8001be4:	d123      	bne.n	8001c2e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001be6:	697b      	ldr	r3, [r7, #20]
 8001be8:	08da      	lsrs	r2, r3, #3
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	3208      	adds	r2, #8
 8001bee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001bf2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	f003 0307 	and.w	r3, r3, #7
 8001bfa:	009b      	lsls	r3, r3, #2
 8001bfc:	220f      	movs	r2, #15
 8001bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8001c02:	43db      	mvns	r3, r3
 8001c04:	693a      	ldr	r2, [r7, #16]
 8001c06:	4013      	ands	r3, r2
 8001c08:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	691a      	ldr	r2, [r3, #16]
 8001c0e:	697b      	ldr	r3, [r7, #20]
 8001c10:	f003 0307 	and.w	r3, r3, #7
 8001c14:	009b      	lsls	r3, r3, #2
 8001c16:	fa02 f303 	lsl.w	r3, r2, r3
 8001c1a:	693a      	ldr	r2, [r7, #16]
 8001c1c:	4313      	orrs	r3, r2
 8001c1e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001c20:	697b      	ldr	r3, [r7, #20]
 8001c22:	08da      	lsrs	r2, r3, #3
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	3208      	adds	r2, #8
 8001c28:	6939      	ldr	r1, [r7, #16]
 8001c2a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001c34:	697b      	ldr	r3, [r7, #20]
 8001c36:	005b      	lsls	r3, r3, #1
 8001c38:	2203      	movs	r2, #3
 8001c3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c3e:	43db      	mvns	r3, r3
 8001c40:	693a      	ldr	r2, [r7, #16]
 8001c42:	4013      	ands	r3, r2
 8001c44:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	685b      	ldr	r3, [r3, #4]
 8001c4a:	f003 0203 	and.w	r2, r3, #3
 8001c4e:	697b      	ldr	r3, [r7, #20]
 8001c50:	005b      	lsls	r3, r3, #1
 8001c52:	fa02 f303 	lsl.w	r3, r2, r3
 8001c56:	693a      	ldr	r2, [r7, #16]
 8001c58:	4313      	orrs	r3, r2
 8001c5a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	693a      	ldr	r2, [r7, #16]
 8001c60:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	f000 80b2 	beq.w	8001dd4 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c70:	4b61      	ldr	r3, [pc, #388]	@ (8001df8 <HAL_GPIO_Init+0x2fc>)
 8001c72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c74:	4a60      	ldr	r2, [pc, #384]	@ (8001df8 <HAL_GPIO_Init+0x2fc>)
 8001c76:	f043 0301 	orr.w	r3, r3, #1
 8001c7a:	6613      	str	r3, [r2, #96]	@ 0x60
 8001c7c:	4b5e      	ldr	r3, [pc, #376]	@ (8001df8 <HAL_GPIO_Init+0x2fc>)
 8001c7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c80:	f003 0301 	and.w	r3, r3, #1
 8001c84:	60bb      	str	r3, [r7, #8]
 8001c86:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001c88:	4a5c      	ldr	r2, [pc, #368]	@ (8001dfc <HAL_GPIO_Init+0x300>)
 8001c8a:	697b      	ldr	r3, [r7, #20]
 8001c8c:	089b      	lsrs	r3, r3, #2
 8001c8e:	3302      	adds	r3, #2
 8001c90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c94:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001c96:	697b      	ldr	r3, [r7, #20]
 8001c98:	f003 0303 	and.w	r3, r3, #3
 8001c9c:	009b      	lsls	r3, r3, #2
 8001c9e:	220f      	movs	r2, #15
 8001ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca4:	43db      	mvns	r3, r3
 8001ca6:	693a      	ldr	r2, [r7, #16]
 8001ca8:	4013      	ands	r3, r2
 8001caa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001cb2:	d02b      	beq.n	8001d0c <HAL_GPIO_Init+0x210>
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	4a52      	ldr	r2, [pc, #328]	@ (8001e00 <HAL_GPIO_Init+0x304>)
 8001cb8:	4293      	cmp	r3, r2
 8001cba:	d025      	beq.n	8001d08 <HAL_GPIO_Init+0x20c>
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	4a51      	ldr	r2, [pc, #324]	@ (8001e04 <HAL_GPIO_Init+0x308>)
 8001cc0:	4293      	cmp	r3, r2
 8001cc2:	d01f      	beq.n	8001d04 <HAL_GPIO_Init+0x208>
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	4a50      	ldr	r2, [pc, #320]	@ (8001e08 <HAL_GPIO_Init+0x30c>)
 8001cc8:	4293      	cmp	r3, r2
 8001cca:	d019      	beq.n	8001d00 <HAL_GPIO_Init+0x204>
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	4a4f      	ldr	r2, [pc, #316]	@ (8001e0c <HAL_GPIO_Init+0x310>)
 8001cd0:	4293      	cmp	r3, r2
 8001cd2:	d013      	beq.n	8001cfc <HAL_GPIO_Init+0x200>
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	4a4e      	ldr	r2, [pc, #312]	@ (8001e10 <HAL_GPIO_Init+0x314>)
 8001cd8:	4293      	cmp	r3, r2
 8001cda:	d00d      	beq.n	8001cf8 <HAL_GPIO_Init+0x1fc>
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	4a4d      	ldr	r2, [pc, #308]	@ (8001e14 <HAL_GPIO_Init+0x318>)
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	d007      	beq.n	8001cf4 <HAL_GPIO_Init+0x1f8>
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	4a4c      	ldr	r2, [pc, #304]	@ (8001e18 <HAL_GPIO_Init+0x31c>)
 8001ce8:	4293      	cmp	r3, r2
 8001cea:	d101      	bne.n	8001cf0 <HAL_GPIO_Init+0x1f4>
 8001cec:	2307      	movs	r3, #7
 8001cee:	e00e      	b.n	8001d0e <HAL_GPIO_Init+0x212>
 8001cf0:	2308      	movs	r3, #8
 8001cf2:	e00c      	b.n	8001d0e <HAL_GPIO_Init+0x212>
 8001cf4:	2306      	movs	r3, #6
 8001cf6:	e00a      	b.n	8001d0e <HAL_GPIO_Init+0x212>
 8001cf8:	2305      	movs	r3, #5
 8001cfa:	e008      	b.n	8001d0e <HAL_GPIO_Init+0x212>
 8001cfc:	2304      	movs	r3, #4
 8001cfe:	e006      	b.n	8001d0e <HAL_GPIO_Init+0x212>
 8001d00:	2303      	movs	r3, #3
 8001d02:	e004      	b.n	8001d0e <HAL_GPIO_Init+0x212>
 8001d04:	2302      	movs	r3, #2
 8001d06:	e002      	b.n	8001d0e <HAL_GPIO_Init+0x212>
 8001d08:	2301      	movs	r3, #1
 8001d0a:	e000      	b.n	8001d0e <HAL_GPIO_Init+0x212>
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	697a      	ldr	r2, [r7, #20]
 8001d10:	f002 0203 	and.w	r2, r2, #3
 8001d14:	0092      	lsls	r2, r2, #2
 8001d16:	4093      	lsls	r3, r2
 8001d18:	693a      	ldr	r2, [r7, #16]
 8001d1a:	4313      	orrs	r3, r2
 8001d1c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001d1e:	4937      	ldr	r1, [pc, #220]	@ (8001dfc <HAL_GPIO_Init+0x300>)
 8001d20:	697b      	ldr	r3, [r7, #20]
 8001d22:	089b      	lsrs	r3, r3, #2
 8001d24:	3302      	adds	r3, #2
 8001d26:	693a      	ldr	r2, [r7, #16]
 8001d28:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001d2c:	4b3b      	ldr	r3, [pc, #236]	@ (8001e1c <HAL_GPIO_Init+0x320>)
 8001d2e:	689b      	ldr	r3, [r3, #8]
 8001d30:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	43db      	mvns	r3, r3
 8001d36:	693a      	ldr	r2, [r7, #16]
 8001d38:	4013      	ands	r3, r2
 8001d3a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	685b      	ldr	r3, [r3, #4]
 8001d40:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d003      	beq.n	8001d50 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8001d48:	693a      	ldr	r2, [r7, #16]
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	4313      	orrs	r3, r2
 8001d4e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001d50:	4a32      	ldr	r2, [pc, #200]	@ (8001e1c <HAL_GPIO_Init+0x320>)
 8001d52:	693b      	ldr	r3, [r7, #16]
 8001d54:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001d56:	4b31      	ldr	r3, [pc, #196]	@ (8001e1c <HAL_GPIO_Init+0x320>)
 8001d58:	68db      	ldr	r3, [r3, #12]
 8001d5a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	43db      	mvns	r3, r3
 8001d60:	693a      	ldr	r2, [r7, #16]
 8001d62:	4013      	ands	r3, r2
 8001d64:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	685b      	ldr	r3, [r3, #4]
 8001d6a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d003      	beq.n	8001d7a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8001d72:	693a      	ldr	r2, [r7, #16]
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	4313      	orrs	r3, r2
 8001d78:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001d7a:	4a28      	ldr	r2, [pc, #160]	@ (8001e1c <HAL_GPIO_Init+0x320>)
 8001d7c:	693b      	ldr	r3, [r7, #16]
 8001d7e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001d80:	4b26      	ldr	r3, [pc, #152]	@ (8001e1c <HAL_GPIO_Init+0x320>)
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	43db      	mvns	r3, r3
 8001d8a:	693a      	ldr	r2, [r7, #16]
 8001d8c:	4013      	ands	r3, r2
 8001d8e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d003      	beq.n	8001da4 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8001d9c:	693a      	ldr	r2, [r7, #16]
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	4313      	orrs	r3, r2
 8001da2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001da4:	4a1d      	ldr	r2, [pc, #116]	@ (8001e1c <HAL_GPIO_Init+0x320>)
 8001da6:	693b      	ldr	r3, [r7, #16]
 8001da8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001daa:	4b1c      	ldr	r3, [pc, #112]	@ (8001e1c <HAL_GPIO_Init+0x320>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	43db      	mvns	r3, r3
 8001db4:	693a      	ldr	r2, [r7, #16]
 8001db6:	4013      	ands	r3, r2
 8001db8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d003      	beq.n	8001dce <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8001dc6:	693a      	ldr	r2, [r7, #16]
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	4313      	orrs	r3, r2
 8001dcc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001dce:	4a13      	ldr	r2, [pc, #76]	@ (8001e1c <HAL_GPIO_Init+0x320>)
 8001dd0:	693b      	ldr	r3, [r7, #16]
 8001dd2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001dd4:	697b      	ldr	r3, [r7, #20]
 8001dd6:	3301      	adds	r3, #1
 8001dd8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	681a      	ldr	r2, [r3, #0]
 8001dde:	697b      	ldr	r3, [r7, #20]
 8001de0:	fa22 f303 	lsr.w	r3, r2, r3
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	f47f ae91 	bne.w	8001b0c <HAL_GPIO_Init+0x10>
  }
}
 8001dea:	bf00      	nop
 8001dec:	bf00      	nop
 8001dee:	371c      	adds	r7, #28
 8001df0:	46bd      	mov	sp, r7
 8001df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df6:	4770      	bx	lr
 8001df8:	40021000 	.word	0x40021000
 8001dfc:	40010000 	.word	0x40010000
 8001e00:	48000400 	.word	0x48000400
 8001e04:	48000800 	.word	0x48000800
 8001e08:	48000c00 	.word	0x48000c00
 8001e0c:	48001000 	.word	0x48001000
 8001e10:	48001400 	.word	0x48001400
 8001e14:	48001800 	.word	0x48001800
 8001e18:	48001c00 	.word	0x48001c00
 8001e1c:	40010400 	.word	0x40010400

08001e20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b083      	sub	sp, #12
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
 8001e28:	460b      	mov	r3, r1
 8001e2a:	807b      	strh	r3, [r7, #2]
 8001e2c:	4613      	mov	r3, r2
 8001e2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e30:	787b      	ldrb	r3, [r7, #1]
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d003      	beq.n	8001e3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001e36:	887a      	ldrh	r2, [r7, #2]
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001e3c:	e002      	b.n	8001e44 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001e3e:	887a      	ldrh	r2, [r7, #2]
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001e44:	bf00      	nop
 8001e46:	370c      	adds	r7, #12
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4e:	4770      	bx	lr

08001e50 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001e50:	b480      	push	{r7}
 8001e52:	b085      	sub	sp, #20
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
 8001e58:	460b      	mov	r3, r1
 8001e5a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	695b      	ldr	r3, [r3, #20]
 8001e60:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001e62:	887a      	ldrh	r2, [r7, #2]
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	4013      	ands	r3, r2
 8001e68:	041a      	lsls	r2, r3, #16
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	43d9      	mvns	r1, r3
 8001e6e:	887b      	ldrh	r3, [r7, #2]
 8001e70:	400b      	ands	r3, r1
 8001e72:	431a      	orrs	r2, r3
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	619a      	str	r2, [r3, #24]
}
 8001e78:	bf00      	nop
 8001e7a:	3714      	adds	r7, #20
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e82:	4770      	bx	lr

08001e84 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b084      	sub	sp, #16
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d101      	bne.n	8001e96 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8001e92:	2301      	movs	r3, #1
 8001e94:	e043      	b.n	8001f1e <HAL_IWDG_Init+0x9a>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8001e9e:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f245 5255 	movw	r2, #21845	@ 0x5555
 8001ea8:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	687a      	ldr	r2, [r7, #4]
 8001eb0:	6852      	ldr	r2, [r2, #4]
 8001eb2:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	687a      	ldr	r2, [r7, #4]
 8001eba:	6892      	ldr	r2, [r2, #8]
 8001ebc:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8001ebe:	f7ff f9c5 	bl	800124c <HAL_GetTick>
 8001ec2:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8001ec4:	e011      	b.n	8001eea <HAL_IWDG_Init+0x66>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8001ec6:	f7ff f9c1 	bl	800124c <HAL_GetTick>
 8001eca:	4602      	mov	r2, r0
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	1ad3      	subs	r3, r2, r3
 8001ed0:	f641 0201 	movw	r2, #6145	@ 0x1801
 8001ed4:	4293      	cmp	r3, r2
 8001ed6:	d908      	bls.n	8001eea <HAL_IWDG_Init+0x66>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	68db      	ldr	r3, [r3, #12]
 8001ede:	f003 0307 	and.w	r3, r3, #7
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d001      	beq.n	8001eea <HAL_IWDG_Init+0x66>
      {
        return HAL_TIMEOUT;
 8001ee6:	2303      	movs	r3, #3
 8001ee8:	e019      	b.n	8001f1e <HAL_IWDG_Init+0x9a>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	68db      	ldr	r3, [r3, #12]
 8001ef0:	f003 0307 	and.w	r3, r3, #7
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d1e6      	bne.n	8001ec6 <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	691a      	ldr	r2, [r3, #16]
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	68db      	ldr	r3, [r3, #12]
 8001f02:	429a      	cmp	r2, r3
 8001f04:	d005      	beq.n	8001f12 <HAL_IWDG_Init+0x8e>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	687a      	ldr	r2, [r7, #4]
 8001f0c:	68d2      	ldr	r2, [r2, #12]
 8001f0e:	611a      	str	r2, [r3, #16]
 8001f10:	e004      	b.n	8001f1c <HAL_IWDG_Init+0x98>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8001f1a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001f1c:	2300      	movs	r3, #0
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	3710      	adds	r7, #16
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}

08001f26 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8001f26:	b480      	push	{r7}
 8001f28:	b083      	sub	sp, #12
 8001f2a:	af00      	add	r7, sp, #0
 8001f2c:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8001f36:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8001f38:	2300      	movs	r3, #0
}
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	370c      	adds	r7, #12
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f44:	4770      	bx	lr

08001f46 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001f46:	b580      	push	{r7, lr}
 8001f48:	b086      	sub	sp, #24
 8001f4a:	af02      	add	r7, sp, #8
 8001f4c:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d101      	bne.n	8001f58 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001f54:	2301      	movs	r3, #1
 8001f56:	e101      	b.n	800215c <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8001f5e:	b2db      	uxtb	r3, r3
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d106      	bne.n	8001f72 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2200      	movs	r2, #0
 8001f68:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001f6c:	6878      	ldr	r0, [r7, #4]
 8001f6e:	f7fe ff27 	bl	8000dc0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2203      	movs	r2, #3
 8001f76:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4618      	mov	r0, r3
 8001f86:	f002 fed3 	bl	8004d30 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6818      	ldr	r0, [r3, #0]
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	7c1a      	ldrb	r2, [r3, #16]
 8001f92:	f88d 2000 	strb.w	r2, [sp]
 8001f96:	3304      	adds	r3, #4
 8001f98:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f9a:	f002 fe9c 	bl	8004cd6 <USB_CoreInit>
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d005      	beq.n	8001fb0 <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2202      	movs	r2, #2
 8001fa8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001fac:	2301      	movs	r3, #1
 8001fae:	e0d5      	b.n	800215c <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	2100      	movs	r1, #0
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	f002 fecb 	bl	8004d52 <USB_SetCurrentMode>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d005      	beq.n	8001fce <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2202      	movs	r2, #2
 8001fc6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001fca:	2301      	movs	r3, #1
 8001fcc:	e0c6      	b.n	800215c <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001fce:	2300      	movs	r3, #0
 8001fd0:	73fb      	strb	r3, [r7, #15]
 8001fd2:	e04a      	b.n	800206a <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001fd4:	7bfa      	ldrb	r2, [r7, #15]
 8001fd6:	6879      	ldr	r1, [r7, #4]
 8001fd8:	4613      	mov	r3, r2
 8001fda:	00db      	lsls	r3, r3, #3
 8001fdc:	4413      	add	r3, r2
 8001fde:	009b      	lsls	r3, r3, #2
 8001fe0:	440b      	add	r3, r1
 8001fe2:	3315      	adds	r3, #21
 8001fe4:	2201      	movs	r2, #1
 8001fe6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001fe8:	7bfa      	ldrb	r2, [r7, #15]
 8001fea:	6879      	ldr	r1, [r7, #4]
 8001fec:	4613      	mov	r3, r2
 8001fee:	00db      	lsls	r3, r3, #3
 8001ff0:	4413      	add	r3, r2
 8001ff2:	009b      	lsls	r3, r3, #2
 8001ff4:	440b      	add	r3, r1
 8001ff6:	3314      	adds	r3, #20
 8001ff8:	7bfa      	ldrb	r2, [r7, #15]
 8001ffa:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001ffc:	7bfa      	ldrb	r2, [r7, #15]
 8001ffe:	7bfb      	ldrb	r3, [r7, #15]
 8002000:	b298      	uxth	r0, r3
 8002002:	6879      	ldr	r1, [r7, #4]
 8002004:	4613      	mov	r3, r2
 8002006:	00db      	lsls	r3, r3, #3
 8002008:	4413      	add	r3, r2
 800200a:	009b      	lsls	r3, r3, #2
 800200c:	440b      	add	r3, r1
 800200e:	332e      	adds	r3, #46	@ 0x2e
 8002010:	4602      	mov	r2, r0
 8002012:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002014:	7bfa      	ldrb	r2, [r7, #15]
 8002016:	6879      	ldr	r1, [r7, #4]
 8002018:	4613      	mov	r3, r2
 800201a:	00db      	lsls	r3, r3, #3
 800201c:	4413      	add	r3, r2
 800201e:	009b      	lsls	r3, r3, #2
 8002020:	440b      	add	r3, r1
 8002022:	3318      	adds	r3, #24
 8002024:	2200      	movs	r2, #0
 8002026:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002028:	7bfa      	ldrb	r2, [r7, #15]
 800202a:	6879      	ldr	r1, [r7, #4]
 800202c:	4613      	mov	r3, r2
 800202e:	00db      	lsls	r3, r3, #3
 8002030:	4413      	add	r3, r2
 8002032:	009b      	lsls	r3, r3, #2
 8002034:	440b      	add	r3, r1
 8002036:	331c      	adds	r3, #28
 8002038:	2200      	movs	r2, #0
 800203a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800203c:	7bfa      	ldrb	r2, [r7, #15]
 800203e:	6879      	ldr	r1, [r7, #4]
 8002040:	4613      	mov	r3, r2
 8002042:	00db      	lsls	r3, r3, #3
 8002044:	4413      	add	r3, r2
 8002046:	009b      	lsls	r3, r3, #2
 8002048:	440b      	add	r3, r1
 800204a:	3320      	adds	r3, #32
 800204c:	2200      	movs	r2, #0
 800204e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002050:	7bfa      	ldrb	r2, [r7, #15]
 8002052:	6879      	ldr	r1, [r7, #4]
 8002054:	4613      	mov	r3, r2
 8002056:	00db      	lsls	r3, r3, #3
 8002058:	4413      	add	r3, r2
 800205a:	009b      	lsls	r3, r3, #2
 800205c:	440b      	add	r3, r1
 800205e:	3324      	adds	r3, #36	@ 0x24
 8002060:	2200      	movs	r2, #0
 8002062:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002064:	7bfb      	ldrb	r3, [r7, #15]
 8002066:	3301      	adds	r3, #1
 8002068:	73fb      	strb	r3, [r7, #15]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	791b      	ldrb	r3, [r3, #4]
 800206e:	7bfa      	ldrb	r2, [r7, #15]
 8002070:	429a      	cmp	r2, r3
 8002072:	d3af      	bcc.n	8001fd4 <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002074:	2300      	movs	r3, #0
 8002076:	73fb      	strb	r3, [r7, #15]
 8002078:	e044      	b.n	8002104 <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800207a:	7bfa      	ldrb	r2, [r7, #15]
 800207c:	6879      	ldr	r1, [r7, #4]
 800207e:	4613      	mov	r3, r2
 8002080:	00db      	lsls	r3, r3, #3
 8002082:	4413      	add	r3, r2
 8002084:	009b      	lsls	r3, r3, #2
 8002086:	440b      	add	r3, r1
 8002088:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800208c:	2200      	movs	r2, #0
 800208e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002090:	7bfa      	ldrb	r2, [r7, #15]
 8002092:	6879      	ldr	r1, [r7, #4]
 8002094:	4613      	mov	r3, r2
 8002096:	00db      	lsls	r3, r3, #3
 8002098:	4413      	add	r3, r2
 800209a:	009b      	lsls	r3, r3, #2
 800209c:	440b      	add	r3, r1
 800209e:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80020a2:	7bfa      	ldrb	r2, [r7, #15]
 80020a4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80020a6:	7bfa      	ldrb	r2, [r7, #15]
 80020a8:	6879      	ldr	r1, [r7, #4]
 80020aa:	4613      	mov	r3, r2
 80020ac:	00db      	lsls	r3, r3, #3
 80020ae:	4413      	add	r3, r2
 80020b0:	009b      	lsls	r3, r3, #2
 80020b2:	440b      	add	r3, r1
 80020b4:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80020b8:	2200      	movs	r2, #0
 80020ba:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80020bc:	7bfa      	ldrb	r2, [r7, #15]
 80020be:	6879      	ldr	r1, [r7, #4]
 80020c0:	4613      	mov	r3, r2
 80020c2:	00db      	lsls	r3, r3, #3
 80020c4:	4413      	add	r3, r2
 80020c6:	009b      	lsls	r3, r3, #2
 80020c8:	440b      	add	r3, r1
 80020ca:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80020ce:	2200      	movs	r2, #0
 80020d0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80020d2:	7bfa      	ldrb	r2, [r7, #15]
 80020d4:	6879      	ldr	r1, [r7, #4]
 80020d6:	4613      	mov	r3, r2
 80020d8:	00db      	lsls	r3, r3, #3
 80020da:	4413      	add	r3, r2
 80020dc:	009b      	lsls	r3, r3, #2
 80020de:	440b      	add	r3, r1
 80020e0:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80020e4:	2200      	movs	r2, #0
 80020e6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80020e8:	7bfa      	ldrb	r2, [r7, #15]
 80020ea:	6879      	ldr	r1, [r7, #4]
 80020ec:	4613      	mov	r3, r2
 80020ee:	00db      	lsls	r3, r3, #3
 80020f0:	4413      	add	r3, r2
 80020f2:	009b      	lsls	r3, r3, #2
 80020f4:	440b      	add	r3, r1
 80020f6:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80020fa:	2200      	movs	r2, #0
 80020fc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80020fe:	7bfb      	ldrb	r3, [r7, #15]
 8002100:	3301      	adds	r3, #1
 8002102:	73fb      	strb	r3, [r7, #15]
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	791b      	ldrb	r3, [r3, #4]
 8002108:	7bfa      	ldrb	r2, [r7, #15]
 800210a:	429a      	cmp	r2, r3
 800210c:	d3b5      	bcc.n	800207a <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6818      	ldr	r0, [r3, #0]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	7c1a      	ldrb	r2, [r3, #16]
 8002116:	f88d 2000 	strb.w	r2, [sp]
 800211a:	3304      	adds	r3, #4
 800211c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800211e:	f002 fe65 	bl	8004dec <USB_DevInit>
 8002122:	4603      	mov	r3, r0
 8002124:	2b00      	cmp	r3, #0
 8002126:	d005      	beq.n	8002134 <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2202      	movs	r2, #2
 800212c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002130:	2301      	movs	r3, #1
 8002132:	e013      	b.n	800215c <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2200      	movs	r2, #0
 8002138:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	2201      	movs	r2, #1
 800213e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	7b1b      	ldrb	r3, [r3, #12]
 8002146:	2b01      	cmp	r3, #1
 8002148:	d102      	bne.n	8002150 <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800214a:	6878      	ldr	r0, [r7, #4]
 800214c:	f000 f80a 	bl	8002164 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4618      	mov	r0, r3
 8002156:	f003 f80a 	bl	800516e <USB_DevDisconnect>

  return HAL_OK;
 800215a:	2300      	movs	r3, #0
}
 800215c:	4618      	mov	r0, r3
 800215e:	3710      	adds	r7, #16
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}

08002164 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002164:	b480      	push	{r7}
 8002166:	b085      	sub	sp, #20
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	2201      	movs	r2, #1
 8002176:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	2200      	movs	r2, #0
 800217e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	699b      	ldr	r3, [r3, #24]
 8002186:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002192:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002196:	f043 0303 	orr.w	r3, r3, #3
 800219a:	68fa      	ldr	r2, [r7, #12]
 800219c:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800219e:	2300      	movs	r3, #0
}
 80021a0:	4618      	mov	r0, r3
 80021a2:	3714      	adds	r7, #20
 80021a4:	46bd      	mov	sp, r7
 80021a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021aa:	4770      	bx	lr

080021ac <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80021ac:	b480      	push	{r7}
 80021ae:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80021b0:	4b05      	ldr	r3, [pc, #20]	@ (80021c8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4a04      	ldr	r2, [pc, #16]	@ (80021c8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80021b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021ba:	6013      	str	r3, [r2, #0]
}
 80021bc:	bf00      	nop
 80021be:	46bd      	mov	sp, r7
 80021c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c4:	4770      	bx	lr
 80021c6:	bf00      	nop
 80021c8:	40007000 	.word	0x40007000

080021cc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80021cc:	b480      	push	{r7}
 80021ce:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80021d0:	4b04      	ldr	r3, [pc, #16]	@ (80021e4 <HAL_PWREx_GetVoltageRange+0x18>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80021d8:	4618      	mov	r0, r3
 80021da:	46bd      	mov	sp, r7
 80021dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e0:	4770      	bx	lr
 80021e2:	bf00      	nop
 80021e4:	40007000 	.word	0x40007000

080021e8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80021e8:	b480      	push	{r7}
 80021ea:	b085      	sub	sp, #20
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80021f6:	d130      	bne.n	800225a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80021f8:	4b23      	ldr	r3, [pc, #140]	@ (8002288 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002200:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002204:	d038      	beq.n	8002278 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002206:	4b20      	ldr	r3, [pc, #128]	@ (8002288 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800220e:	4a1e      	ldr	r2, [pc, #120]	@ (8002288 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002210:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002214:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002216:	4b1d      	ldr	r3, [pc, #116]	@ (800228c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	2232      	movs	r2, #50	@ 0x32
 800221c:	fb02 f303 	mul.w	r3, r2, r3
 8002220:	4a1b      	ldr	r2, [pc, #108]	@ (8002290 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002222:	fba2 2303 	umull	r2, r3, r2, r3
 8002226:	0c9b      	lsrs	r3, r3, #18
 8002228:	3301      	adds	r3, #1
 800222a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800222c:	e002      	b.n	8002234 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	3b01      	subs	r3, #1
 8002232:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002234:	4b14      	ldr	r3, [pc, #80]	@ (8002288 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002236:	695b      	ldr	r3, [r3, #20]
 8002238:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800223c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002240:	d102      	bne.n	8002248 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d1f2      	bne.n	800222e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002248:	4b0f      	ldr	r3, [pc, #60]	@ (8002288 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800224a:	695b      	ldr	r3, [r3, #20]
 800224c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002250:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002254:	d110      	bne.n	8002278 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002256:	2303      	movs	r3, #3
 8002258:	e00f      	b.n	800227a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800225a:	4b0b      	ldr	r3, [pc, #44]	@ (8002288 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002262:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002266:	d007      	beq.n	8002278 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002268:	4b07      	ldr	r3, [pc, #28]	@ (8002288 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002270:	4a05      	ldr	r2, [pc, #20]	@ (8002288 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002272:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002276:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002278:	2300      	movs	r3, #0
}
 800227a:	4618      	mov	r0, r3
 800227c:	3714      	adds	r7, #20
 800227e:	46bd      	mov	sp, r7
 8002280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002284:	4770      	bx	lr
 8002286:	bf00      	nop
 8002288:	40007000 	.word	0x40007000
 800228c:	20000000 	.word	0x20000000
 8002290:	431bde83 	.word	0x431bde83

08002294 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8002294:	b480      	push	{r7}
 8002296:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8002298:	4b05      	ldr	r3, [pc, #20]	@ (80022b0 <HAL_PWREx_EnableVddUSB+0x1c>)
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	4a04      	ldr	r2, [pc, #16]	@ (80022b0 <HAL_PWREx_EnableVddUSB+0x1c>)
 800229e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80022a2:	6053      	str	r3, [r2, #4]
}
 80022a4:	bf00      	nop
 80022a6:	46bd      	mov	sp, r7
 80022a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ac:	4770      	bx	lr
 80022ae:	bf00      	nop
 80022b0:	40007000 	.word	0x40007000

080022b4 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80022b4:	b480      	push	{r7}
 80022b6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 80022b8:	4b05      	ldr	r3, [pc, #20]	@ (80022d0 <HAL_PWREx_EnableVddIO2+0x1c>)
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	4a04      	ldr	r2, [pc, #16]	@ (80022d0 <HAL_PWREx_EnableVddIO2+0x1c>)
 80022be:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80022c2:	6053      	str	r3, [r2, #4]
}
 80022c4:	bf00      	nop
 80022c6:	46bd      	mov	sp, r7
 80022c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022cc:	4770      	bx	lr
 80022ce:	bf00      	nop
 80022d0:	40007000 	.word	0x40007000

080022d4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b088      	sub	sp, #32
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d102      	bne.n	80022e8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80022e2:	2301      	movs	r3, #1
 80022e4:	f000 bc08 	b.w	8002af8 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80022e8:	4b96      	ldr	r3, [pc, #600]	@ (8002544 <HAL_RCC_OscConfig+0x270>)
 80022ea:	689b      	ldr	r3, [r3, #8]
 80022ec:	f003 030c 	and.w	r3, r3, #12
 80022f0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80022f2:	4b94      	ldr	r3, [pc, #592]	@ (8002544 <HAL_RCC_OscConfig+0x270>)
 80022f4:	68db      	ldr	r3, [r3, #12]
 80022f6:	f003 0303 	and.w	r3, r3, #3
 80022fa:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f003 0310 	and.w	r3, r3, #16
 8002304:	2b00      	cmp	r3, #0
 8002306:	f000 80e4 	beq.w	80024d2 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800230a:	69bb      	ldr	r3, [r7, #24]
 800230c:	2b00      	cmp	r3, #0
 800230e:	d007      	beq.n	8002320 <HAL_RCC_OscConfig+0x4c>
 8002310:	69bb      	ldr	r3, [r7, #24]
 8002312:	2b0c      	cmp	r3, #12
 8002314:	f040 808b 	bne.w	800242e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002318:	697b      	ldr	r3, [r7, #20]
 800231a:	2b01      	cmp	r3, #1
 800231c:	f040 8087 	bne.w	800242e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002320:	4b88      	ldr	r3, [pc, #544]	@ (8002544 <HAL_RCC_OscConfig+0x270>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f003 0302 	and.w	r3, r3, #2
 8002328:	2b00      	cmp	r3, #0
 800232a:	d005      	beq.n	8002338 <HAL_RCC_OscConfig+0x64>
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	699b      	ldr	r3, [r3, #24]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d101      	bne.n	8002338 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002334:	2301      	movs	r3, #1
 8002336:	e3df      	b.n	8002af8 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6a1a      	ldr	r2, [r3, #32]
 800233c:	4b81      	ldr	r3, [pc, #516]	@ (8002544 <HAL_RCC_OscConfig+0x270>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f003 0308 	and.w	r3, r3, #8
 8002344:	2b00      	cmp	r3, #0
 8002346:	d004      	beq.n	8002352 <HAL_RCC_OscConfig+0x7e>
 8002348:	4b7e      	ldr	r3, [pc, #504]	@ (8002544 <HAL_RCC_OscConfig+0x270>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002350:	e005      	b.n	800235e <HAL_RCC_OscConfig+0x8a>
 8002352:	4b7c      	ldr	r3, [pc, #496]	@ (8002544 <HAL_RCC_OscConfig+0x270>)
 8002354:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002358:	091b      	lsrs	r3, r3, #4
 800235a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800235e:	4293      	cmp	r3, r2
 8002360:	d223      	bcs.n	80023aa <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6a1b      	ldr	r3, [r3, #32]
 8002366:	4618      	mov	r0, r3
 8002368:	f000 fd92 	bl	8002e90 <RCC_SetFlashLatencyFromMSIRange>
 800236c:	4603      	mov	r3, r0
 800236e:	2b00      	cmp	r3, #0
 8002370:	d001      	beq.n	8002376 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002372:	2301      	movs	r3, #1
 8002374:	e3c0      	b.n	8002af8 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002376:	4b73      	ldr	r3, [pc, #460]	@ (8002544 <HAL_RCC_OscConfig+0x270>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4a72      	ldr	r2, [pc, #456]	@ (8002544 <HAL_RCC_OscConfig+0x270>)
 800237c:	f043 0308 	orr.w	r3, r3, #8
 8002380:	6013      	str	r3, [r2, #0]
 8002382:	4b70      	ldr	r3, [pc, #448]	@ (8002544 <HAL_RCC_OscConfig+0x270>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6a1b      	ldr	r3, [r3, #32]
 800238e:	496d      	ldr	r1, [pc, #436]	@ (8002544 <HAL_RCC_OscConfig+0x270>)
 8002390:	4313      	orrs	r3, r2
 8002392:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002394:	4b6b      	ldr	r3, [pc, #428]	@ (8002544 <HAL_RCC_OscConfig+0x270>)
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	69db      	ldr	r3, [r3, #28]
 80023a0:	021b      	lsls	r3, r3, #8
 80023a2:	4968      	ldr	r1, [pc, #416]	@ (8002544 <HAL_RCC_OscConfig+0x270>)
 80023a4:	4313      	orrs	r3, r2
 80023a6:	604b      	str	r3, [r1, #4]
 80023a8:	e025      	b.n	80023f6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80023aa:	4b66      	ldr	r3, [pc, #408]	@ (8002544 <HAL_RCC_OscConfig+0x270>)
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4a65      	ldr	r2, [pc, #404]	@ (8002544 <HAL_RCC_OscConfig+0x270>)
 80023b0:	f043 0308 	orr.w	r3, r3, #8
 80023b4:	6013      	str	r3, [r2, #0]
 80023b6:	4b63      	ldr	r3, [pc, #396]	@ (8002544 <HAL_RCC_OscConfig+0x270>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6a1b      	ldr	r3, [r3, #32]
 80023c2:	4960      	ldr	r1, [pc, #384]	@ (8002544 <HAL_RCC_OscConfig+0x270>)
 80023c4:	4313      	orrs	r3, r2
 80023c6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80023c8:	4b5e      	ldr	r3, [pc, #376]	@ (8002544 <HAL_RCC_OscConfig+0x270>)
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	69db      	ldr	r3, [r3, #28]
 80023d4:	021b      	lsls	r3, r3, #8
 80023d6:	495b      	ldr	r1, [pc, #364]	@ (8002544 <HAL_RCC_OscConfig+0x270>)
 80023d8:	4313      	orrs	r3, r2
 80023da:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80023dc:	69bb      	ldr	r3, [r7, #24]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d109      	bne.n	80023f6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6a1b      	ldr	r3, [r3, #32]
 80023e6:	4618      	mov	r0, r3
 80023e8:	f000 fd52 	bl	8002e90 <RCC_SetFlashLatencyFromMSIRange>
 80023ec:	4603      	mov	r3, r0
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d001      	beq.n	80023f6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80023f2:	2301      	movs	r3, #1
 80023f4:	e380      	b.n	8002af8 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80023f6:	f000 fc87 	bl	8002d08 <HAL_RCC_GetSysClockFreq>
 80023fa:	4602      	mov	r2, r0
 80023fc:	4b51      	ldr	r3, [pc, #324]	@ (8002544 <HAL_RCC_OscConfig+0x270>)
 80023fe:	689b      	ldr	r3, [r3, #8]
 8002400:	091b      	lsrs	r3, r3, #4
 8002402:	f003 030f 	and.w	r3, r3, #15
 8002406:	4950      	ldr	r1, [pc, #320]	@ (8002548 <HAL_RCC_OscConfig+0x274>)
 8002408:	5ccb      	ldrb	r3, [r1, r3]
 800240a:	f003 031f 	and.w	r3, r3, #31
 800240e:	fa22 f303 	lsr.w	r3, r2, r3
 8002412:	4a4e      	ldr	r2, [pc, #312]	@ (800254c <HAL_RCC_OscConfig+0x278>)
 8002414:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002416:	4b4e      	ldr	r3, [pc, #312]	@ (8002550 <HAL_RCC_OscConfig+0x27c>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	4618      	mov	r0, r3
 800241c:	f7fe fec6 	bl	80011ac <HAL_InitTick>
 8002420:	4603      	mov	r3, r0
 8002422:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002424:	7bfb      	ldrb	r3, [r7, #15]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d052      	beq.n	80024d0 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800242a:	7bfb      	ldrb	r3, [r7, #15]
 800242c:	e364      	b.n	8002af8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	699b      	ldr	r3, [r3, #24]
 8002432:	2b00      	cmp	r3, #0
 8002434:	d032      	beq.n	800249c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002436:	4b43      	ldr	r3, [pc, #268]	@ (8002544 <HAL_RCC_OscConfig+0x270>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	4a42      	ldr	r2, [pc, #264]	@ (8002544 <HAL_RCC_OscConfig+0x270>)
 800243c:	f043 0301 	orr.w	r3, r3, #1
 8002440:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002442:	f7fe ff03 	bl	800124c <HAL_GetTick>
 8002446:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002448:	e008      	b.n	800245c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800244a:	f7fe feff 	bl	800124c <HAL_GetTick>
 800244e:	4602      	mov	r2, r0
 8002450:	693b      	ldr	r3, [r7, #16]
 8002452:	1ad3      	subs	r3, r2, r3
 8002454:	2b02      	cmp	r3, #2
 8002456:	d901      	bls.n	800245c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002458:	2303      	movs	r3, #3
 800245a:	e34d      	b.n	8002af8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800245c:	4b39      	ldr	r3, [pc, #228]	@ (8002544 <HAL_RCC_OscConfig+0x270>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f003 0302 	and.w	r3, r3, #2
 8002464:	2b00      	cmp	r3, #0
 8002466:	d0f0      	beq.n	800244a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002468:	4b36      	ldr	r3, [pc, #216]	@ (8002544 <HAL_RCC_OscConfig+0x270>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a35      	ldr	r2, [pc, #212]	@ (8002544 <HAL_RCC_OscConfig+0x270>)
 800246e:	f043 0308 	orr.w	r3, r3, #8
 8002472:	6013      	str	r3, [r2, #0]
 8002474:	4b33      	ldr	r3, [pc, #204]	@ (8002544 <HAL_RCC_OscConfig+0x270>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6a1b      	ldr	r3, [r3, #32]
 8002480:	4930      	ldr	r1, [pc, #192]	@ (8002544 <HAL_RCC_OscConfig+0x270>)
 8002482:	4313      	orrs	r3, r2
 8002484:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002486:	4b2f      	ldr	r3, [pc, #188]	@ (8002544 <HAL_RCC_OscConfig+0x270>)
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	69db      	ldr	r3, [r3, #28]
 8002492:	021b      	lsls	r3, r3, #8
 8002494:	492b      	ldr	r1, [pc, #172]	@ (8002544 <HAL_RCC_OscConfig+0x270>)
 8002496:	4313      	orrs	r3, r2
 8002498:	604b      	str	r3, [r1, #4]
 800249a:	e01a      	b.n	80024d2 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800249c:	4b29      	ldr	r3, [pc, #164]	@ (8002544 <HAL_RCC_OscConfig+0x270>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4a28      	ldr	r2, [pc, #160]	@ (8002544 <HAL_RCC_OscConfig+0x270>)
 80024a2:	f023 0301 	bic.w	r3, r3, #1
 80024a6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80024a8:	f7fe fed0 	bl	800124c <HAL_GetTick>
 80024ac:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80024ae:	e008      	b.n	80024c2 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80024b0:	f7fe fecc 	bl	800124c <HAL_GetTick>
 80024b4:	4602      	mov	r2, r0
 80024b6:	693b      	ldr	r3, [r7, #16]
 80024b8:	1ad3      	subs	r3, r2, r3
 80024ba:	2b02      	cmp	r3, #2
 80024bc:	d901      	bls.n	80024c2 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80024be:	2303      	movs	r3, #3
 80024c0:	e31a      	b.n	8002af8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80024c2:	4b20      	ldr	r3, [pc, #128]	@ (8002544 <HAL_RCC_OscConfig+0x270>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f003 0302 	and.w	r3, r3, #2
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d1f0      	bne.n	80024b0 <HAL_RCC_OscConfig+0x1dc>
 80024ce:	e000      	b.n	80024d2 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80024d0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f003 0301 	and.w	r3, r3, #1
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d073      	beq.n	80025c6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80024de:	69bb      	ldr	r3, [r7, #24]
 80024e0:	2b08      	cmp	r3, #8
 80024e2:	d005      	beq.n	80024f0 <HAL_RCC_OscConfig+0x21c>
 80024e4:	69bb      	ldr	r3, [r7, #24]
 80024e6:	2b0c      	cmp	r3, #12
 80024e8:	d10e      	bne.n	8002508 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80024ea:	697b      	ldr	r3, [r7, #20]
 80024ec:	2b03      	cmp	r3, #3
 80024ee:	d10b      	bne.n	8002508 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024f0:	4b14      	ldr	r3, [pc, #80]	@ (8002544 <HAL_RCC_OscConfig+0x270>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d063      	beq.n	80025c4 <HAL_RCC_OscConfig+0x2f0>
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	2b00      	cmp	r3, #0
 8002502:	d15f      	bne.n	80025c4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002504:	2301      	movs	r3, #1
 8002506:	e2f7      	b.n	8002af8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002510:	d106      	bne.n	8002520 <HAL_RCC_OscConfig+0x24c>
 8002512:	4b0c      	ldr	r3, [pc, #48]	@ (8002544 <HAL_RCC_OscConfig+0x270>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4a0b      	ldr	r2, [pc, #44]	@ (8002544 <HAL_RCC_OscConfig+0x270>)
 8002518:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800251c:	6013      	str	r3, [r2, #0]
 800251e:	e025      	b.n	800256c <HAL_RCC_OscConfig+0x298>
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002528:	d114      	bne.n	8002554 <HAL_RCC_OscConfig+0x280>
 800252a:	4b06      	ldr	r3, [pc, #24]	@ (8002544 <HAL_RCC_OscConfig+0x270>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4a05      	ldr	r2, [pc, #20]	@ (8002544 <HAL_RCC_OscConfig+0x270>)
 8002530:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002534:	6013      	str	r3, [r2, #0]
 8002536:	4b03      	ldr	r3, [pc, #12]	@ (8002544 <HAL_RCC_OscConfig+0x270>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4a02      	ldr	r2, [pc, #8]	@ (8002544 <HAL_RCC_OscConfig+0x270>)
 800253c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002540:	6013      	str	r3, [r2, #0]
 8002542:	e013      	b.n	800256c <HAL_RCC_OscConfig+0x298>
 8002544:	40021000 	.word	0x40021000
 8002548:	080060c8 	.word	0x080060c8
 800254c:	20000000 	.word	0x20000000
 8002550:	20000004 	.word	0x20000004
 8002554:	4ba0      	ldr	r3, [pc, #640]	@ (80027d8 <HAL_RCC_OscConfig+0x504>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4a9f      	ldr	r2, [pc, #636]	@ (80027d8 <HAL_RCC_OscConfig+0x504>)
 800255a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800255e:	6013      	str	r3, [r2, #0]
 8002560:	4b9d      	ldr	r3, [pc, #628]	@ (80027d8 <HAL_RCC_OscConfig+0x504>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a9c      	ldr	r2, [pc, #624]	@ (80027d8 <HAL_RCC_OscConfig+0x504>)
 8002566:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800256a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d013      	beq.n	800259c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002574:	f7fe fe6a 	bl	800124c <HAL_GetTick>
 8002578:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800257a:	e008      	b.n	800258e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800257c:	f7fe fe66 	bl	800124c <HAL_GetTick>
 8002580:	4602      	mov	r2, r0
 8002582:	693b      	ldr	r3, [r7, #16]
 8002584:	1ad3      	subs	r3, r2, r3
 8002586:	2b64      	cmp	r3, #100	@ 0x64
 8002588:	d901      	bls.n	800258e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800258a:	2303      	movs	r3, #3
 800258c:	e2b4      	b.n	8002af8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800258e:	4b92      	ldr	r3, [pc, #584]	@ (80027d8 <HAL_RCC_OscConfig+0x504>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002596:	2b00      	cmp	r3, #0
 8002598:	d0f0      	beq.n	800257c <HAL_RCC_OscConfig+0x2a8>
 800259a:	e014      	b.n	80025c6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800259c:	f7fe fe56 	bl	800124c <HAL_GetTick>
 80025a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80025a2:	e008      	b.n	80025b6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025a4:	f7fe fe52 	bl	800124c <HAL_GetTick>
 80025a8:	4602      	mov	r2, r0
 80025aa:	693b      	ldr	r3, [r7, #16]
 80025ac:	1ad3      	subs	r3, r2, r3
 80025ae:	2b64      	cmp	r3, #100	@ 0x64
 80025b0:	d901      	bls.n	80025b6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80025b2:	2303      	movs	r3, #3
 80025b4:	e2a0      	b.n	8002af8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80025b6:	4b88      	ldr	r3, [pc, #544]	@ (80027d8 <HAL_RCC_OscConfig+0x504>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d1f0      	bne.n	80025a4 <HAL_RCC_OscConfig+0x2d0>
 80025c2:	e000      	b.n	80025c6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f003 0302 	and.w	r3, r3, #2
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d060      	beq.n	8002694 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80025d2:	69bb      	ldr	r3, [r7, #24]
 80025d4:	2b04      	cmp	r3, #4
 80025d6:	d005      	beq.n	80025e4 <HAL_RCC_OscConfig+0x310>
 80025d8:	69bb      	ldr	r3, [r7, #24]
 80025da:	2b0c      	cmp	r3, #12
 80025dc:	d119      	bne.n	8002612 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80025de:	697b      	ldr	r3, [r7, #20]
 80025e0:	2b02      	cmp	r3, #2
 80025e2:	d116      	bne.n	8002612 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80025e4:	4b7c      	ldr	r3, [pc, #496]	@ (80027d8 <HAL_RCC_OscConfig+0x504>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d005      	beq.n	80025fc <HAL_RCC_OscConfig+0x328>
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	68db      	ldr	r3, [r3, #12]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d101      	bne.n	80025fc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80025f8:	2301      	movs	r3, #1
 80025fa:	e27d      	b.n	8002af8 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025fc:	4b76      	ldr	r3, [pc, #472]	@ (80027d8 <HAL_RCC_OscConfig+0x504>)
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	691b      	ldr	r3, [r3, #16]
 8002608:	061b      	lsls	r3, r3, #24
 800260a:	4973      	ldr	r1, [pc, #460]	@ (80027d8 <HAL_RCC_OscConfig+0x504>)
 800260c:	4313      	orrs	r3, r2
 800260e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002610:	e040      	b.n	8002694 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	68db      	ldr	r3, [r3, #12]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d023      	beq.n	8002662 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800261a:	4b6f      	ldr	r3, [pc, #444]	@ (80027d8 <HAL_RCC_OscConfig+0x504>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4a6e      	ldr	r2, [pc, #440]	@ (80027d8 <HAL_RCC_OscConfig+0x504>)
 8002620:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002624:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002626:	f7fe fe11 	bl	800124c <HAL_GetTick>
 800262a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800262c:	e008      	b.n	8002640 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800262e:	f7fe fe0d 	bl	800124c <HAL_GetTick>
 8002632:	4602      	mov	r2, r0
 8002634:	693b      	ldr	r3, [r7, #16]
 8002636:	1ad3      	subs	r3, r2, r3
 8002638:	2b02      	cmp	r3, #2
 800263a:	d901      	bls.n	8002640 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800263c:	2303      	movs	r3, #3
 800263e:	e25b      	b.n	8002af8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002640:	4b65      	ldr	r3, [pc, #404]	@ (80027d8 <HAL_RCC_OscConfig+0x504>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002648:	2b00      	cmp	r3, #0
 800264a:	d0f0      	beq.n	800262e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800264c:	4b62      	ldr	r3, [pc, #392]	@ (80027d8 <HAL_RCC_OscConfig+0x504>)
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	691b      	ldr	r3, [r3, #16]
 8002658:	061b      	lsls	r3, r3, #24
 800265a:	495f      	ldr	r1, [pc, #380]	@ (80027d8 <HAL_RCC_OscConfig+0x504>)
 800265c:	4313      	orrs	r3, r2
 800265e:	604b      	str	r3, [r1, #4]
 8002660:	e018      	b.n	8002694 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002662:	4b5d      	ldr	r3, [pc, #372]	@ (80027d8 <HAL_RCC_OscConfig+0x504>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a5c      	ldr	r2, [pc, #368]	@ (80027d8 <HAL_RCC_OscConfig+0x504>)
 8002668:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800266c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800266e:	f7fe fded 	bl	800124c <HAL_GetTick>
 8002672:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002674:	e008      	b.n	8002688 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002676:	f7fe fde9 	bl	800124c <HAL_GetTick>
 800267a:	4602      	mov	r2, r0
 800267c:	693b      	ldr	r3, [r7, #16]
 800267e:	1ad3      	subs	r3, r2, r3
 8002680:	2b02      	cmp	r3, #2
 8002682:	d901      	bls.n	8002688 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002684:	2303      	movs	r3, #3
 8002686:	e237      	b.n	8002af8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002688:	4b53      	ldr	r3, [pc, #332]	@ (80027d8 <HAL_RCC_OscConfig+0x504>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002690:	2b00      	cmp	r3, #0
 8002692:	d1f0      	bne.n	8002676 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f003 0308 	and.w	r3, r3, #8
 800269c:	2b00      	cmp	r3, #0
 800269e:	d03c      	beq.n	800271a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	695b      	ldr	r3, [r3, #20]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d01c      	beq.n	80026e2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026a8:	4b4b      	ldr	r3, [pc, #300]	@ (80027d8 <HAL_RCC_OscConfig+0x504>)
 80026aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80026ae:	4a4a      	ldr	r2, [pc, #296]	@ (80027d8 <HAL_RCC_OscConfig+0x504>)
 80026b0:	f043 0301 	orr.w	r3, r3, #1
 80026b4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026b8:	f7fe fdc8 	bl	800124c <HAL_GetTick>
 80026bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80026be:	e008      	b.n	80026d2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026c0:	f7fe fdc4 	bl	800124c <HAL_GetTick>
 80026c4:	4602      	mov	r2, r0
 80026c6:	693b      	ldr	r3, [r7, #16]
 80026c8:	1ad3      	subs	r3, r2, r3
 80026ca:	2b02      	cmp	r3, #2
 80026cc:	d901      	bls.n	80026d2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80026ce:	2303      	movs	r3, #3
 80026d0:	e212      	b.n	8002af8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80026d2:	4b41      	ldr	r3, [pc, #260]	@ (80027d8 <HAL_RCC_OscConfig+0x504>)
 80026d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80026d8:	f003 0302 	and.w	r3, r3, #2
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d0ef      	beq.n	80026c0 <HAL_RCC_OscConfig+0x3ec>
 80026e0:	e01b      	b.n	800271a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026e2:	4b3d      	ldr	r3, [pc, #244]	@ (80027d8 <HAL_RCC_OscConfig+0x504>)
 80026e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80026e8:	4a3b      	ldr	r2, [pc, #236]	@ (80027d8 <HAL_RCC_OscConfig+0x504>)
 80026ea:	f023 0301 	bic.w	r3, r3, #1
 80026ee:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026f2:	f7fe fdab 	bl	800124c <HAL_GetTick>
 80026f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80026f8:	e008      	b.n	800270c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026fa:	f7fe fda7 	bl	800124c <HAL_GetTick>
 80026fe:	4602      	mov	r2, r0
 8002700:	693b      	ldr	r3, [r7, #16]
 8002702:	1ad3      	subs	r3, r2, r3
 8002704:	2b02      	cmp	r3, #2
 8002706:	d901      	bls.n	800270c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002708:	2303      	movs	r3, #3
 800270a:	e1f5      	b.n	8002af8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800270c:	4b32      	ldr	r3, [pc, #200]	@ (80027d8 <HAL_RCC_OscConfig+0x504>)
 800270e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002712:	f003 0302 	and.w	r3, r3, #2
 8002716:	2b00      	cmp	r3, #0
 8002718:	d1ef      	bne.n	80026fa <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f003 0304 	and.w	r3, r3, #4
 8002722:	2b00      	cmp	r3, #0
 8002724:	f000 80a6 	beq.w	8002874 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002728:	2300      	movs	r3, #0
 800272a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800272c:	4b2a      	ldr	r3, [pc, #168]	@ (80027d8 <HAL_RCC_OscConfig+0x504>)
 800272e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002730:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002734:	2b00      	cmp	r3, #0
 8002736:	d10d      	bne.n	8002754 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002738:	4b27      	ldr	r3, [pc, #156]	@ (80027d8 <HAL_RCC_OscConfig+0x504>)
 800273a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800273c:	4a26      	ldr	r2, [pc, #152]	@ (80027d8 <HAL_RCC_OscConfig+0x504>)
 800273e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002742:	6593      	str	r3, [r2, #88]	@ 0x58
 8002744:	4b24      	ldr	r3, [pc, #144]	@ (80027d8 <HAL_RCC_OscConfig+0x504>)
 8002746:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002748:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800274c:	60bb      	str	r3, [r7, #8]
 800274e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002750:	2301      	movs	r3, #1
 8002752:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002754:	4b21      	ldr	r3, [pc, #132]	@ (80027dc <HAL_RCC_OscConfig+0x508>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800275c:	2b00      	cmp	r3, #0
 800275e:	d118      	bne.n	8002792 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002760:	4b1e      	ldr	r3, [pc, #120]	@ (80027dc <HAL_RCC_OscConfig+0x508>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4a1d      	ldr	r2, [pc, #116]	@ (80027dc <HAL_RCC_OscConfig+0x508>)
 8002766:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800276a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800276c:	f7fe fd6e 	bl	800124c <HAL_GetTick>
 8002770:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002772:	e008      	b.n	8002786 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002774:	f7fe fd6a 	bl	800124c <HAL_GetTick>
 8002778:	4602      	mov	r2, r0
 800277a:	693b      	ldr	r3, [r7, #16]
 800277c:	1ad3      	subs	r3, r2, r3
 800277e:	2b02      	cmp	r3, #2
 8002780:	d901      	bls.n	8002786 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002782:	2303      	movs	r3, #3
 8002784:	e1b8      	b.n	8002af8 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002786:	4b15      	ldr	r3, [pc, #84]	@ (80027dc <HAL_RCC_OscConfig+0x508>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800278e:	2b00      	cmp	r3, #0
 8002790:	d0f0      	beq.n	8002774 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	689b      	ldr	r3, [r3, #8]
 8002796:	2b01      	cmp	r3, #1
 8002798:	d108      	bne.n	80027ac <HAL_RCC_OscConfig+0x4d8>
 800279a:	4b0f      	ldr	r3, [pc, #60]	@ (80027d8 <HAL_RCC_OscConfig+0x504>)
 800279c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027a0:	4a0d      	ldr	r2, [pc, #52]	@ (80027d8 <HAL_RCC_OscConfig+0x504>)
 80027a2:	f043 0301 	orr.w	r3, r3, #1
 80027a6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80027aa:	e029      	b.n	8002800 <HAL_RCC_OscConfig+0x52c>
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	689b      	ldr	r3, [r3, #8]
 80027b0:	2b05      	cmp	r3, #5
 80027b2:	d115      	bne.n	80027e0 <HAL_RCC_OscConfig+0x50c>
 80027b4:	4b08      	ldr	r3, [pc, #32]	@ (80027d8 <HAL_RCC_OscConfig+0x504>)
 80027b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027ba:	4a07      	ldr	r2, [pc, #28]	@ (80027d8 <HAL_RCC_OscConfig+0x504>)
 80027bc:	f043 0304 	orr.w	r3, r3, #4
 80027c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80027c4:	4b04      	ldr	r3, [pc, #16]	@ (80027d8 <HAL_RCC_OscConfig+0x504>)
 80027c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027ca:	4a03      	ldr	r2, [pc, #12]	@ (80027d8 <HAL_RCC_OscConfig+0x504>)
 80027cc:	f043 0301 	orr.w	r3, r3, #1
 80027d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80027d4:	e014      	b.n	8002800 <HAL_RCC_OscConfig+0x52c>
 80027d6:	bf00      	nop
 80027d8:	40021000 	.word	0x40021000
 80027dc:	40007000 	.word	0x40007000
 80027e0:	4b9d      	ldr	r3, [pc, #628]	@ (8002a58 <HAL_RCC_OscConfig+0x784>)
 80027e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027e6:	4a9c      	ldr	r2, [pc, #624]	@ (8002a58 <HAL_RCC_OscConfig+0x784>)
 80027e8:	f023 0301 	bic.w	r3, r3, #1
 80027ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80027f0:	4b99      	ldr	r3, [pc, #612]	@ (8002a58 <HAL_RCC_OscConfig+0x784>)
 80027f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027f6:	4a98      	ldr	r2, [pc, #608]	@ (8002a58 <HAL_RCC_OscConfig+0x784>)
 80027f8:	f023 0304 	bic.w	r3, r3, #4
 80027fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	689b      	ldr	r3, [r3, #8]
 8002804:	2b00      	cmp	r3, #0
 8002806:	d016      	beq.n	8002836 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002808:	f7fe fd20 	bl	800124c <HAL_GetTick>
 800280c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800280e:	e00a      	b.n	8002826 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002810:	f7fe fd1c 	bl	800124c <HAL_GetTick>
 8002814:	4602      	mov	r2, r0
 8002816:	693b      	ldr	r3, [r7, #16]
 8002818:	1ad3      	subs	r3, r2, r3
 800281a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800281e:	4293      	cmp	r3, r2
 8002820:	d901      	bls.n	8002826 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002822:	2303      	movs	r3, #3
 8002824:	e168      	b.n	8002af8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002826:	4b8c      	ldr	r3, [pc, #560]	@ (8002a58 <HAL_RCC_OscConfig+0x784>)
 8002828:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800282c:	f003 0302 	and.w	r3, r3, #2
 8002830:	2b00      	cmp	r3, #0
 8002832:	d0ed      	beq.n	8002810 <HAL_RCC_OscConfig+0x53c>
 8002834:	e015      	b.n	8002862 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002836:	f7fe fd09 	bl	800124c <HAL_GetTick>
 800283a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800283c:	e00a      	b.n	8002854 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800283e:	f7fe fd05 	bl	800124c <HAL_GetTick>
 8002842:	4602      	mov	r2, r0
 8002844:	693b      	ldr	r3, [r7, #16]
 8002846:	1ad3      	subs	r3, r2, r3
 8002848:	f241 3288 	movw	r2, #5000	@ 0x1388
 800284c:	4293      	cmp	r3, r2
 800284e:	d901      	bls.n	8002854 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002850:	2303      	movs	r3, #3
 8002852:	e151      	b.n	8002af8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002854:	4b80      	ldr	r3, [pc, #512]	@ (8002a58 <HAL_RCC_OscConfig+0x784>)
 8002856:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800285a:	f003 0302 	and.w	r3, r3, #2
 800285e:	2b00      	cmp	r3, #0
 8002860:	d1ed      	bne.n	800283e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002862:	7ffb      	ldrb	r3, [r7, #31]
 8002864:	2b01      	cmp	r3, #1
 8002866:	d105      	bne.n	8002874 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002868:	4b7b      	ldr	r3, [pc, #492]	@ (8002a58 <HAL_RCC_OscConfig+0x784>)
 800286a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800286c:	4a7a      	ldr	r2, [pc, #488]	@ (8002a58 <HAL_RCC_OscConfig+0x784>)
 800286e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002872:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f003 0320 	and.w	r3, r3, #32
 800287c:	2b00      	cmp	r3, #0
 800287e:	d03c      	beq.n	80028fa <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002884:	2b00      	cmp	r3, #0
 8002886:	d01c      	beq.n	80028c2 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002888:	4b73      	ldr	r3, [pc, #460]	@ (8002a58 <HAL_RCC_OscConfig+0x784>)
 800288a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800288e:	4a72      	ldr	r2, [pc, #456]	@ (8002a58 <HAL_RCC_OscConfig+0x784>)
 8002890:	f043 0301 	orr.w	r3, r3, #1
 8002894:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002898:	f7fe fcd8 	bl	800124c <HAL_GetTick>
 800289c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800289e:	e008      	b.n	80028b2 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80028a0:	f7fe fcd4 	bl	800124c <HAL_GetTick>
 80028a4:	4602      	mov	r2, r0
 80028a6:	693b      	ldr	r3, [r7, #16]
 80028a8:	1ad3      	subs	r3, r2, r3
 80028aa:	2b02      	cmp	r3, #2
 80028ac:	d901      	bls.n	80028b2 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80028ae:	2303      	movs	r3, #3
 80028b0:	e122      	b.n	8002af8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80028b2:	4b69      	ldr	r3, [pc, #420]	@ (8002a58 <HAL_RCC_OscConfig+0x784>)
 80028b4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80028b8:	f003 0302 	and.w	r3, r3, #2
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d0ef      	beq.n	80028a0 <HAL_RCC_OscConfig+0x5cc>
 80028c0:	e01b      	b.n	80028fa <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80028c2:	4b65      	ldr	r3, [pc, #404]	@ (8002a58 <HAL_RCC_OscConfig+0x784>)
 80028c4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80028c8:	4a63      	ldr	r2, [pc, #396]	@ (8002a58 <HAL_RCC_OscConfig+0x784>)
 80028ca:	f023 0301 	bic.w	r3, r3, #1
 80028ce:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028d2:	f7fe fcbb 	bl	800124c <HAL_GetTick>
 80028d6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80028d8:	e008      	b.n	80028ec <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80028da:	f7fe fcb7 	bl	800124c <HAL_GetTick>
 80028de:	4602      	mov	r2, r0
 80028e0:	693b      	ldr	r3, [r7, #16]
 80028e2:	1ad3      	subs	r3, r2, r3
 80028e4:	2b02      	cmp	r3, #2
 80028e6:	d901      	bls.n	80028ec <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80028e8:	2303      	movs	r3, #3
 80028ea:	e105      	b.n	8002af8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80028ec:	4b5a      	ldr	r3, [pc, #360]	@ (8002a58 <HAL_RCC_OscConfig+0x784>)
 80028ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80028f2:	f003 0302 	and.w	r3, r3, #2
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d1ef      	bne.n	80028da <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028fe:	2b00      	cmp	r3, #0
 8002900:	f000 80f9 	beq.w	8002af6 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002908:	2b02      	cmp	r3, #2
 800290a:	f040 80cf 	bne.w	8002aac <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800290e:	4b52      	ldr	r3, [pc, #328]	@ (8002a58 <HAL_RCC_OscConfig+0x784>)
 8002910:	68db      	ldr	r3, [r3, #12]
 8002912:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002914:	697b      	ldr	r3, [r7, #20]
 8002916:	f003 0203 	and.w	r2, r3, #3
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800291e:	429a      	cmp	r2, r3
 8002920:	d12c      	bne.n	800297c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002922:	697b      	ldr	r3, [r7, #20]
 8002924:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800292c:	3b01      	subs	r3, #1
 800292e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002930:	429a      	cmp	r2, r3
 8002932:	d123      	bne.n	800297c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002934:	697b      	ldr	r3, [r7, #20]
 8002936:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800293e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002940:	429a      	cmp	r2, r3
 8002942:	d11b      	bne.n	800297c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002944:	697b      	ldr	r3, [r7, #20]
 8002946:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800294e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002950:	429a      	cmp	r2, r3
 8002952:	d113      	bne.n	800297c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002954:	697b      	ldr	r3, [r7, #20]
 8002956:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800295e:	085b      	lsrs	r3, r3, #1
 8002960:	3b01      	subs	r3, #1
 8002962:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002964:	429a      	cmp	r2, r3
 8002966:	d109      	bne.n	800297c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002972:	085b      	lsrs	r3, r3, #1
 8002974:	3b01      	subs	r3, #1
 8002976:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002978:	429a      	cmp	r2, r3
 800297a:	d071      	beq.n	8002a60 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800297c:	69bb      	ldr	r3, [r7, #24]
 800297e:	2b0c      	cmp	r3, #12
 8002980:	d068      	beq.n	8002a54 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002982:	4b35      	ldr	r3, [pc, #212]	@ (8002a58 <HAL_RCC_OscConfig+0x784>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800298a:	2b00      	cmp	r3, #0
 800298c:	d105      	bne.n	800299a <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800298e:	4b32      	ldr	r3, [pc, #200]	@ (8002a58 <HAL_RCC_OscConfig+0x784>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002996:	2b00      	cmp	r3, #0
 8002998:	d001      	beq.n	800299e <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800299a:	2301      	movs	r3, #1
 800299c:	e0ac      	b.n	8002af8 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800299e:	4b2e      	ldr	r3, [pc, #184]	@ (8002a58 <HAL_RCC_OscConfig+0x784>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	4a2d      	ldr	r2, [pc, #180]	@ (8002a58 <HAL_RCC_OscConfig+0x784>)
 80029a4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80029a8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80029aa:	f7fe fc4f 	bl	800124c <HAL_GetTick>
 80029ae:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029b0:	e008      	b.n	80029c4 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029b2:	f7fe fc4b 	bl	800124c <HAL_GetTick>
 80029b6:	4602      	mov	r2, r0
 80029b8:	693b      	ldr	r3, [r7, #16]
 80029ba:	1ad3      	subs	r3, r2, r3
 80029bc:	2b02      	cmp	r3, #2
 80029be:	d901      	bls.n	80029c4 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80029c0:	2303      	movs	r3, #3
 80029c2:	e099      	b.n	8002af8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029c4:	4b24      	ldr	r3, [pc, #144]	@ (8002a58 <HAL_RCC_OscConfig+0x784>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d1f0      	bne.n	80029b2 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80029d0:	4b21      	ldr	r3, [pc, #132]	@ (8002a58 <HAL_RCC_OscConfig+0x784>)
 80029d2:	68da      	ldr	r2, [r3, #12]
 80029d4:	4b21      	ldr	r3, [pc, #132]	@ (8002a5c <HAL_RCC_OscConfig+0x788>)
 80029d6:	4013      	ands	r3, r2
 80029d8:	687a      	ldr	r2, [r7, #4]
 80029da:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80029dc:	687a      	ldr	r2, [r7, #4]
 80029de:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80029e0:	3a01      	subs	r2, #1
 80029e2:	0112      	lsls	r2, r2, #4
 80029e4:	4311      	orrs	r1, r2
 80029e6:	687a      	ldr	r2, [r7, #4]
 80029e8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80029ea:	0212      	lsls	r2, r2, #8
 80029ec:	4311      	orrs	r1, r2
 80029ee:	687a      	ldr	r2, [r7, #4]
 80029f0:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80029f2:	0852      	lsrs	r2, r2, #1
 80029f4:	3a01      	subs	r2, #1
 80029f6:	0552      	lsls	r2, r2, #21
 80029f8:	4311      	orrs	r1, r2
 80029fa:	687a      	ldr	r2, [r7, #4]
 80029fc:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80029fe:	0852      	lsrs	r2, r2, #1
 8002a00:	3a01      	subs	r2, #1
 8002a02:	0652      	lsls	r2, r2, #25
 8002a04:	4311      	orrs	r1, r2
 8002a06:	687a      	ldr	r2, [r7, #4]
 8002a08:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002a0a:	06d2      	lsls	r2, r2, #27
 8002a0c:	430a      	orrs	r2, r1
 8002a0e:	4912      	ldr	r1, [pc, #72]	@ (8002a58 <HAL_RCC_OscConfig+0x784>)
 8002a10:	4313      	orrs	r3, r2
 8002a12:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002a14:	4b10      	ldr	r3, [pc, #64]	@ (8002a58 <HAL_RCC_OscConfig+0x784>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4a0f      	ldr	r2, [pc, #60]	@ (8002a58 <HAL_RCC_OscConfig+0x784>)
 8002a1a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a1e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002a20:	4b0d      	ldr	r3, [pc, #52]	@ (8002a58 <HAL_RCC_OscConfig+0x784>)
 8002a22:	68db      	ldr	r3, [r3, #12]
 8002a24:	4a0c      	ldr	r2, [pc, #48]	@ (8002a58 <HAL_RCC_OscConfig+0x784>)
 8002a26:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a2a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002a2c:	f7fe fc0e 	bl	800124c <HAL_GetTick>
 8002a30:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a32:	e008      	b.n	8002a46 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a34:	f7fe fc0a 	bl	800124c <HAL_GetTick>
 8002a38:	4602      	mov	r2, r0
 8002a3a:	693b      	ldr	r3, [r7, #16]
 8002a3c:	1ad3      	subs	r3, r2, r3
 8002a3e:	2b02      	cmp	r3, #2
 8002a40:	d901      	bls.n	8002a46 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8002a42:	2303      	movs	r3, #3
 8002a44:	e058      	b.n	8002af8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a46:	4b04      	ldr	r3, [pc, #16]	@ (8002a58 <HAL_RCC_OscConfig+0x784>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d0f0      	beq.n	8002a34 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002a52:	e050      	b.n	8002af6 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002a54:	2301      	movs	r3, #1
 8002a56:	e04f      	b.n	8002af8 <HAL_RCC_OscConfig+0x824>
 8002a58:	40021000 	.word	0x40021000
 8002a5c:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a60:	4b27      	ldr	r3, [pc, #156]	@ (8002b00 <HAL_RCC_OscConfig+0x82c>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d144      	bne.n	8002af6 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002a6c:	4b24      	ldr	r3, [pc, #144]	@ (8002b00 <HAL_RCC_OscConfig+0x82c>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4a23      	ldr	r2, [pc, #140]	@ (8002b00 <HAL_RCC_OscConfig+0x82c>)
 8002a72:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a76:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002a78:	4b21      	ldr	r3, [pc, #132]	@ (8002b00 <HAL_RCC_OscConfig+0x82c>)
 8002a7a:	68db      	ldr	r3, [r3, #12]
 8002a7c:	4a20      	ldr	r2, [pc, #128]	@ (8002b00 <HAL_RCC_OscConfig+0x82c>)
 8002a7e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a82:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002a84:	f7fe fbe2 	bl	800124c <HAL_GetTick>
 8002a88:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a8a:	e008      	b.n	8002a9e <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a8c:	f7fe fbde 	bl	800124c <HAL_GetTick>
 8002a90:	4602      	mov	r2, r0
 8002a92:	693b      	ldr	r3, [r7, #16]
 8002a94:	1ad3      	subs	r3, r2, r3
 8002a96:	2b02      	cmp	r3, #2
 8002a98:	d901      	bls.n	8002a9e <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8002a9a:	2303      	movs	r3, #3
 8002a9c:	e02c      	b.n	8002af8 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a9e:	4b18      	ldr	r3, [pc, #96]	@ (8002b00 <HAL_RCC_OscConfig+0x82c>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d0f0      	beq.n	8002a8c <HAL_RCC_OscConfig+0x7b8>
 8002aaa:	e024      	b.n	8002af6 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002aac:	69bb      	ldr	r3, [r7, #24]
 8002aae:	2b0c      	cmp	r3, #12
 8002ab0:	d01f      	beq.n	8002af2 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ab2:	4b13      	ldr	r3, [pc, #76]	@ (8002b00 <HAL_RCC_OscConfig+0x82c>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	4a12      	ldr	r2, [pc, #72]	@ (8002b00 <HAL_RCC_OscConfig+0x82c>)
 8002ab8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002abc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002abe:	f7fe fbc5 	bl	800124c <HAL_GetTick>
 8002ac2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ac4:	e008      	b.n	8002ad8 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ac6:	f7fe fbc1 	bl	800124c <HAL_GetTick>
 8002aca:	4602      	mov	r2, r0
 8002acc:	693b      	ldr	r3, [r7, #16]
 8002ace:	1ad3      	subs	r3, r2, r3
 8002ad0:	2b02      	cmp	r3, #2
 8002ad2:	d901      	bls.n	8002ad8 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8002ad4:	2303      	movs	r3, #3
 8002ad6:	e00f      	b.n	8002af8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ad8:	4b09      	ldr	r3, [pc, #36]	@ (8002b00 <HAL_RCC_OscConfig+0x82c>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d1f0      	bne.n	8002ac6 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002ae4:	4b06      	ldr	r3, [pc, #24]	@ (8002b00 <HAL_RCC_OscConfig+0x82c>)
 8002ae6:	68da      	ldr	r2, [r3, #12]
 8002ae8:	4905      	ldr	r1, [pc, #20]	@ (8002b00 <HAL_RCC_OscConfig+0x82c>)
 8002aea:	4b06      	ldr	r3, [pc, #24]	@ (8002b04 <HAL_RCC_OscConfig+0x830>)
 8002aec:	4013      	ands	r3, r2
 8002aee:	60cb      	str	r3, [r1, #12]
 8002af0:	e001      	b.n	8002af6 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002af2:	2301      	movs	r3, #1
 8002af4:	e000      	b.n	8002af8 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8002af6:	2300      	movs	r3, #0
}
 8002af8:	4618      	mov	r0, r3
 8002afa:	3720      	adds	r7, #32
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd80      	pop	{r7, pc}
 8002b00:	40021000 	.word	0x40021000
 8002b04:	feeefffc 	.word	0xfeeefffc

08002b08 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b084      	sub	sp, #16
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
 8002b10:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d101      	bne.n	8002b1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b18:	2301      	movs	r3, #1
 8002b1a:	e0e7      	b.n	8002cec <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002b1c:	4b75      	ldr	r3, [pc, #468]	@ (8002cf4 <HAL_RCC_ClockConfig+0x1ec>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f003 0307 	and.w	r3, r3, #7
 8002b24:	683a      	ldr	r2, [r7, #0]
 8002b26:	429a      	cmp	r2, r3
 8002b28:	d910      	bls.n	8002b4c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b2a:	4b72      	ldr	r3, [pc, #456]	@ (8002cf4 <HAL_RCC_ClockConfig+0x1ec>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f023 0207 	bic.w	r2, r3, #7
 8002b32:	4970      	ldr	r1, [pc, #448]	@ (8002cf4 <HAL_RCC_ClockConfig+0x1ec>)
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	4313      	orrs	r3, r2
 8002b38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b3a:	4b6e      	ldr	r3, [pc, #440]	@ (8002cf4 <HAL_RCC_ClockConfig+0x1ec>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f003 0307 	and.w	r3, r3, #7
 8002b42:	683a      	ldr	r2, [r7, #0]
 8002b44:	429a      	cmp	r2, r3
 8002b46:	d001      	beq.n	8002b4c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002b48:	2301      	movs	r3, #1
 8002b4a:	e0cf      	b.n	8002cec <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f003 0302 	and.w	r3, r3, #2
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d010      	beq.n	8002b7a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	689a      	ldr	r2, [r3, #8]
 8002b5c:	4b66      	ldr	r3, [pc, #408]	@ (8002cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8002b5e:	689b      	ldr	r3, [r3, #8]
 8002b60:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002b64:	429a      	cmp	r2, r3
 8002b66:	d908      	bls.n	8002b7a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b68:	4b63      	ldr	r3, [pc, #396]	@ (8002cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	689b      	ldr	r3, [r3, #8]
 8002b74:	4960      	ldr	r1, [pc, #384]	@ (8002cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8002b76:	4313      	orrs	r3, r2
 8002b78:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f003 0301 	and.w	r3, r3, #1
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d04c      	beq.n	8002c20 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	2b03      	cmp	r3, #3
 8002b8c:	d107      	bne.n	8002b9e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b8e:	4b5a      	ldr	r3, [pc, #360]	@ (8002cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d121      	bne.n	8002bde <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	e0a6      	b.n	8002cec <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	2b02      	cmp	r3, #2
 8002ba4:	d107      	bne.n	8002bb6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ba6:	4b54      	ldr	r3, [pc, #336]	@ (8002cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d115      	bne.n	8002bde <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	e09a      	b.n	8002cec <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	685b      	ldr	r3, [r3, #4]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d107      	bne.n	8002bce <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002bbe:	4b4e      	ldr	r3, [pc, #312]	@ (8002cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f003 0302 	and.w	r3, r3, #2
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d109      	bne.n	8002bde <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002bca:	2301      	movs	r3, #1
 8002bcc:	e08e      	b.n	8002cec <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002bce:	4b4a      	ldr	r3, [pc, #296]	@ (8002cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d101      	bne.n	8002bde <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	e086      	b.n	8002cec <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002bde:	4b46      	ldr	r3, [pc, #280]	@ (8002cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8002be0:	689b      	ldr	r3, [r3, #8]
 8002be2:	f023 0203 	bic.w	r2, r3, #3
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	685b      	ldr	r3, [r3, #4]
 8002bea:	4943      	ldr	r1, [pc, #268]	@ (8002cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8002bec:	4313      	orrs	r3, r2
 8002bee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002bf0:	f7fe fb2c 	bl	800124c <HAL_GetTick>
 8002bf4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bf6:	e00a      	b.n	8002c0e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bf8:	f7fe fb28 	bl	800124c <HAL_GetTick>
 8002bfc:	4602      	mov	r2, r0
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	1ad3      	subs	r3, r2, r3
 8002c02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d901      	bls.n	8002c0e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002c0a:	2303      	movs	r3, #3
 8002c0c:	e06e      	b.n	8002cec <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c0e:	4b3a      	ldr	r3, [pc, #232]	@ (8002cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8002c10:	689b      	ldr	r3, [r3, #8]
 8002c12:	f003 020c 	and.w	r2, r3, #12
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	009b      	lsls	r3, r3, #2
 8002c1c:	429a      	cmp	r2, r3
 8002c1e:	d1eb      	bne.n	8002bf8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f003 0302 	and.w	r3, r3, #2
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d010      	beq.n	8002c4e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	689a      	ldr	r2, [r3, #8]
 8002c30:	4b31      	ldr	r3, [pc, #196]	@ (8002cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8002c32:	689b      	ldr	r3, [r3, #8]
 8002c34:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002c38:	429a      	cmp	r2, r3
 8002c3a:	d208      	bcs.n	8002c4e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c3c:	4b2e      	ldr	r3, [pc, #184]	@ (8002cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8002c3e:	689b      	ldr	r3, [r3, #8]
 8002c40:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	689b      	ldr	r3, [r3, #8]
 8002c48:	492b      	ldr	r1, [pc, #172]	@ (8002cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002c4e:	4b29      	ldr	r3, [pc, #164]	@ (8002cf4 <HAL_RCC_ClockConfig+0x1ec>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f003 0307 	and.w	r3, r3, #7
 8002c56:	683a      	ldr	r2, [r7, #0]
 8002c58:	429a      	cmp	r2, r3
 8002c5a:	d210      	bcs.n	8002c7e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c5c:	4b25      	ldr	r3, [pc, #148]	@ (8002cf4 <HAL_RCC_ClockConfig+0x1ec>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f023 0207 	bic.w	r2, r3, #7
 8002c64:	4923      	ldr	r1, [pc, #140]	@ (8002cf4 <HAL_RCC_ClockConfig+0x1ec>)
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	4313      	orrs	r3, r2
 8002c6a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c6c:	4b21      	ldr	r3, [pc, #132]	@ (8002cf4 <HAL_RCC_ClockConfig+0x1ec>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f003 0307 	and.w	r3, r3, #7
 8002c74:	683a      	ldr	r2, [r7, #0]
 8002c76:	429a      	cmp	r2, r3
 8002c78:	d001      	beq.n	8002c7e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	e036      	b.n	8002cec <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f003 0304 	and.w	r3, r3, #4
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d008      	beq.n	8002c9c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c8a:	4b1b      	ldr	r3, [pc, #108]	@ (8002cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8002c8c:	689b      	ldr	r3, [r3, #8]
 8002c8e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	68db      	ldr	r3, [r3, #12]
 8002c96:	4918      	ldr	r1, [pc, #96]	@ (8002cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8002c98:	4313      	orrs	r3, r2
 8002c9a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f003 0308 	and.w	r3, r3, #8
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d009      	beq.n	8002cbc <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002ca8:	4b13      	ldr	r3, [pc, #76]	@ (8002cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8002caa:	689b      	ldr	r3, [r3, #8]
 8002cac:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	691b      	ldr	r3, [r3, #16]
 8002cb4:	00db      	lsls	r3, r3, #3
 8002cb6:	4910      	ldr	r1, [pc, #64]	@ (8002cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8002cb8:	4313      	orrs	r3, r2
 8002cba:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002cbc:	f000 f824 	bl	8002d08 <HAL_RCC_GetSysClockFreq>
 8002cc0:	4602      	mov	r2, r0
 8002cc2:	4b0d      	ldr	r3, [pc, #52]	@ (8002cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8002cc4:	689b      	ldr	r3, [r3, #8]
 8002cc6:	091b      	lsrs	r3, r3, #4
 8002cc8:	f003 030f 	and.w	r3, r3, #15
 8002ccc:	490b      	ldr	r1, [pc, #44]	@ (8002cfc <HAL_RCC_ClockConfig+0x1f4>)
 8002cce:	5ccb      	ldrb	r3, [r1, r3]
 8002cd0:	f003 031f 	and.w	r3, r3, #31
 8002cd4:	fa22 f303 	lsr.w	r3, r2, r3
 8002cd8:	4a09      	ldr	r2, [pc, #36]	@ (8002d00 <HAL_RCC_ClockConfig+0x1f8>)
 8002cda:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002cdc:	4b09      	ldr	r3, [pc, #36]	@ (8002d04 <HAL_RCC_ClockConfig+0x1fc>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f7fe fa63 	bl	80011ac <HAL_InitTick>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	72fb      	strb	r3, [r7, #11]

  return status;
 8002cea:	7afb      	ldrb	r3, [r7, #11]
}
 8002cec:	4618      	mov	r0, r3
 8002cee:	3710      	adds	r7, #16
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	bd80      	pop	{r7, pc}
 8002cf4:	40022000 	.word	0x40022000
 8002cf8:	40021000 	.word	0x40021000
 8002cfc:	080060c8 	.word	0x080060c8
 8002d00:	20000000 	.word	0x20000000
 8002d04:	20000004 	.word	0x20000004

08002d08 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	b089      	sub	sp, #36	@ 0x24
 8002d0c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002d0e:	2300      	movs	r3, #0
 8002d10:	61fb      	str	r3, [r7, #28]
 8002d12:	2300      	movs	r3, #0
 8002d14:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d16:	4b3e      	ldr	r3, [pc, #248]	@ (8002e10 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d18:	689b      	ldr	r3, [r3, #8]
 8002d1a:	f003 030c 	and.w	r3, r3, #12
 8002d1e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002d20:	4b3b      	ldr	r3, [pc, #236]	@ (8002e10 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d22:	68db      	ldr	r3, [r3, #12]
 8002d24:	f003 0303 	and.w	r3, r3, #3
 8002d28:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002d2a:	693b      	ldr	r3, [r7, #16]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d005      	beq.n	8002d3c <HAL_RCC_GetSysClockFreq+0x34>
 8002d30:	693b      	ldr	r3, [r7, #16]
 8002d32:	2b0c      	cmp	r3, #12
 8002d34:	d121      	bne.n	8002d7a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	2b01      	cmp	r3, #1
 8002d3a:	d11e      	bne.n	8002d7a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002d3c:	4b34      	ldr	r3, [pc, #208]	@ (8002e10 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f003 0308 	and.w	r3, r3, #8
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d107      	bne.n	8002d58 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002d48:	4b31      	ldr	r3, [pc, #196]	@ (8002e10 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d4e:	0a1b      	lsrs	r3, r3, #8
 8002d50:	f003 030f 	and.w	r3, r3, #15
 8002d54:	61fb      	str	r3, [r7, #28]
 8002d56:	e005      	b.n	8002d64 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002d58:	4b2d      	ldr	r3, [pc, #180]	@ (8002e10 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	091b      	lsrs	r3, r3, #4
 8002d5e:	f003 030f 	and.w	r3, r3, #15
 8002d62:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002d64:	4a2b      	ldr	r2, [pc, #172]	@ (8002e14 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002d66:	69fb      	ldr	r3, [r7, #28]
 8002d68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d6c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002d6e:	693b      	ldr	r3, [r7, #16]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d10d      	bne.n	8002d90 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002d74:	69fb      	ldr	r3, [r7, #28]
 8002d76:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002d78:	e00a      	b.n	8002d90 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002d7a:	693b      	ldr	r3, [r7, #16]
 8002d7c:	2b04      	cmp	r3, #4
 8002d7e:	d102      	bne.n	8002d86 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002d80:	4b25      	ldr	r3, [pc, #148]	@ (8002e18 <HAL_RCC_GetSysClockFreq+0x110>)
 8002d82:	61bb      	str	r3, [r7, #24]
 8002d84:	e004      	b.n	8002d90 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002d86:	693b      	ldr	r3, [r7, #16]
 8002d88:	2b08      	cmp	r3, #8
 8002d8a:	d101      	bne.n	8002d90 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002d8c:	4b23      	ldr	r3, [pc, #140]	@ (8002e1c <HAL_RCC_GetSysClockFreq+0x114>)
 8002d8e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002d90:	693b      	ldr	r3, [r7, #16]
 8002d92:	2b0c      	cmp	r3, #12
 8002d94:	d134      	bne.n	8002e00 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002d96:	4b1e      	ldr	r3, [pc, #120]	@ (8002e10 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d98:	68db      	ldr	r3, [r3, #12]
 8002d9a:	f003 0303 	and.w	r3, r3, #3
 8002d9e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002da0:	68bb      	ldr	r3, [r7, #8]
 8002da2:	2b02      	cmp	r3, #2
 8002da4:	d003      	beq.n	8002dae <HAL_RCC_GetSysClockFreq+0xa6>
 8002da6:	68bb      	ldr	r3, [r7, #8]
 8002da8:	2b03      	cmp	r3, #3
 8002daa:	d003      	beq.n	8002db4 <HAL_RCC_GetSysClockFreq+0xac>
 8002dac:	e005      	b.n	8002dba <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002dae:	4b1a      	ldr	r3, [pc, #104]	@ (8002e18 <HAL_RCC_GetSysClockFreq+0x110>)
 8002db0:	617b      	str	r3, [r7, #20]
      break;
 8002db2:	e005      	b.n	8002dc0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002db4:	4b19      	ldr	r3, [pc, #100]	@ (8002e1c <HAL_RCC_GetSysClockFreq+0x114>)
 8002db6:	617b      	str	r3, [r7, #20]
      break;
 8002db8:	e002      	b.n	8002dc0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002dba:	69fb      	ldr	r3, [r7, #28]
 8002dbc:	617b      	str	r3, [r7, #20]
      break;
 8002dbe:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002dc0:	4b13      	ldr	r3, [pc, #76]	@ (8002e10 <HAL_RCC_GetSysClockFreq+0x108>)
 8002dc2:	68db      	ldr	r3, [r3, #12]
 8002dc4:	091b      	lsrs	r3, r3, #4
 8002dc6:	f003 0307 	and.w	r3, r3, #7
 8002dca:	3301      	adds	r3, #1
 8002dcc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002dce:	4b10      	ldr	r3, [pc, #64]	@ (8002e10 <HAL_RCC_GetSysClockFreq+0x108>)
 8002dd0:	68db      	ldr	r3, [r3, #12]
 8002dd2:	0a1b      	lsrs	r3, r3, #8
 8002dd4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002dd8:	697a      	ldr	r2, [r7, #20]
 8002dda:	fb03 f202 	mul.w	r2, r3, r2
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002de4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002de6:	4b0a      	ldr	r3, [pc, #40]	@ (8002e10 <HAL_RCC_GetSysClockFreq+0x108>)
 8002de8:	68db      	ldr	r3, [r3, #12]
 8002dea:	0e5b      	lsrs	r3, r3, #25
 8002dec:	f003 0303 	and.w	r3, r3, #3
 8002df0:	3301      	adds	r3, #1
 8002df2:	005b      	lsls	r3, r3, #1
 8002df4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002df6:	697a      	ldr	r2, [r7, #20]
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dfe:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002e00:	69bb      	ldr	r3, [r7, #24]
}
 8002e02:	4618      	mov	r0, r3
 8002e04:	3724      	adds	r7, #36	@ 0x24
 8002e06:	46bd      	mov	sp, r7
 8002e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0c:	4770      	bx	lr
 8002e0e:	bf00      	nop
 8002e10:	40021000 	.word	0x40021000
 8002e14:	080060e0 	.word	0x080060e0
 8002e18:	00f42400 	.word	0x00f42400
 8002e1c:	007a1200 	.word	0x007a1200

08002e20 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e20:	b480      	push	{r7}
 8002e22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e24:	4b03      	ldr	r3, [pc, #12]	@ (8002e34 <HAL_RCC_GetHCLKFreq+0x14>)
 8002e26:	681b      	ldr	r3, [r3, #0]
}
 8002e28:	4618      	mov	r0, r3
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e30:	4770      	bx	lr
 8002e32:	bf00      	nop
 8002e34:	20000000 	.word	0x20000000

08002e38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002e3c:	f7ff fff0 	bl	8002e20 <HAL_RCC_GetHCLKFreq>
 8002e40:	4602      	mov	r2, r0
 8002e42:	4b06      	ldr	r3, [pc, #24]	@ (8002e5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e44:	689b      	ldr	r3, [r3, #8]
 8002e46:	0a1b      	lsrs	r3, r3, #8
 8002e48:	f003 0307 	and.w	r3, r3, #7
 8002e4c:	4904      	ldr	r1, [pc, #16]	@ (8002e60 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002e4e:	5ccb      	ldrb	r3, [r1, r3]
 8002e50:	f003 031f 	and.w	r3, r3, #31
 8002e54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e58:	4618      	mov	r0, r3
 8002e5a:	bd80      	pop	{r7, pc}
 8002e5c:	40021000 	.word	0x40021000
 8002e60:	080060d8 	.word	0x080060d8

08002e64 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002e68:	f7ff ffda 	bl	8002e20 <HAL_RCC_GetHCLKFreq>
 8002e6c:	4602      	mov	r2, r0
 8002e6e:	4b06      	ldr	r3, [pc, #24]	@ (8002e88 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e70:	689b      	ldr	r3, [r3, #8]
 8002e72:	0adb      	lsrs	r3, r3, #11
 8002e74:	f003 0307 	and.w	r3, r3, #7
 8002e78:	4904      	ldr	r1, [pc, #16]	@ (8002e8c <HAL_RCC_GetPCLK2Freq+0x28>)
 8002e7a:	5ccb      	ldrb	r3, [r1, r3]
 8002e7c:	f003 031f 	and.w	r3, r3, #31
 8002e80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e84:	4618      	mov	r0, r3
 8002e86:	bd80      	pop	{r7, pc}
 8002e88:	40021000 	.word	0x40021000
 8002e8c:	080060d8 	.word	0x080060d8

08002e90 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b086      	sub	sp, #24
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002e98:	2300      	movs	r3, #0
 8002e9a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002e9c:	4b2a      	ldr	r3, [pc, #168]	@ (8002f48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ea0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d003      	beq.n	8002eb0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002ea8:	f7ff f990 	bl	80021cc <HAL_PWREx_GetVoltageRange>
 8002eac:	6178      	str	r0, [r7, #20]
 8002eae:	e014      	b.n	8002eda <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002eb0:	4b25      	ldr	r3, [pc, #148]	@ (8002f48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002eb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eb4:	4a24      	ldr	r2, [pc, #144]	@ (8002f48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002eb6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002eba:	6593      	str	r3, [r2, #88]	@ 0x58
 8002ebc:	4b22      	ldr	r3, [pc, #136]	@ (8002f48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002ebe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ec0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ec4:	60fb      	str	r3, [r7, #12]
 8002ec6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002ec8:	f7ff f980 	bl	80021cc <HAL_PWREx_GetVoltageRange>
 8002ecc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002ece:	4b1e      	ldr	r3, [pc, #120]	@ (8002f48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002ed0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ed2:	4a1d      	ldr	r2, [pc, #116]	@ (8002f48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002ed4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ed8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002eda:	697b      	ldr	r3, [r7, #20]
 8002edc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002ee0:	d10b      	bne.n	8002efa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2b80      	cmp	r3, #128	@ 0x80
 8002ee6:	d919      	bls.n	8002f1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2ba0      	cmp	r3, #160	@ 0xa0
 8002eec:	d902      	bls.n	8002ef4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002eee:	2302      	movs	r3, #2
 8002ef0:	613b      	str	r3, [r7, #16]
 8002ef2:	e013      	b.n	8002f1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	613b      	str	r3, [r7, #16]
 8002ef8:	e010      	b.n	8002f1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	2b80      	cmp	r3, #128	@ 0x80
 8002efe:	d902      	bls.n	8002f06 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002f00:	2303      	movs	r3, #3
 8002f02:	613b      	str	r3, [r7, #16]
 8002f04:	e00a      	b.n	8002f1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2b80      	cmp	r3, #128	@ 0x80
 8002f0a:	d102      	bne.n	8002f12 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002f0c:	2302      	movs	r3, #2
 8002f0e:	613b      	str	r3, [r7, #16]
 8002f10:	e004      	b.n	8002f1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2b70      	cmp	r3, #112	@ 0x70
 8002f16:	d101      	bne.n	8002f1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002f18:	2301      	movs	r3, #1
 8002f1a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002f1c:	4b0b      	ldr	r3, [pc, #44]	@ (8002f4c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f023 0207 	bic.w	r2, r3, #7
 8002f24:	4909      	ldr	r1, [pc, #36]	@ (8002f4c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002f26:	693b      	ldr	r3, [r7, #16]
 8002f28:	4313      	orrs	r3, r2
 8002f2a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002f2c:	4b07      	ldr	r3, [pc, #28]	@ (8002f4c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f003 0307 	and.w	r3, r3, #7
 8002f34:	693a      	ldr	r2, [r7, #16]
 8002f36:	429a      	cmp	r2, r3
 8002f38:	d001      	beq.n	8002f3e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	e000      	b.n	8002f40 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002f3e:	2300      	movs	r3, #0
}
 8002f40:	4618      	mov	r0, r3
 8002f42:	3718      	adds	r7, #24
 8002f44:	46bd      	mov	sp, r7
 8002f46:	bd80      	pop	{r7, pc}
 8002f48:	40021000 	.word	0x40021000
 8002f4c:	40022000 	.word	0x40022000

08002f50 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b086      	sub	sp, #24
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002f58:	2300      	movs	r3, #0
 8002f5a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d041      	beq.n	8002ff0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002f70:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002f74:	d02a      	beq.n	8002fcc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002f76:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002f7a:	d824      	bhi.n	8002fc6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002f7c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002f80:	d008      	beq.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002f82:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002f86:	d81e      	bhi.n	8002fc6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d00a      	beq.n	8002fa2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002f8c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002f90:	d010      	beq.n	8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002f92:	e018      	b.n	8002fc6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002f94:	4b86      	ldr	r3, [pc, #536]	@ (80031b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f96:	68db      	ldr	r3, [r3, #12]
 8002f98:	4a85      	ldr	r2, [pc, #532]	@ (80031b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f9a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f9e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002fa0:	e015      	b.n	8002fce <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	3304      	adds	r3, #4
 8002fa6:	2100      	movs	r1, #0
 8002fa8:	4618      	mov	r0, r3
 8002faa:	f000 fadd 	bl	8003568 <RCCEx_PLLSAI1_Config>
 8002fae:	4603      	mov	r3, r0
 8002fb0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002fb2:	e00c      	b.n	8002fce <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	3320      	adds	r3, #32
 8002fb8:	2100      	movs	r1, #0
 8002fba:	4618      	mov	r0, r3
 8002fbc:	f000 fbc6 	bl	800374c <RCCEx_PLLSAI2_Config>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002fc4:	e003      	b.n	8002fce <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	74fb      	strb	r3, [r7, #19]
      break;
 8002fca:	e000      	b.n	8002fce <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002fcc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002fce:	7cfb      	ldrb	r3, [r7, #19]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d10b      	bne.n	8002fec <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002fd4:	4b76      	ldr	r3, [pc, #472]	@ (80031b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fda:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002fe2:	4973      	ldr	r1, [pc, #460]	@ (80031b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fe4:	4313      	orrs	r3, r2
 8002fe6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002fea:	e001      	b.n	8002ff0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002fec:	7cfb      	ldrb	r3, [r7, #19]
 8002fee:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d041      	beq.n	8003080 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003000:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003004:	d02a      	beq.n	800305c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003006:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800300a:	d824      	bhi.n	8003056 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800300c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003010:	d008      	beq.n	8003024 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003012:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003016:	d81e      	bhi.n	8003056 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003018:	2b00      	cmp	r3, #0
 800301a:	d00a      	beq.n	8003032 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800301c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003020:	d010      	beq.n	8003044 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003022:	e018      	b.n	8003056 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003024:	4b62      	ldr	r3, [pc, #392]	@ (80031b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003026:	68db      	ldr	r3, [r3, #12]
 8003028:	4a61      	ldr	r2, [pc, #388]	@ (80031b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800302a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800302e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003030:	e015      	b.n	800305e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	3304      	adds	r3, #4
 8003036:	2100      	movs	r1, #0
 8003038:	4618      	mov	r0, r3
 800303a:	f000 fa95 	bl	8003568 <RCCEx_PLLSAI1_Config>
 800303e:	4603      	mov	r3, r0
 8003040:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003042:	e00c      	b.n	800305e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	3320      	adds	r3, #32
 8003048:	2100      	movs	r1, #0
 800304a:	4618      	mov	r0, r3
 800304c:	f000 fb7e 	bl	800374c <RCCEx_PLLSAI2_Config>
 8003050:	4603      	mov	r3, r0
 8003052:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003054:	e003      	b.n	800305e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003056:	2301      	movs	r3, #1
 8003058:	74fb      	strb	r3, [r7, #19]
      break;
 800305a:	e000      	b.n	800305e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800305c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800305e:	7cfb      	ldrb	r3, [r7, #19]
 8003060:	2b00      	cmp	r3, #0
 8003062:	d10b      	bne.n	800307c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003064:	4b52      	ldr	r3, [pc, #328]	@ (80031b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003066:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800306a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003072:	494f      	ldr	r1, [pc, #316]	@ (80031b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003074:	4313      	orrs	r3, r2
 8003076:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800307a:	e001      	b.n	8003080 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800307c:	7cfb      	ldrb	r3, [r7, #19]
 800307e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003088:	2b00      	cmp	r3, #0
 800308a:	f000 80a0 	beq.w	80031ce <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800308e:	2300      	movs	r3, #0
 8003090:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003092:	4b47      	ldr	r3, [pc, #284]	@ (80031b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003094:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003096:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800309a:	2b00      	cmp	r3, #0
 800309c:	d101      	bne.n	80030a2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800309e:	2301      	movs	r3, #1
 80030a0:	e000      	b.n	80030a4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80030a2:	2300      	movs	r3, #0
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d00d      	beq.n	80030c4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030a8:	4b41      	ldr	r3, [pc, #260]	@ (80031b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030ac:	4a40      	ldr	r2, [pc, #256]	@ (80031b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80030b2:	6593      	str	r3, [r2, #88]	@ 0x58
 80030b4:	4b3e      	ldr	r3, [pc, #248]	@ (80031b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030bc:	60bb      	str	r3, [r7, #8]
 80030be:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030c0:	2301      	movs	r3, #1
 80030c2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80030c4:	4b3b      	ldr	r3, [pc, #236]	@ (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4a3a      	ldr	r2, [pc, #232]	@ (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80030ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030ce:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80030d0:	f7fe f8bc 	bl	800124c <HAL_GetTick>
 80030d4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80030d6:	e009      	b.n	80030ec <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030d8:	f7fe f8b8 	bl	800124c <HAL_GetTick>
 80030dc:	4602      	mov	r2, r0
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	1ad3      	subs	r3, r2, r3
 80030e2:	2b02      	cmp	r3, #2
 80030e4:	d902      	bls.n	80030ec <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80030e6:	2303      	movs	r3, #3
 80030e8:	74fb      	strb	r3, [r7, #19]
        break;
 80030ea:	e005      	b.n	80030f8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80030ec:	4b31      	ldr	r3, [pc, #196]	@ (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d0ef      	beq.n	80030d8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80030f8:	7cfb      	ldrb	r3, [r7, #19]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d15c      	bne.n	80031b8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80030fe:	4b2c      	ldr	r3, [pc, #176]	@ (80031b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003100:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003104:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003108:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800310a:	697b      	ldr	r3, [r7, #20]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d01f      	beq.n	8003150 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003116:	697a      	ldr	r2, [r7, #20]
 8003118:	429a      	cmp	r2, r3
 800311a:	d019      	beq.n	8003150 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800311c:	4b24      	ldr	r3, [pc, #144]	@ (80031b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800311e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003122:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003126:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003128:	4b21      	ldr	r3, [pc, #132]	@ (80031b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800312a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800312e:	4a20      	ldr	r2, [pc, #128]	@ (80031b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003130:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003134:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003138:	4b1d      	ldr	r3, [pc, #116]	@ (80031b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800313a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800313e:	4a1c      	ldr	r2, [pc, #112]	@ (80031b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003140:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003144:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003148:	4a19      	ldr	r2, [pc, #100]	@ (80031b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800314a:	697b      	ldr	r3, [r7, #20]
 800314c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003150:	697b      	ldr	r3, [r7, #20]
 8003152:	f003 0301 	and.w	r3, r3, #1
 8003156:	2b00      	cmp	r3, #0
 8003158:	d016      	beq.n	8003188 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800315a:	f7fe f877 	bl	800124c <HAL_GetTick>
 800315e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003160:	e00b      	b.n	800317a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003162:	f7fe f873 	bl	800124c <HAL_GetTick>
 8003166:	4602      	mov	r2, r0
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	1ad3      	subs	r3, r2, r3
 800316c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003170:	4293      	cmp	r3, r2
 8003172:	d902      	bls.n	800317a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003174:	2303      	movs	r3, #3
 8003176:	74fb      	strb	r3, [r7, #19]
            break;
 8003178:	e006      	b.n	8003188 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800317a:	4b0d      	ldr	r3, [pc, #52]	@ (80031b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800317c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003180:	f003 0302 	and.w	r3, r3, #2
 8003184:	2b00      	cmp	r3, #0
 8003186:	d0ec      	beq.n	8003162 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003188:	7cfb      	ldrb	r3, [r7, #19]
 800318a:	2b00      	cmp	r3, #0
 800318c:	d10c      	bne.n	80031a8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800318e:	4b08      	ldr	r3, [pc, #32]	@ (80031b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003190:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003194:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800319e:	4904      	ldr	r1, [pc, #16]	@ (80031b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031a0:	4313      	orrs	r3, r2
 80031a2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80031a6:	e009      	b.n	80031bc <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80031a8:	7cfb      	ldrb	r3, [r7, #19]
 80031aa:	74bb      	strb	r3, [r7, #18]
 80031ac:	e006      	b.n	80031bc <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80031ae:	bf00      	nop
 80031b0:	40021000 	.word	0x40021000
 80031b4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031b8:	7cfb      	ldrb	r3, [r7, #19]
 80031ba:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80031bc:	7c7b      	ldrb	r3, [r7, #17]
 80031be:	2b01      	cmp	r3, #1
 80031c0:	d105      	bne.n	80031ce <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031c2:	4ba6      	ldr	r3, [pc, #664]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80031c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031c6:	4aa5      	ldr	r2, [pc, #660]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80031c8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80031cc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f003 0301 	and.w	r3, r3, #1
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d00a      	beq.n	80031f0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80031da:	4ba0      	ldr	r3, [pc, #640]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80031dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031e0:	f023 0203 	bic.w	r2, r3, #3
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031e8:	499c      	ldr	r1, [pc, #624]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80031ea:	4313      	orrs	r3, r2
 80031ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f003 0302 	and.w	r3, r3, #2
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d00a      	beq.n	8003212 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80031fc:	4b97      	ldr	r3, [pc, #604]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80031fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003202:	f023 020c 	bic.w	r2, r3, #12
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800320a:	4994      	ldr	r1, [pc, #592]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800320c:	4313      	orrs	r3, r2
 800320e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f003 0304 	and.w	r3, r3, #4
 800321a:	2b00      	cmp	r3, #0
 800321c:	d00a      	beq.n	8003234 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800321e:	4b8f      	ldr	r3, [pc, #572]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003220:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003224:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800322c:	498b      	ldr	r1, [pc, #556]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800322e:	4313      	orrs	r3, r2
 8003230:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f003 0308 	and.w	r3, r3, #8
 800323c:	2b00      	cmp	r3, #0
 800323e:	d00a      	beq.n	8003256 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003240:	4b86      	ldr	r3, [pc, #536]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003242:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003246:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800324e:	4983      	ldr	r1, [pc, #524]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003250:	4313      	orrs	r3, r2
 8003252:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f003 0310 	and.w	r3, r3, #16
 800325e:	2b00      	cmp	r3, #0
 8003260:	d00a      	beq.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003262:	4b7e      	ldr	r3, [pc, #504]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003264:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003268:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003270:	497a      	ldr	r1, [pc, #488]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003272:	4313      	orrs	r3, r2
 8003274:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f003 0320 	and.w	r3, r3, #32
 8003280:	2b00      	cmp	r3, #0
 8003282:	d00a      	beq.n	800329a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003284:	4b75      	ldr	r3, [pc, #468]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003286:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800328a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003292:	4972      	ldr	r1, [pc, #456]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003294:	4313      	orrs	r3, r2
 8003296:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d00a      	beq.n	80032bc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80032a6:	4b6d      	ldr	r3, [pc, #436]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80032a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032ac:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032b4:	4969      	ldr	r1, [pc, #420]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80032b6:	4313      	orrs	r3, r2
 80032b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d00a      	beq.n	80032de <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80032c8:	4b64      	ldr	r3, [pc, #400]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80032ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032ce:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80032d6:	4961      	ldr	r1, [pc, #388]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80032d8:	4313      	orrs	r3, r2
 80032da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d00a      	beq.n	8003300 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80032ea:	4b5c      	ldr	r3, [pc, #368]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80032ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032f0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80032f8:	4958      	ldr	r1, [pc, #352]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80032fa:	4313      	orrs	r3, r2
 80032fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003308:	2b00      	cmp	r3, #0
 800330a:	d00a      	beq.n	8003322 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800330c:	4b53      	ldr	r3, [pc, #332]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800330e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003312:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800331a:	4950      	ldr	r1, [pc, #320]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800331c:	4313      	orrs	r3, r2
 800331e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800332a:	2b00      	cmp	r3, #0
 800332c:	d00a      	beq.n	8003344 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800332e:	4b4b      	ldr	r3, [pc, #300]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003330:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003334:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800333c:	4947      	ldr	r1, [pc, #284]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800333e:	4313      	orrs	r3, r2
 8003340:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800334c:	2b00      	cmp	r3, #0
 800334e:	d00a      	beq.n	8003366 <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003350:	4b42      	ldr	r3, [pc, #264]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003352:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003356:	f023 0203 	bic.w	r2, r3, #3
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800335e:	493f      	ldr	r1, [pc, #252]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003360:	4313      	orrs	r3, r2
 8003362:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800336e:	2b00      	cmp	r3, #0
 8003370:	d028      	beq.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003372:	4b3a      	ldr	r3, [pc, #232]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003374:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003378:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003380:	4936      	ldr	r1, [pc, #216]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003382:	4313      	orrs	r3, r2
 8003384:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800338c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003390:	d106      	bne.n	80033a0 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003392:	4b32      	ldr	r3, [pc, #200]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003394:	68db      	ldr	r3, [r3, #12]
 8003396:	4a31      	ldr	r2, [pc, #196]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003398:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800339c:	60d3      	str	r3, [r2, #12]
 800339e:	e011      	b.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033a4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80033a8:	d10c      	bne.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	3304      	adds	r3, #4
 80033ae:	2101      	movs	r1, #1
 80033b0:	4618      	mov	r0, r3
 80033b2:	f000 f8d9 	bl	8003568 <RCCEx_PLLSAI1_Config>
 80033b6:	4603      	mov	r3, r0
 80033b8:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80033ba:	7cfb      	ldrb	r3, [r7, #19]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d001      	beq.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 80033c0:	7cfb      	ldrb	r3, [r7, #19]
 80033c2:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d028      	beq.n	8003422 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80033d0:	4b22      	ldr	r3, [pc, #136]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80033d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033d6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80033de:	491f      	ldr	r1, [pc, #124]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80033e0:	4313      	orrs	r3, r2
 80033e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80033ea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80033ee:	d106      	bne.n	80033fe <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80033f0:	4b1a      	ldr	r3, [pc, #104]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80033f2:	68db      	ldr	r3, [r3, #12]
 80033f4:	4a19      	ldr	r2, [pc, #100]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80033f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80033fa:	60d3      	str	r3, [r2, #12]
 80033fc:	e011      	b.n	8003422 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003402:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003406:	d10c      	bne.n	8003422 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	3304      	adds	r3, #4
 800340c:	2101      	movs	r1, #1
 800340e:	4618      	mov	r0, r3
 8003410:	f000 f8aa 	bl	8003568 <RCCEx_PLLSAI1_Config>
 8003414:	4603      	mov	r3, r0
 8003416:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003418:	7cfb      	ldrb	r3, [r7, #19]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d001      	beq.n	8003422 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 800341e:	7cfb      	ldrb	r3, [r7, #19]
 8003420:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800342a:	2b00      	cmp	r3, #0
 800342c:	d02a      	beq.n	8003484 <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800342e:	4b0b      	ldr	r3, [pc, #44]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003430:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003434:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800343c:	4907      	ldr	r1, [pc, #28]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800343e:	4313      	orrs	r3, r2
 8003440:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003448:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800344c:	d108      	bne.n	8003460 <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800344e:	4b03      	ldr	r3, [pc, #12]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003450:	68db      	ldr	r3, [r3, #12]
 8003452:	4a02      	ldr	r2, [pc, #8]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003454:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003458:	60d3      	str	r3, [r2, #12]
 800345a:	e013      	b.n	8003484 <HAL_RCCEx_PeriphCLKConfig+0x534>
 800345c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003464:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003468:	d10c      	bne.n	8003484 <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	3304      	adds	r3, #4
 800346e:	2101      	movs	r1, #1
 8003470:	4618      	mov	r0, r3
 8003472:	f000 f879 	bl	8003568 <RCCEx_PLLSAI1_Config>
 8003476:	4603      	mov	r3, r0
 8003478:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800347a:	7cfb      	ldrb	r3, [r7, #19]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d001      	beq.n	8003484 <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 8003480:	7cfb      	ldrb	r3, [r7, #19]
 8003482:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800348c:	2b00      	cmp	r3, #0
 800348e:	d02f      	beq.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003490:	4b2c      	ldr	r3, [pc, #176]	@ (8003544 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8003492:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003496:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800349e:	4929      	ldr	r1, [pc, #164]	@ (8003544 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80034a0:	4313      	orrs	r3, r2
 80034a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80034aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80034ae:	d10d      	bne.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	3304      	adds	r3, #4
 80034b4:	2102      	movs	r1, #2
 80034b6:	4618      	mov	r0, r3
 80034b8:	f000 f856 	bl	8003568 <RCCEx_PLLSAI1_Config>
 80034bc:	4603      	mov	r3, r0
 80034be:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80034c0:	7cfb      	ldrb	r3, [r7, #19]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d014      	beq.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 80034c6:	7cfb      	ldrb	r3, [r7, #19]
 80034c8:	74bb      	strb	r3, [r7, #18]
 80034ca:	e011      	b.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80034d0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80034d4:	d10c      	bne.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	3320      	adds	r3, #32
 80034da:	2102      	movs	r1, #2
 80034dc:	4618      	mov	r0, r3
 80034de:	f000 f935 	bl	800374c <RCCEx_PLLSAI2_Config>
 80034e2:	4603      	mov	r3, r0
 80034e4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80034e6:	7cfb      	ldrb	r3, [r7, #19]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d001      	beq.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 80034ec:	7cfb      	ldrb	r3, [r7, #19]
 80034ee:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d00b      	beq.n	8003514 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80034fc:	4b11      	ldr	r3, [pc, #68]	@ (8003544 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80034fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003502:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800350c:	490d      	ldr	r1, [pc, #52]	@ (8003544 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800350e:	4313      	orrs	r3, r2
 8003510:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800351c:	2b00      	cmp	r3, #0
 800351e:	d00b      	beq.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003520:	4b08      	ldr	r3, [pc, #32]	@ (8003544 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8003522:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003526:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003530:	4904      	ldr	r1, [pc, #16]	@ (8003544 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8003532:	4313      	orrs	r3, r2
 8003534:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003538:	7cbb      	ldrb	r3, [r7, #18]
}
 800353a:	4618      	mov	r0, r3
 800353c:	3718      	adds	r7, #24
 800353e:	46bd      	mov	sp, r7
 8003540:	bd80      	pop	{r7, pc}
 8003542:	bf00      	nop
 8003544:	40021000 	.word	0x40021000

08003548 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8003548:	b480      	push	{r7}
 800354a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800354c:	4b05      	ldr	r3, [pc, #20]	@ (8003564 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	4a04      	ldr	r2, [pc, #16]	@ (8003564 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8003552:	f043 0304 	orr.w	r3, r3, #4
 8003556:	6013      	str	r3, [r2, #0]
}
 8003558:	bf00      	nop
 800355a:	46bd      	mov	sp, r7
 800355c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003560:	4770      	bx	lr
 8003562:	bf00      	nop
 8003564:	40021000 	.word	0x40021000

08003568 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b084      	sub	sp, #16
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
 8003570:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003572:	2300      	movs	r3, #0
 8003574:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003576:	4b74      	ldr	r3, [pc, #464]	@ (8003748 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003578:	68db      	ldr	r3, [r3, #12]
 800357a:	f003 0303 	and.w	r3, r3, #3
 800357e:	2b00      	cmp	r3, #0
 8003580:	d018      	beq.n	80035b4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003582:	4b71      	ldr	r3, [pc, #452]	@ (8003748 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003584:	68db      	ldr	r3, [r3, #12]
 8003586:	f003 0203 	and.w	r2, r3, #3
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	429a      	cmp	r2, r3
 8003590:	d10d      	bne.n	80035ae <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
       ||
 8003596:	2b00      	cmp	r3, #0
 8003598:	d009      	beq.n	80035ae <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800359a:	4b6b      	ldr	r3, [pc, #428]	@ (8003748 <RCCEx_PLLSAI1_Config+0x1e0>)
 800359c:	68db      	ldr	r3, [r3, #12]
 800359e:	091b      	lsrs	r3, r3, #4
 80035a0:	f003 0307 	and.w	r3, r3, #7
 80035a4:	1c5a      	adds	r2, r3, #1
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	685b      	ldr	r3, [r3, #4]
       ||
 80035aa:	429a      	cmp	r2, r3
 80035ac:	d047      	beq.n	800363e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	73fb      	strb	r3, [r7, #15]
 80035b2:	e044      	b.n	800363e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	2b03      	cmp	r3, #3
 80035ba:	d018      	beq.n	80035ee <RCCEx_PLLSAI1_Config+0x86>
 80035bc:	2b03      	cmp	r3, #3
 80035be:	d825      	bhi.n	800360c <RCCEx_PLLSAI1_Config+0xa4>
 80035c0:	2b01      	cmp	r3, #1
 80035c2:	d002      	beq.n	80035ca <RCCEx_PLLSAI1_Config+0x62>
 80035c4:	2b02      	cmp	r3, #2
 80035c6:	d009      	beq.n	80035dc <RCCEx_PLLSAI1_Config+0x74>
 80035c8:	e020      	b.n	800360c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80035ca:	4b5f      	ldr	r3, [pc, #380]	@ (8003748 <RCCEx_PLLSAI1_Config+0x1e0>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f003 0302 	and.w	r3, r3, #2
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d11d      	bne.n	8003612 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80035d6:	2301      	movs	r3, #1
 80035d8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035da:	e01a      	b.n	8003612 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80035dc:	4b5a      	ldr	r3, [pc, #360]	@ (8003748 <RCCEx_PLLSAI1_Config+0x1e0>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d116      	bne.n	8003616 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80035e8:	2301      	movs	r3, #1
 80035ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035ec:	e013      	b.n	8003616 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80035ee:	4b56      	ldr	r3, [pc, #344]	@ (8003748 <RCCEx_PLLSAI1_Config+0x1e0>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d10f      	bne.n	800361a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80035fa:	4b53      	ldr	r3, [pc, #332]	@ (8003748 <RCCEx_PLLSAI1_Config+0x1e0>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003602:	2b00      	cmp	r3, #0
 8003604:	d109      	bne.n	800361a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003606:	2301      	movs	r3, #1
 8003608:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800360a:	e006      	b.n	800361a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800360c:	2301      	movs	r3, #1
 800360e:	73fb      	strb	r3, [r7, #15]
      break;
 8003610:	e004      	b.n	800361c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003612:	bf00      	nop
 8003614:	e002      	b.n	800361c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003616:	bf00      	nop
 8003618:	e000      	b.n	800361c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800361a:	bf00      	nop
    }

    if(status == HAL_OK)
 800361c:	7bfb      	ldrb	r3, [r7, #15]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d10d      	bne.n	800363e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003622:	4b49      	ldr	r3, [pc, #292]	@ (8003748 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003624:	68db      	ldr	r3, [r3, #12]
 8003626:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6819      	ldr	r1, [r3, #0]
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	685b      	ldr	r3, [r3, #4]
 8003632:	3b01      	subs	r3, #1
 8003634:	011b      	lsls	r3, r3, #4
 8003636:	430b      	orrs	r3, r1
 8003638:	4943      	ldr	r1, [pc, #268]	@ (8003748 <RCCEx_PLLSAI1_Config+0x1e0>)
 800363a:	4313      	orrs	r3, r2
 800363c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800363e:	7bfb      	ldrb	r3, [r7, #15]
 8003640:	2b00      	cmp	r3, #0
 8003642:	d17c      	bne.n	800373e <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003644:	4b40      	ldr	r3, [pc, #256]	@ (8003748 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4a3f      	ldr	r2, [pc, #252]	@ (8003748 <RCCEx_PLLSAI1_Config+0x1e0>)
 800364a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800364e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003650:	f7fd fdfc 	bl	800124c <HAL_GetTick>
 8003654:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003656:	e009      	b.n	800366c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003658:	f7fd fdf8 	bl	800124c <HAL_GetTick>
 800365c:	4602      	mov	r2, r0
 800365e:	68bb      	ldr	r3, [r7, #8]
 8003660:	1ad3      	subs	r3, r2, r3
 8003662:	2b02      	cmp	r3, #2
 8003664:	d902      	bls.n	800366c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003666:	2303      	movs	r3, #3
 8003668:	73fb      	strb	r3, [r7, #15]
        break;
 800366a:	e005      	b.n	8003678 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800366c:	4b36      	ldr	r3, [pc, #216]	@ (8003748 <RCCEx_PLLSAI1_Config+0x1e0>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003674:	2b00      	cmp	r3, #0
 8003676:	d1ef      	bne.n	8003658 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003678:	7bfb      	ldrb	r3, [r7, #15]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d15f      	bne.n	800373e <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	2b00      	cmp	r3, #0
 8003682:	d110      	bne.n	80036a6 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003684:	4b30      	ldr	r3, [pc, #192]	@ (8003748 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003686:	691b      	ldr	r3, [r3, #16]
 8003688:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 800368c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003690:	687a      	ldr	r2, [r7, #4]
 8003692:	6892      	ldr	r2, [r2, #8]
 8003694:	0211      	lsls	r1, r2, #8
 8003696:	687a      	ldr	r2, [r7, #4]
 8003698:	68d2      	ldr	r2, [r2, #12]
 800369a:	06d2      	lsls	r2, r2, #27
 800369c:	430a      	orrs	r2, r1
 800369e:	492a      	ldr	r1, [pc, #168]	@ (8003748 <RCCEx_PLLSAI1_Config+0x1e0>)
 80036a0:	4313      	orrs	r3, r2
 80036a2:	610b      	str	r3, [r1, #16]
 80036a4:	e027      	b.n	80036f6 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	2b01      	cmp	r3, #1
 80036aa:	d112      	bne.n	80036d2 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80036ac:	4b26      	ldr	r3, [pc, #152]	@ (8003748 <RCCEx_PLLSAI1_Config+0x1e0>)
 80036ae:	691b      	ldr	r3, [r3, #16]
 80036b0:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80036b4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80036b8:	687a      	ldr	r2, [r7, #4]
 80036ba:	6892      	ldr	r2, [r2, #8]
 80036bc:	0211      	lsls	r1, r2, #8
 80036be:	687a      	ldr	r2, [r7, #4]
 80036c0:	6912      	ldr	r2, [r2, #16]
 80036c2:	0852      	lsrs	r2, r2, #1
 80036c4:	3a01      	subs	r2, #1
 80036c6:	0552      	lsls	r2, r2, #21
 80036c8:	430a      	orrs	r2, r1
 80036ca:	491f      	ldr	r1, [pc, #124]	@ (8003748 <RCCEx_PLLSAI1_Config+0x1e0>)
 80036cc:	4313      	orrs	r3, r2
 80036ce:	610b      	str	r3, [r1, #16]
 80036d0:	e011      	b.n	80036f6 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80036d2:	4b1d      	ldr	r3, [pc, #116]	@ (8003748 <RCCEx_PLLSAI1_Config+0x1e0>)
 80036d4:	691b      	ldr	r3, [r3, #16]
 80036d6:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80036da:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80036de:	687a      	ldr	r2, [r7, #4]
 80036e0:	6892      	ldr	r2, [r2, #8]
 80036e2:	0211      	lsls	r1, r2, #8
 80036e4:	687a      	ldr	r2, [r7, #4]
 80036e6:	6952      	ldr	r2, [r2, #20]
 80036e8:	0852      	lsrs	r2, r2, #1
 80036ea:	3a01      	subs	r2, #1
 80036ec:	0652      	lsls	r2, r2, #25
 80036ee:	430a      	orrs	r2, r1
 80036f0:	4915      	ldr	r1, [pc, #84]	@ (8003748 <RCCEx_PLLSAI1_Config+0x1e0>)
 80036f2:	4313      	orrs	r3, r2
 80036f4:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80036f6:	4b14      	ldr	r3, [pc, #80]	@ (8003748 <RCCEx_PLLSAI1_Config+0x1e0>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	4a13      	ldr	r2, [pc, #76]	@ (8003748 <RCCEx_PLLSAI1_Config+0x1e0>)
 80036fc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003700:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003702:	f7fd fda3 	bl	800124c <HAL_GetTick>
 8003706:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003708:	e009      	b.n	800371e <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800370a:	f7fd fd9f 	bl	800124c <HAL_GetTick>
 800370e:	4602      	mov	r2, r0
 8003710:	68bb      	ldr	r3, [r7, #8]
 8003712:	1ad3      	subs	r3, r2, r3
 8003714:	2b02      	cmp	r3, #2
 8003716:	d902      	bls.n	800371e <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8003718:	2303      	movs	r3, #3
 800371a:	73fb      	strb	r3, [r7, #15]
          break;
 800371c:	e005      	b.n	800372a <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800371e:	4b0a      	ldr	r3, [pc, #40]	@ (8003748 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003726:	2b00      	cmp	r3, #0
 8003728:	d0ef      	beq.n	800370a <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800372a:	7bfb      	ldrb	r3, [r7, #15]
 800372c:	2b00      	cmp	r3, #0
 800372e:	d106      	bne.n	800373e <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003730:	4b05      	ldr	r3, [pc, #20]	@ (8003748 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003732:	691a      	ldr	r2, [r3, #16]
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	699b      	ldr	r3, [r3, #24]
 8003738:	4903      	ldr	r1, [pc, #12]	@ (8003748 <RCCEx_PLLSAI1_Config+0x1e0>)
 800373a:	4313      	orrs	r3, r2
 800373c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800373e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003740:	4618      	mov	r0, r3
 8003742:	3710      	adds	r7, #16
 8003744:	46bd      	mov	sp, r7
 8003746:	bd80      	pop	{r7, pc}
 8003748:	40021000 	.word	0x40021000

0800374c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b084      	sub	sp, #16
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
 8003754:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003756:	2300      	movs	r3, #0
 8003758:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800375a:	4b69      	ldr	r3, [pc, #420]	@ (8003900 <RCCEx_PLLSAI2_Config+0x1b4>)
 800375c:	68db      	ldr	r3, [r3, #12]
 800375e:	f003 0303 	and.w	r3, r3, #3
 8003762:	2b00      	cmp	r3, #0
 8003764:	d018      	beq.n	8003798 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003766:	4b66      	ldr	r3, [pc, #408]	@ (8003900 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003768:	68db      	ldr	r3, [r3, #12]
 800376a:	f003 0203 	and.w	r2, r3, #3
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	429a      	cmp	r2, r3
 8003774:	d10d      	bne.n	8003792 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
       ||
 800377a:	2b00      	cmp	r3, #0
 800377c:	d009      	beq.n	8003792 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800377e:	4b60      	ldr	r3, [pc, #384]	@ (8003900 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003780:	68db      	ldr	r3, [r3, #12]
 8003782:	091b      	lsrs	r3, r3, #4
 8003784:	f003 0307 	and.w	r3, r3, #7
 8003788:	1c5a      	adds	r2, r3, #1
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	685b      	ldr	r3, [r3, #4]
       ||
 800378e:	429a      	cmp	r2, r3
 8003790:	d047      	beq.n	8003822 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003792:	2301      	movs	r3, #1
 8003794:	73fb      	strb	r3, [r7, #15]
 8003796:	e044      	b.n	8003822 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	2b03      	cmp	r3, #3
 800379e:	d018      	beq.n	80037d2 <RCCEx_PLLSAI2_Config+0x86>
 80037a0:	2b03      	cmp	r3, #3
 80037a2:	d825      	bhi.n	80037f0 <RCCEx_PLLSAI2_Config+0xa4>
 80037a4:	2b01      	cmp	r3, #1
 80037a6:	d002      	beq.n	80037ae <RCCEx_PLLSAI2_Config+0x62>
 80037a8:	2b02      	cmp	r3, #2
 80037aa:	d009      	beq.n	80037c0 <RCCEx_PLLSAI2_Config+0x74>
 80037ac:	e020      	b.n	80037f0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80037ae:	4b54      	ldr	r3, [pc, #336]	@ (8003900 <RCCEx_PLLSAI2_Config+0x1b4>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f003 0302 	and.w	r3, r3, #2
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d11d      	bne.n	80037f6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80037ba:	2301      	movs	r3, #1
 80037bc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037be:	e01a      	b.n	80037f6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80037c0:	4b4f      	ldr	r3, [pc, #316]	@ (8003900 <RCCEx_PLLSAI2_Config+0x1b4>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d116      	bne.n	80037fa <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80037cc:	2301      	movs	r3, #1
 80037ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037d0:	e013      	b.n	80037fa <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80037d2:	4b4b      	ldr	r3, [pc, #300]	@ (8003900 <RCCEx_PLLSAI2_Config+0x1b4>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d10f      	bne.n	80037fe <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80037de:	4b48      	ldr	r3, [pc, #288]	@ (8003900 <RCCEx_PLLSAI2_Config+0x1b4>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d109      	bne.n	80037fe <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80037ea:	2301      	movs	r3, #1
 80037ec:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80037ee:	e006      	b.n	80037fe <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80037f0:	2301      	movs	r3, #1
 80037f2:	73fb      	strb	r3, [r7, #15]
      break;
 80037f4:	e004      	b.n	8003800 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80037f6:	bf00      	nop
 80037f8:	e002      	b.n	8003800 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80037fa:	bf00      	nop
 80037fc:	e000      	b.n	8003800 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80037fe:	bf00      	nop
    }

    if(status == HAL_OK)
 8003800:	7bfb      	ldrb	r3, [r7, #15]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d10d      	bne.n	8003822 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003806:	4b3e      	ldr	r3, [pc, #248]	@ (8003900 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003808:	68db      	ldr	r3, [r3, #12]
 800380a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6819      	ldr	r1, [r3, #0]
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	3b01      	subs	r3, #1
 8003818:	011b      	lsls	r3, r3, #4
 800381a:	430b      	orrs	r3, r1
 800381c:	4938      	ldr	r1, [pc, #224]	@ (8003900 <RCCEx_PLLSAI2_Config+0x1b4>)
 800381e:	4313      	orrs	r3, r2
 8003820:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003822:	7bfb      	ldrb	r3, [r7, #15]
 8003824:	2b00      	cmp	r3, #0
 8003826:	d166      	bne.n	80038f6 <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003828:	4b35      	ldr	r3, [pc, #212]	@ (8003900 <RCCEx_PLLSAI2_Config+0x1b4>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4a34      	ldr	r2, [pc, #208]	@ (8003900 <RCCEx_PLLSAI2_Config+0x1b4>)
 800382e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003832:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003834:	f7fd fd0a 	bl	800124c <HAL_GetTick>
 8003838:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800383a:	e009      	b.n	8003850 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800383c:	f7fd fd06 	bl	800124c <HAL_GetTick>
 8003840:	4602      	mov	r2, r0
 8003842:	68bb      	ldr	r3, [r7, #8]
 8003844:	1ad3      	subs	r3, r2, r3
 8003846:	2b02      	cmp	r3, #2
 8003848:	d902      	bls.n	8003850 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800384a:	2303      	movs	r3, #3
 800384c:	73fb      	strb	r3, [r7, #15]
        break;
 800384e:	e005      	b.n	800385c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003850:	4b2b      	ldr	r3, [pc, #172]	@ (8003900 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003858:	2b00      	cmp	r3, #0
 800385a:	d1ef      	bne.n	800383c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800385c:	7bfb      	ldrb	r3, [r7, #15]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d149      	bne.n	80038f6 <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d110      	bne.n	800388a <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003868:	4b25      	ldr	r3, [pc, #148]	@ (8003900 <RCCEx_PLLSAI2_Config+0x1b4>)
 800386a:	695b      	ldr	r3, [r3, #20]
 800386c:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8003870:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003874:	687a      	ldr	r2, [r7, #4]
 8003876:	6892      	ldr	r2, [r2, #8]
 8003878:	0211      	lsls	r1, r2, #8
 800387a:	687a      	ldr	r2, [r7, #4]
 800387c:	68d2      	ldr	r2, [r2, #12]
 800387e:	06d2      	lsls	r2, r2, #27
 8003880:	430a      	orrs	r2, r1
 8003882:	491f      	ldr	r1, [pc, #124]	@ (8003900 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003884:	4313      	orrs	r3, r2
 8003886:	614b      	str	r3, [r1, #20]
 8003888:	e011      	b.n	80038ae <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800388a:	4b1d      	ldr	r3, [pc, #116]	@ (8003900 <RCCEx_PLLSAI2_Config+0x1b4>)
 800388c:	695b      	ldr	r3, [r3, #20]
 800388e:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003892:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003896:	687a      	ldr	r2, [r7, #4]
 8003898:	6892      	ldr	r2, [r2, #8]
 800389a:	0211      	lsls	r1, r2, #8
 800389c:	687a      	ldr	r2, [r7, #4]
 800389e:	6912      	ldr	r2, [r2, #16]
 80038a0:	0852      	lsrs	r2, r2, #1
 80038a2:	3a01      	subs	r2, #1
 80038a4:	0652      	lsls	r2, r2, #25
 80038a6:	430a      	orrs	r2, r1
 80038a8:	4915      	ldr	r1, [pc, #84]	@ (8003900 <RCCEx_PLLSAI2_Config+0x1b4>)
 80038aa:	4313      	orrs	r3, r2
 80038ac:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80038ae:	4b14      	ldr	r3, [pc, #80]	@ (8003900 <RCCEx_PLLSAI2_Config+0x1b4>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	4a13      	ldr	r2, [pc, #76]	@ (8003900 <RCCEx_PLLSAI2_Config+0x1b4>)
 80038b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038b8:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038ba:	f7fd fcc7 	bl	800124c <HAL_GetTick>
 80038be:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80038c0:	e009      	b.n	80038d6 <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80038c2:	f7fd fcc3 	bl	800124c <HAL_GetTick>
 80038c6:	4602      	mov	r2, r0
 80038c8:	68bb      	ldr	r3, [r7, #8]
 80038ca:	1ad3      	subs	r3, r2, r3
 80038cc:	2b02      	cmp	r3, #2
 80038ce:	d902      	bls.n	80038d6 <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 80038d0:	2303      	movs	r3, #3
 80038d2:	73fb      	strb	r3, [r7, #15]
          break;
 80038d4:	e005      	b.n	80038e2 <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80038d6:	4b0a      	ldr	r3, [pc, #40]	@ (8003900 <RCCEx_PLLSAI2_Config+0x1b4>)
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d0ef      	beq.n	80038c2 <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 80038e2:	7bfb      	ldrb	r3, [r7, #15]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d106      	bne.n	80038f6 <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80038e8:	4b05      	ldr	r3, [pc, #20]	@ (8003900 <RCCEx_PLLSAI2_Config+0x1b4>)
 80038ea:	695a      	ldr	r2, [r3, #20]
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	695b      	ldr	r3, [r3, #20]
 80038f0:	4903      	ldr	r1, [pc, #12]	@ (8003900 <RCCEx_PLLSAI2_Config+0x1b4>)
 80038f2:	4313      	orrs	r3, r2
 80038f4:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80038f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80038f8:	4618      	mov	r0, r3
 80038fa:	3710      	adds	r7, #16
 80038fc:	46bd      	mov	sp, r7
 80038fe:	bd80      	pop	{r7, pc}
 8003900:	40021000 	.word	0x40021000

08003904 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b084      	sub	sp, #16
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800390c:	2301      	movs	r3, #1
 800390e:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2b00      	cmp	r3, #0
 8003914:	d079      	beq.n	8003a0a <HAL_RTC_Init+0x106>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800391c:	b2db      	uxtb	r3, r3
 800391e:	2b00      	cmp	r3, #0
 8003920:	d106      	bne.n	8003930 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2200      	movs	r2, #0
 8003926:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800392a:	6878      	ldr	r0, [r7, #4]
 800392c:	f7fd fa0e 	bl	8000d4c <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2202      	movs	r2, #2
 8003934:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	68db      	ldr	r3, [r3, #12]
 800393e:	f003 0310 	and.w	r3, r3, #16
 8003942:	2b10      	cmp	r3, #16
 8003944:	d058      	beq.n	80039f8 <HAL_RTC_Init+0xf4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	22ca      	movs	r2, #202	@ 0xca
 800394c:	625a      	str	r2, [r3, #36]	@ 0x24
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	2253      	movs	r2, #83	@ 0x53
 8003954:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8003956:	6878      	ldr	r0, [r7, #4]
 8003958:	f000 fbe6 	bl	8004128 <RTC_EnterInitMode>
 800395c:	4603      	mov	r3, r0
 800395e:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8003960:	7bfb      	ldrb	r3, [r7, #15]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d127      	bne.n	80039b6 <HAL_RTC_Init+0xb2>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	689b      	ldr	r3, [r3, #8]
 800396c:	687a      	ldr	r2, [r7, #4]
 800396e:	6812      	ldr	r2, [r2, #0]
 8003970:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8003974:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003978:	6093      	str	r3, [r2, #8]
#endif
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	6899      	ldr	r1, [r3, #8]
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	685a      	ldr	r2, [r3, #4]
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	691b      	ldr	r3, [r3, #16]
 8003988:	431a      	orrs	r2, r3
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	699b      	ldr	r3, [r3, #24]
 800398e:	431a      	orrs	r2, r3
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	430a      	orrs	r2, r1
 8003996:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	687a      	ldr	r2, [r7, #4]
 800399e:	68d2      	ldr	r2, [r2, #12]
 80039a0:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	6919      	ldr	r1, [r3, #16]
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	689b      	ldr	r3, [r3, #8]
 80039ac:	041a      	lsls	r2, r3, #16
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	430a      	orrs	r2, r1
 80039b4:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif
      }

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80039b6:	6878      	ldr	r0, [r7, #4]
 80039b8:	f000 fbea 	bl	8004190 <RTC_ExitInitMode>
 80039bc:	4603      	mov	r3, r0
 80039be:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80039c0:	7bfb      	ldrb	r3, [r7, #15]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d113      	bne.n	80039ee <HAL_RTC_Init+0xea>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f022 0203 	bic.w	r2, r2, #3
 80039d4:	64da      	str	r2, [r3, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	69da      	ldr	r2, [r3, #28]
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	695b      	ldr	r3, [r3, #20]
 80039e4:	431a      	orrs	r2, r3
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	430a      	orrs	r2, r1
 80039ec:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	22ff      	movs	r2, #255	@ 0xff
 80039f4:	625a      	str	r2, [r3, #36]	@ 0x24
 80039f6:	e001      	b.n	80039fc <HAL_RTC_Init+0xf8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 80039f8:	2300      	movs	r3, #0
 80039fa:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80039fc:	7bfb      	ldrb	r3, [r7, #15]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d103      	bne.n	8003a0a <HAL_RTC_Init+0x106>
    {
        hrtc->State = HAL_RTC_STATE_READY;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2201      	movs	r2, #1
 8003a06:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
  }

  return status;
 8003a0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	3710      	adds	r7, #16
 8003a10:	46bd      	mov	sp, r7
 8003a12:	bd80      	pop	{r7, pc}

08003a14 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003a14:	b590      	push	{r4, r7, lr}
 8003a16:	b087      	sub	sp, #28
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	60f8      	str	r0, [r7, #12]
 8003a1c:	60b9      	str	r1, [r7, #8]
 8003a1e:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a26:	2b01      	cmp	r3, #1
 8003a28:	d101      	bne.n	8003a2e <HAL_RTC_SetTime+0x1a>
 8003a2a:	2302      	movs	r3, #2
 8003a2c:	e08b      	b.n	8003b46 <HAL_RTC_SetTime+0x132>
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	2201      	movs	r2, #1
 8003a32:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	2202      	movs	r2, #2
 8003a3a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	22ca      	movs	r2, #202	@ 0xca
 8003a44:	625a      	str	r2, [r3, #36]	@ 0x24
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	2253      	movs	r2, #83	@ 0x53
 8003a4c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003a4e:	68f8      	ldr	r0, [r7, #12]
 8003a50:	f000 fb6a 	bl	8004128 <RTC_EnterInitMode>
 8003a54:	4603      	mov	r3, r0
 8003a56:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8003a58:	7cfb      	ldrb	r3, [r7, #19]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d163      	bne.n	8003b26 <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d126      	bne.n	8003ab2 <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	689b      	ldr	r3, [r3, #8]
 8003a6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d102      	bne.n	8003a78 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8003a72:	68bb      	ldr	r3, [r7, #8]
 8003a74:	2200      	movs	r2, #0
 8003a76:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003a78:	68bb      	ldr	r3, [r7, #8]
 8003a7a:	781b      	ldrb	r3, [r3, #0]
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	f000 fbc5 	bl	800420c <RTC_ByteToBcd2>
 8003a82:	4603      	mov	r3, r0
 8003a84:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003a86:	68bb      	ldr	r3, [r7, #8]
 8003a88:	785b      	ldrb	r3, [r3, #1]
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	f000 fbbe 	bl	800420c <RTC_ByteToBcd2>
 8003a90:	4603      	mov	r3, r0
 8003a92:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003a94:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8003a96:	68bb      	ldr	r3, [r7, #8]
 8003a98:	789b      	ldrb	r3, [r3, #2]
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	f000 fbb6 	bl	800420c <RTC_ByteToBcd2>
 8003aa0:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003aa2:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8003aa6:	68bb      	ldr	r3, [r7, #8]
 8003aa8:	78db      	ldrb	r3, [r3, #3]
 8003aaa:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003aac:	4313      	orrs	r3, r2
 8003aae:	617b      	str	r3, [r7, #20]
 8003ab0:	e018      	b.n	8003ae4 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	689b      	ldr	r3, [r3, #8]
 8003ab8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d102      	bne.n	8003ac6 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8003ac0:	68bb      	ldr	r3, [r7, #8]
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003ac6:	68bb      	ldr	r3, [r7, #8]
 8003ac8:	781b      	ldrb	r3, [r3, #0]
 8003aca:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003acc:	68bb      	ldr	r3, [r7, #8]
 8003ace:	785b      	ldrb	r3, [r3, #1]
 8003ad0:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003ad2:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8003ad4:	68ba      	ldr	r2, [r7, #8]
 8003ad6:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003ad8:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8003ada:	68bb      	ldr	r3, [r7, #8]
 8003adc:	78db      	ldrb	r3, [r3, #3]
 8003ade:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003ae0:	4313      	orrs	r3, r2
 8003ae2:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681a      	ldr	r2, [r3, #0]
 8003ae8:	697b      	ldr	r3, [r7, #20]
 8003aea:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8003aee:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8003af2:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	689a      	ldr	r2, [r3, #8]
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003b02:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	6899      	ldr	r1, [r3, #8]
 8003b0a:	68bb      	ldr	r3, [r7, #8]
 8003b0c:	68da      	ldr	r2, [r3, #12]
 8003b0e:	68bb      	ldr	r3, [r7, #8]
 8003b10:	691b      	ldr	r3, [r3, #16]
 8003b12:	431a      	orrs	r2, r3
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	430a      	orrs	r2, r1
 8003b1a:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003b1c:	68f8      	ldr	r0, [r7, #12]
 8003b1e:	f000 fb37 	bl	8004190 <RTC_ExitInitMode>
 8003b22:	4603      	mov	r3, r0
 8003b24:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	22ff      	movs	r2, #255	@ 0xff
 8003b2c:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8003b2e:	7cfb      	ldrb	r3, [r7, #19]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d103      	bne.n	8003b3c <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	2201      	movs	r2, #1
 8003b38:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8003b44:	7cfb      	ldrb	r3, [r7, #19]
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	371c      	adds	r7, #28
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd90      	pop	{r4, r7, pc}

08003b4e <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003b4e:	b590      	push	{r4, r7, lr}
 8003b50:	b087      	sub	sp, #28
 8003b52:	af00      	add	r7, sp, #0
 8003b54:	60f8      	str	r0, [r7, #12]
 8003b56:	60b9      	str	r1, [r7, #8]
 8003b58:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003b60:	2b01      	cmp	r3, #1
 8003b62:	d101      	bne.n	8003b68 <HAL_RTC_SetDate+0x1a>
 8003b64:	2302      	movs	r3, #2
 8003b66:	e075      	b.n	8003c54 <HAL_RTC_SetDate+0x106>
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	2201      	movs	r2, #1
 8003b6c:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	2202      	movs	r2, #2
 8003b74:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d10e      	bne.n	8003b9c <HAL_RTC_SetDate+0x4e>
 8003b7e:	68bb      	ldr	r3, [r7, #8]
 8003b80:	785b      	ldrb	r3, [r3, #1]
 8003b82:	f003 0310 	and.w	r3, r3, #16
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d008      	beq.n	8003b9c <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8003b8a:	68bb      	ldr	r3, [r7, #8]
 8003b8c:	785b      	ldrb	r3, [r3, #1]
 8003b8e:	f023 0310 	bic.w	r3, r3, #16
 8003b92:	b2db      	uxtb	r3, r3
 8003b94:	330a      	adds	r3, #10
 8003b96:	b2da      	uxtb	r2, r3
 8003b98:	68bb      	ldr	r3, [r7, #8]
 8003b9a:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d11c      	bne.n	8003bdc <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8003ba2:	68bb      	ldr	r3, [r7, #8]
 8003ba4:	78db      	ldrb	r3, [r3, #3]
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	f000 fb30 	bl	800420c <RTC_ByteToBcd2>
 8003bac:	4603      	mov	r3, r0
 8003bae:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003bb0:	68bb      	ldr	r3, [r7, #8]
 8003bb2:	785b      	ldrb	r3, [r3, #1]
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	f000 fb29 	bl	800420c <RTC_ByteToBcd2>
 8003bba:	4603      	mov	r3, r0
 8003bbc:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8003bbe:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 8003bc0:	68bb      	ldr	r3, [r7, #8]
 8003bc2:	789b      	ldrb	r3, [r3, #2]
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	f000 fb21 	bl	800420c <RTC_ByteToBcd2>
 8003bca:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003bcc:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8003bd0:	68bb      	ldr	r3, [r7, #8]
 8003bd2:	781b      	ldrb	r3, [r3, #0]
 8003bd4:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	617b      	str	r3, [r7, #20]
 8003bda:	e00e      	b.n	8003bfa <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003bdc:	68bb      	ldr	r3, [r7, #8]
 8003bde:	78db      	ldrb	r3, [r3, #3]
 8003be0:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8003be2:	68bb      	ldr	r3, [r7, #8]
 8003be4:	785b      	ldrb	r3, [r3, #1]
 8003be6:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003be8:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 8003bea:	68ba      	ldr	r2, [r7, #8]
 8003bec:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8003bee:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8003bf0:	68bb      	ldr	r3, [r7, #8]
 8003bf2:	781b      	ldrb	r3, [r3, #0]
 8003bf4:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003bf6:	4313      	orrs	r3, r2
 8003bf8:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	22ca      	movs	r2, #202	@ 0xca
 8003c00:	625a      	str	r2, [r3, #36]	@ 0x24
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	2253      	movs	r2, #83	@ 0x53
 8003c08:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003c0a:	68f8      	ldr	r0, [r7, #12]
 8003c0c:	f000 fa8c 	bl	8004128 <RTC_EnterInitMode>
 8003c10:	4603      	mov	r3, r0
 8003c12:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8003c14:	7cfb      	ldrb	r3, [r7, #19]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d10c      	bne.n	8003c34 <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681a      	ldr	r2, [r3, #0]
 8003c1e:	697b      	ldr	r3, [r7, #20]
 8003c20:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003c24:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8003c28:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003c2a:	68f8      	ldr	r0, [r7, #12]
 8003c2c:	f000 fab0 	bl	8004190 <RTC_ExitInitMode>
 8003c30:	4603      	mov	r3, r0
 8003c32:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	22ff      	movs	r2, #255	@ 0xff
 8003c3a:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8003c3c:	7cfb      	ldrb	r3, [r7, #19]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d103      	bne.n	8003c4a <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	2201      	movs	r2, #1
 8003c46:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8003c52:	7cfb      	ldrb	r3, [r7, #19]
}
 8003c54:	4618      	mov	r0, r3
 8003c56:	371c      	adds	r7, #28
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	bd90      	pop	{r4, r7, pc}

08003c5c <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8003c5c:	b590      	push	{r4, r7, lr}
 8003c5e:	b089      	sub	sp, #36	@ 0x24
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	60f8      	str	r0, [r7, #12]
 8003c64:	60b9      	str	r1, [r7, #8]
 8003c66:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003c6e:	2b01      	cmp	r3, #1
 8003c70:	d101      	bne.n	8003c76 <HAL_RTC_SetAlarm_IT+0x1a>
 8003c72:	2302      	movs	r3, #2
 8003c74:	e127      	b.n	8003ec6 <HAL_RTC_SetAlarm_IT+0x26a>
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	2201      	movs	r2, #1
 8003c7a:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	2202      	movs	r2, #2
 8003c82:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if (Format == RTC_FORMAT_BIN)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d137      	bne.n	8003cfc <HAL_RTC_SetAlarm_IT+0xa0>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	689b      	ldr	r3, [r3, #8]
 8003c92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d102      	bne.n	8003ca0 <HAL_RTC_SetAlarm_IT+0x44>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8003c9a:	68bb      	ldr	r3, [r7, #8]
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003ca0:	68bb      	ldr	r3, [r7, #8]
 8003ca2:	781b      	ldrb	r3, [r3, #0]
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	f000 fab1 	bl	800420c <RTC_ByteToBcd2>
 8003caa:	4603      	mov	r3, r0
 8003cac:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003cae:	68bb      	ldr	r3, [r7, #8]
 8003cb0:	785b      	ldrb	r3, [r3, #1]
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	f000 faaa 	bl	800420c <RTC_ByteToBcd2>
 8003cb8:	4603      	mov	r3, r0
 8003cba:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003cbc:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003cbe:	68bb      	ldr	r3, [r7, #8]
 8003cc0:	789b      	ldrb	r3, [r3, #2]
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	f000 faa2 	bl	800420c <RTC_ByteToBcd2>
 8003cc8:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003cca:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003cce:	68bb      	ldr	r3, [r7, #8]
 8003cd0:	78db      	ldrb	r3, [r3, #3]
 8003cd2:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003cd4:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003cd8:	68bb      	ldr	r3, [r7, #8]
 8003cda:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003cde:	4618      	mov	r0, r3
 8003ce0:	f000 fa94 	bl	800420c <RTC_ByteToBcd2>
 8003ce4:	4603      	mov	r3, r0
 8003ce6:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003ce8:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8003cec:	68bb      	ldr	r3, [r7, #8]
 8003cee:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003cf0:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8003cf2:	68bb      	ldr	r3, [r7, #8]
 8003cf4:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	61fb      	str	r3, [r7, #28]
 8003cfa:	e023      	b.n	8003d44 <HAL_RTC_SetAlarm_IT+0xe8>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	689b      	ldr	r3, [r3, #8]
 8003d02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d102      	bne.n	8003d10 <HAL_RTC_SetAlarm_IT+0xb4>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8003d0a:	68bb      	ldr	r3, [r7, #8]
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	70da      	strb	r2, [r3, #3]
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

#endif /* USE_FULL_ASSERT */
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003d10:	68bb      	ldr	r3, [r7, #8]
 8003d12:	781b      	ldrb	r3, [r3, #0]
 8003d14:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003d16:	68bb      	ldr	r3, [r7, #8]
 8003d18:	785b      	ldrb	r3, [r3, #1]
 8003d1a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003d1c:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003d1e:	68ba      	ldr	r2, [r7, #8]
 8003d20:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003d22:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003d24:	68bb      	ldr	r3, [r7, #8]
 8003d26:	78db      	ldrb	r3, [r3, #3]
 8003d28:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003d2a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003d2c:	68bb      	ldr	r3, [r7, #8]
 8003d2e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003d32:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003d34:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8003d36:	68bb      	ldr	r3, [r7, #8]
 8003d38:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003d3a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8003d3c:	68bb      	ldr	r3, [r7, #8]
 8003d3e:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003d40:	4313      	orrs	r3, r2
 8003d42:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8003d44:	68bb      	ldr	r3, [r7, #8]
 8003d46:	685a      	ldr	r2, [r3, #4]
 8003d48:	68bb      	ldr	r3, [r7, #8]
 8003d4a:	69db      	ldr	r3, [r3, #28]
 8003d4c:	4313      	orrs	r3, r2
 8003d4e:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	22ca      	movs	r2, #202	@ 0xca
 8003d56:	625a      	str	r2, [r3, #36]	@ 0x24
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	2253      	movs	r2, #83	@ 0x53
 8003d5e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8003d60:	68bb      	ldr	r3, [r7, #8]
 8003d62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d64:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d68:	d14a      	bne.n	8003e00 <HAL_RTC_SetAlarm_IT+0x1a4>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	689a      	ldr	r2, [r3, #8]
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003d78:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	68db      	ldr	r3, [r3, #12]
 8003d80:	b2da      	uxtb	r2, r3
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 8003d8a:	60da      	str	r2, [r3, #12]

#if defined (RTC_FLAG_ALRAWF)
    uint32_t tickstart = HAL_GetTick();
 8003d8c:	f7fd fa5e 	bl	800124c <HAL_GetTick>
 8003d90:	6138      	str	r0, [r7, #16]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8003d92:	e015      	b.n	8003dc0 <HAL_RTC_SetAlarm_IT+0x164>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003d94:	f7fd fa5a 	bl	800124c <HAL_GetTick>
 8003d98:	4602      	mov	r2, r0
 8003d9a:	693b      	ldr	r3, [r7, #16]
 8003d9c:	1ad3      	subs	r3, r2, r3
 8003d9e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003da2:	d90d      	bls.n	8003dc0 <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	22ff      	movs	r2, #255	@ 0xff
 8003daa:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	2203      	movs	r2, #3
 8003db0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	2200      	movs	r2, #0
 8003db8:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8003dbc:	2303      	movs	r3, #3
 8003dbe:	e082      	b.n	8003ec6 <HAL_RTC_SetAlarm_IT+0x26a>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	68db      	ldr	r3, [r3, #12]
 8003dc6:	f003 0301 	and.w	r3, r3, #1
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d0e2      	beq.n	8003d94 <HAL_RTC_SetAlarm_IT+0x138>
      }
    }
#endif

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	69fa      	ldr	r2, [r7, #28]
 8003dd4:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	69ba      	ldr	r2, [r7, #24]
 8003ddc:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	689a      	ldr	r2, [r3, #8]
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003dec:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	689a      	ldr	r2, [r3, #8]
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003dfc:	609a      	str	r2, [r3, #8]
 8003dfe:	e049      	b.n	8003e94 <HAL_RTC_SetAlarm_IT+0x238>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	689a      	ldr	r2, [r3, #8]
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003e0e:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	68db      	ldr	r3, [r3, #12]
 8003e16:	b2da      	uxtb	r2, r3
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f462 7220 	orn	r2, r2, #640	@ 0x280
 8003e20:	60da      	str	r2, [r3, #12]

#if defined (RTC_FLAG_ALRBWF)
    uint32_t tickstart = HAL_GetTick();
 8003e22:	f7fd fa13 	bl	800124c <HAL_GetTick>
 8003e26:	6178      	str	r0, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8003e28:	e015      	b.n	8003e56 <HAL_RTC_SetAlarm_IT+0x1fa>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003e2a:	f7fd fa0f 	bl	800124c <HAL_GetTick>
 8003e2e:	4602      	mov	r2, r0
 8003e30:	697b      	ldr	r3, [r7, #20]
 8003e32:	1ad3      	subs	r3, r2, r3
 8003e34:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003e38:	d90d      	bls.n	8003e56 <HAL_RTC_SetAlarm_IT+0x1fa>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	22ff      	movs	r2, #255	@ 0xff
 8003e40:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	2203      	movs	r2, #3
 8003e46:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8003e52:	2303      	movs	r3, #3
 8003e54:	e037      	b.n	8003ec6 <HAL_RTC_SetAlarm_IT+0x26a>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	68db      	ldr	r3, [r3, #12]
 8003e5c:	f003 0302 	and.w	r3, r3, #2
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d0e2      	beq.n	8003e2a <HAL_RTC_SetAlarm_IT+0x1ce>
      }
    }
#endif

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	69fa      	ldr	r2, [r7, #28]
 8003e6a:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	69ba      	ldr	r2, [r7, #24]
 8003e72:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	689a      	ldr	r2, [r3, #8]
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e82:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	689a      	ldr	r2, [r3, #8]
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003e92:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8003e94:	4b0e      	ldr	r3, [pc, #56]	@ (8003ed0 <HAL_RTC_SetAlarm_IT+0x274>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	4a0d      	ldr	r2, [pc, #52]	@ (8003ed0 <HAL_RTC_SetAlarm_IT+0x274>)
 8003e9a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003e9e:	6013      	str	r3, [r2, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8003ea0:	4b0b      	ldr	r3, [pc, #44]	@ (8003ed0 <HAL_RTC_SetAlarm_IT+0x274>)
 8003ea2:	689b      	ldr	r3, [r3, #8]
 8003ea4:	4a0a      	ldr	r2, [pc, #40]	@ (8003ed0 <HAL_RTC_SetAlarm_IT+0x274>)
 8003ea6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003eaa:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	22ff      	movs	r2, #255	@ 0xff
 8003eb2:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	2201      	movs	r2, #1
 8003eb8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003ec4:	2300      	movs	r3, #0
}
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	3724      	adds	r7, #36	@ 0x24
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bd90      	pop	{r4, r7, pc}
 8003ece:	bf00      	nop
 8003ed0:	40010400 	.word	0x40010400

08003ed4 <HAL_RTC_GetAlarm>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Alarm, uint32_t Format)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b086      	sub	sp, #24
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	60f8      	str	r0, [r7, #12]
 8003edc:	60b9      	str	r1, [r7, #8]
 8003ede:	607a      	str	r2, [r7, #4]
 8003ee0:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_ALARM(Alarm));

  if (Alarm == RTC_ALARM_A)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ee8:	d143      	bne.n	8003f72 <HAL_RTC_GetAlarm+0x9e>
  {
    /* AlarmA */
    sAlarm->Alarm = RTC_ALARM_A;
 8003eea:	68bb      	ldr	r3, [r7, #8]
 8003eec:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003ef0:	629a      	str	r2, [r3, #40]	@ 0x28

    tmpreg = (uint32_t)(hrtc->Instance->ALRMAR);
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	69db      	ldr	r3, [r3, #28]
 8003ef8:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMASSR) & RTC_ALRMASSR_SS);
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f00:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8003f04:	613b      	str	r3, [r7, #16]

    /* Fill the structure with the read parameters */
    sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMAR_HT | RTC_ALRMAR_HU)) >> RTC_ALRMAR_HU_Pos);
 8003f06:	697b      	ldr	r3, [r7, #20]
 8003f08:	0c1b      	lsrs	r3, r3, #16
 8003f0a:	b2db      	uxtb	r3, r3
 8003f0c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003f10:	b2da      	uxtb	r2, r3
 8003f12:	68bb      	ldr	r3, [r7, #8]
 8003f14:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMAR_MNT | RTC_ALRMAR_MNU)) >> RTC_ALRMAR_MNU_Pos);
 8003f16:	697b      	ldr	r3, [r7, #20]
 8003f18:	0a1b      	lsrs	r3, r3, #8
 8003f1a:	b2db      	uxtb	r3, r3
 8003f1c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003f20:	b2da      	uxtb	r2, r3
 8003f22:	68bb      	ldr	r3, [r7, #8]
 8003f24:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = (uint8_t)((tmpreg & (RTC_ALRMAR_ST | RTC_ALRMAR_SU)) >> RTC_ALRMAR_SU_Pos);
 8003f26:	697b      	ldr	r3, [r7, #20]
 8003f28:	b2db      	uxtb	r3, r3
 8003f2a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003f2e:	b2da      	uxtb	r2, r3
 8003f30:	68bb      	ldr	r3, [r7, #8]
 8003f32:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMAR_PM) >> RTC_ALRMAR_PM_Pos);
 8003f34:	697b      	ldr	r3, [r7, #20]
 8003f36:	0d9b      	lsrs	r3, r3, #22
 8003f38:	b2db      	uxtb	r3, r3
 8003f3a:	f003 0301 	and.w	r3, r3, #1
 8003f3e:	b2da      	uxtb	r2, r3
 8003f40:	68bb      	ldr	r3, [r7, #8]
 8003f42:	70da      	strb	r2, [r3, #3]
    sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg;
 8003f44:	68bb      	ldr	r3, [r7, #8]
 8003f46:	693a      	ldr	r2, [r7, #16]
 8003f48:	605a      	str	r2, [r3, #4]
    sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMAR_DT | RTC_ALRMAR_DU)) >> RTC_ALRMAR_DU_Pos);
 8003f4a:	697b      	ldr	r3, [r7, #20]
 8003f4c:	0e1b      	lsrs	r3, r3, #24
 8003f4e:	b2db      	uxtb	r3, r3
 8003f50:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003f54:	b2da      	uxtb	r2, r3
 8003f56:	68bb      	ldr	r3, [r7, #8]
 8003f58:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMAR_WDSEL);
 8003f5c:	697b      	ldr	r3, [r7, #20]
 8003f5e:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8003f62:	68bb      	ldr	r3, [r7, #8]
 8003f64:	621a      	str	r2, [r3, #32]
    sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL);
 8003f66:	697b      	ldr	r3, [r7, #20]
 8003f68:	f003 3280 	and.w	r2, r3, #2155905152	@ 0x80808080
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	615a      	str	r2, [r3, #20]
 8003f70:	e042      	b.n	8003ff8 <HAL_RTC_GetAlarm+0x124>
  }
  else
  {
    sAlarm->Alarm = RTC_ALARM_B;
 8003f72:	68bb      	ldr	r3, [r7, #8]
 8003f74:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f78:	629a      	str	r2, [r3, #40]	@ 0x28

    tmpreg = (uint32_t)(hrtc->Instance->ALRMBR);
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	6a1b      	ldr	r3, [r3, #32]
 8003f80:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMBSSR) & RTC_ALRMBSSR_SS);
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f88:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8003f8c:	613b      	str	r3, [r7, #16]

    /* Fill the structure with the read parameters */
    sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMBR_HT | RTC_ALRMBR_HU)) >> RTC_ALRMBR_HU_Pos);
 8003f8e:	697b      	ldr	r3, [r7, #20]
 8003f90:	0c1b      	lsrs	r3, r3, #16
 8003f92:	b2db      	uxtb	r3, r3
 8003f94:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003f98:	b2da      	uxtb	r2, r3
 8003f9a:	68bb      	ldr	r3, [r7, #8]
 8003f9c:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMBR_MNT | RTC_ALRMBR_MNU)) >> RTC_ALRMBR_MNU_Pos);
 8003f9e:	697b      	ldr	r3, [r7, #20]
 8003fa0:	0a1b      	lsrs	r3, r3, #8
 8003fa2:	b2db      	uxtb	r3, r3
 8003fa4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003fa8:	b2da      	uxtb	r2, r3
 8003faa:	68bb      	ldr	r3, [r7, #8]
 8003fac:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = (uint8_t)((tmpreg & (RTC_ALRMBR_ST | RTC_ALRMBR_SU)) >> RTC_ALRMBR_SU_Pos);
 8003fae:	697b      	ldr	r3, [r7, #20]
 8003fb0:	b2db      	uxtb	r3, r3
 8003fb2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003fb6:	b2da      	uxtb	r2, r3
 8003fb8:	68bb      	ldr	r3, [r7, #8]
 8003fba:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMBR_PM) >> RTC_ALRMBR_PM_Pos);
 8003fbc:	697b      	ldr	r3, [r7, #20]
 8003fbe:	0d9b      	lsrs	r3, r3, #22
 8003fc0:	b2db      	uxtb	r3, r3
 8003fc2:	f003 0301 	and.w	r3, r3, #1
 8003fc6:	b2da      	uxtb	r2, r3
 8003fc8:	68bb      	ldr	r3, [r7, #8]
 8003fca:	70da      	strb	r2, [r3, #3]
    sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg;
 8003fcc:	68bb      	ldr	r3, [r7, #8]
 8003fce:	693a      	ldr	r2, [r7, #16]
 8003fd0:	605a      	str	r2, [r3, #4]
    sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMBR_DT | RTC_ALRMBR_DU)) >> RTC_ALRMBR_DU_Pos);
 8003fd2:	697b      	ldr	r3, [r7, #20]
 8003fd4:	0e1b      	lsrs	r3, r3, #24
 8003fd6:	b2db      	uxtb	r3, r3
 8003fd8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003fdc:	b2da      	uxtb	r2, r3
 8003fde:	68bb      	ldr	r3, [r7, #8]
 8003fe0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMBR_WDSEL);
 8003fe4:	697b      	ldr	r3, [r7, #20]
 8003fe6:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8003fea:	68bb      	ldr	r3, [r7, #8]
 8003fec:	621a      	str	r2, [r3, #32]
    sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL);
 8003fee:	697b      	ldr	r3, [r7, #20]
 8003ff0:	f003 3280 	and.w	r2, r3, #2155905152	@ 0x80808080
 8003ff4:	68bb      	ldr	r3, [r7, #8]
 8003ff6:	615a      	str	r2, [r3, #20]
  }

  if (Format == RTC_FORMAT_BIN)
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d125      	bne.n	800404a <HAL_RTC_GetAlarm+0x176>
  {
    sAlarm->AlarmTime.Hours = RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours);
 8003ffe:	68bb      	ldr	r3, [r7, #8]
 8004000:	781b      	ldrb	r3, [r3, #0]
 8004002:	4618      	mov	r0, r3
 8004004:	f000 f922 	bl	800424c <RTC_Bcd2ToByte>
 8004008:	4603      	mov	r3, r0
 800400a:	461a      	mov	r2, r3
 800400c:	68bb      	ldr	r3, [r7, #8]
 800400e:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes);
 8004010:	68bb      	ldr	r3, [r7, #8]
 8004012:	785b      	ldrb	r3, [r3, #1]
 8004014:	4618      	mov	r0, r3
 8004016:	f000 f919 	bl	800424c <RTC_Bcd2ToByte>
 800401a:	4603      	mov	r3, r0
 800401c:	461a      	mov	r2, r3
 800401e:	68bb      	ldr	r3, [r7, #8]
 8004020:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds);
 8004022:	68bb      	ldr	r3, [r7, #8]
 8004024:	789b      	ldrb	r3, [r3, #2]
 8004026:	4618      	mov	r0, r3
 8004028:	f000 f910 	bl	800424c <RTC_Bcd2ToByte>
 800402c:	4603      	mov	r3, r0
 800402e:	461a      	mov	r2, r3
 8004030:	68bb      	ldr	r3, [r7, #8]
 8004032:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmDateWeekDay = RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay);
 8004034:	68bb      	ldr	r3, [r7, #8]
 8004036:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800403a:	4618      	mov	r0, r3
 800403c:	f000 f906 	bl	800424c <RTC_Bcd2ToByte>
 8004040:	4603      	mov	r3, r0
 8004042:	461a      	mov	r2, r3
 8004044:	68bb      	ldr	r3, [r7, #8]
 8004046:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 800404a:	2300      	movs	r3, #0
}
 800404c:	4618      	mov	r0, r3
 800404e:	3718      	adds	r7, #24
 8004050:	46bd      	mov	sp, r7
 8004052:	bd80      	pop	{r7, pc}

08004054 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b082      	sub	sp, #8
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 800405c:	4b1f      	ldr	r3, [pc, #124]	@ (80040dc <HAL_RTC_AlarmIRQHandler+0x88>)
 800405e:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8004062:	615a      	str	r2, [r3, #20]
  }

#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  /* Get the AlarmA interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	689b      	ldr	r3, [r3, #8]
 800406a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800406e:	2b00      	cmp	r3, #0
 8004070:	d012      	beq.n	8004098 <HAL_RTC_AlarmIRQHandler+0x44>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	68db      	ldr	r3, [r3, #12]
 8004078:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800407c:	2b00      	cmp	r3, #0
 800407e:	d00b      	beq.n	8004098 <HAL_RTC_AlarmIRQHandler+0x44>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	68db      	ldr	r3, [r3, #12]
 8004086:	b2da      	uxtb	r2, r3
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 8004090:	60da      	str	r2, [r3, #12]

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8004092:	6878      	ldr	r0, [r7, #4]
 8004094:	f7fc fd60 	bl	8000b58 <HAL_RTC_AlarmAEventCallback>
#endif
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	689b      	ldr	r3, [r3, #8]
 800409e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d012      	beq.n	80040cc <HAL_RTC_AlarmIRQHandler+0x78>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	68db      	ldr	r3, [r3, #12]
 80040ac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d00b      	beq.n	80040cc <HAL_RTC_AlarmIRQHandler+0x78>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	68db      	ldr	r3, [r3, #12]
 80040ba:	b2da      	uxtb	r2, r3
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f462 7220 	orn	r2, r2, #640	@ 0x280
 80040c4:	60da      	str	r2, [r3, #12]

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 80040c6:	6878      	ldr	r0, [r7, #4]
 80040c8:	f000 f8da 	bl	8004280 <HAL_RTCEx_AlarmBEventCallback>
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2201      	movs	r2, #1
 80040d0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
}
 80040d4:	bf00      	nop
 80040d6:	3708      	adds	r7, #8
 80040d8:	46bd      	mov	sp, r7
 80040da:	bd80      	pop	{r7, pc}
 80040dc:	40010400 	.word	0x40010400

080040e0 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b084      	sub	sp, #16
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Clear RSF flag (use a read-modify-write sequence to preserve the other read-write bits) */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	4a0d      	ldr	r2, [pc, #52]	@ (8004124 <HAL_RTC_WaitForSynchro+0x44>)
 80040ee:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 80040f0:	f7fd f8ac 	bl	800124c <HAL_GetTick>
 80040f4:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80040f6:	e009      	b.n	800410c <HAL_RTC_WaitForSynchro+0x2c>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80040f8:	f7fd f8a8 	bl	800124c <HAL_GetTick>
 80040fc:	4602      	mov	r2, r0
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	1ad3      	subs	r3, r2, r3
 8004102:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004106:	d901      	bls.n	800410c <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 8004108:	2303      	movs	r3, #3
 800410a:	e007      	b.n	800411c <HAL_RTC_WaitForSynchro+0x3c>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	68db      	ldr	r3, [r3, #12]
 8004112:	f003 0320 	and.w	r3, r3, #32
 8004116:	2b00      	cmp	r3, #0
 8004118:	d0ee      	beq.n	80040f8 <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 800411a:	2300      	movs	r3, #0
}
 800411c:	4618      	mov	r0, r3
 800411e:	3710      	adds	r7, #16
 8004120:	46bd      	mov	sp, r7
 8004122:	bd80      	pop	{r7, pc}
 8004124:	0003ff5f 	.word	0x0003ff5f

08004128 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b084      	sub	sp, #16
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004130:	2300      	movs	r3, #0
 8004132:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	68db      	ldr	r3, [r3, #12]
 800413a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800413e:	2b00      	cmp	r3, #0
 8004140:	d120      	bne.n	8004184 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f04f 32ff 	mov.w	r2, #4294967295
 800414a:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800414c:	f7fd f87e 	bl	800124c <HAL_GetTick>
 8004150:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004152:	e00d      	b.n	8004170 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8004154:	f7fd f87a 	bl	800124c <HAL_GetTick>
 8004158:	4602      	mov	r2, r0
 800415a:	68bb      	ldr	r3, [r7, #8]
 800415c:	1ad3      	subs	r3, r2, r3
 800415e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004162:	d905      	bls.n	8004170 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8004164:	2303      	movs	r3, #3
 8004166:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2203      	movs	r2, #3
 800416c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	68db      	ldr	r3, [r3, #12]
 8004176:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800417a:	2b00      	cmp	r3, #0
 800417c:	d102      	bne.n	8004184 <RTC_EnterInitMode+0x5c>
 800417e:	7bfb      	ldrb	r3, [r7, #15]
 8004180:	2b03      	cmp	r3, #3
 8004182:	d1e7      	bne.n	8004154 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8004184:	7bfb      	ldrb	r3, [r7, #15]
}
 8004186:	4618      	mov	r0, r3
 8004188:	3710      	adds	r7, #16
 800418a:	46bd      	mov	sp, r7
 800418c:	bd80      	pop	{r7, pc}
	...

08004190 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b084      	sub	sp, #16
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004198:	2300      	movs	r3, #0
 800419a:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 800419c:	4b1a      	ldr	r3, [pc, #104]	@ (8004208 <RTC_ExitInitMode+0x78>)
 800419e:	68db      	ldr	r3, [r3, #12]
 80041a0:	4a19      	ldr	r2, [pc, #100]	@ (8004208 <RTC_ExitInitMode+0x78>)
 80041a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80041a6:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80041a8:	4b17      	ldr	r3, [pc, #92]	@ (8004208 <RTC_ExitInitMode+0x78>)
 80041aa:	689b      	ldr	r3, [r3, #8]
 80041ac:	f003 0320 	and.w	r3, r3, #32
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d10c      	bne.n	80041ce <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80041b4:	6878      	ldr	r0, [r7, #4]
 80041b6:	f7ff ff93 	bl	80040e0 <HAL_RTC_WaitForSynchro>
 80041ba:	4603      	mov	r3, r0
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d01e      	beq.n	80041fe <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2203      	movs	r2, #3
 80041c4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 80041c8:	2303      	movs	r3, #3
 80041ca:	73fb      	strb	r3, [r7, #15]
 80041cc:	e017      	b.n	80041fe <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80041ce:	4b0e      	ldr	r3, [pc, #56]	@ (8004208 <RTC_ExitInitMode+0x78>)
 80041d0:	689b      	ldr	r3, [r3, #8]
 80041d2:	4a0d      	ldr	r2, [pc, #52]	@ (8004208 <RTC_ExitInitMode+0x78>)
 80041d4:	f023 0320 	bic.w	r3, r3, #32
 80041d8:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80041da:	6878      	ldr	r0, [r7, #4]
 80041dc:	f7ff ff80 	bl	80040e0 <HAL_RTC_WaitForSynchro>
 80041e0:	4603      	mov	r3, r0
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d005      	beq.n	80041f2 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2203      	movs	r2, #3
 80041ea:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 80041ee:	2303      	movs	r3, #3
 80041f0:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80041f2:	4b05      	ldr	r3, [pc, #20]	@ (8004208 <RTC_ExitInitMode+0x78>)
 80041f4:	689b      	ldr	r3, [r3, #8]
 80041f6:	4a04      	ldr	r2, [pc, #16]	@ (8004208 <RTC_ExitInitMode+0x78>)
 80041f8:	f043 0320 	orr.w	r3, r3, #32
 80041fc:	6093      	str	r3, [r2, #8]
  }

  return status;
 80041fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8004200:	4618      	mov	r0, r3
 8004202:	3710      	adds	r7, #16
 8004204:	46bd      	mov	sp, r7
 8004206:	bd80      	pop	{r7, pc}
 8004208:	40002800 	.word	0x40002800

0800420c <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800420c:	b480      	push	{r7}
 800420e:	b085      	sub	sp, #20
 8004210:	af00      	add	r7, sp, #0
 8004212:	4603      	mov	r3, r0
 8004214:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8004216:	2300      	movs	r3, #0
 8004218:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 800421a:	79fb      	ldrb	r3, [r7, #7]
 800421c:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 800421e:	e005      	b.n	800422c <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	3301      	adds	r3, #1
 8004224:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 8004226:	7afb      	ldrb	r3, [r7, #11]
 8004228:	3b0a      	subs	r3, #10
 800422a:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 800422c:	7afb      	ldrb	r3, [r7, #11]
 800422e:	2b09      	cmp	r3, #9
 8004230:	d8f6      	bhi.n	8004220 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	b2db      	uxtb	r3, r3
 8004236:	011b      	lsls	r3, r3, #4
 8004238:	b2da      	uxtb	r2, r3
 800423a:	7afb      	ldrb	r3, [r7, #11]
 800423c:	4313      	orrs	r3, r2
 800423e:	b2db      	uxtb	r3, r3
}
 8004240:	4618      	mov	r0, r3
 8004242:	3714      	adds	r7, #20
 8004244:	46bd      	mov	sp, r7
 8004246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424a:	4770      	bx	lr

0800424c <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800424c:	b480      	push	{r7}
 800424e:	b085      	sub	sp, #20
 8004250:	af00      	add	r7, sp, #0
 8004252:	4603      	mov	r3, r0
 8004254:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 8004256:	79fb      	ldrb	r3, [r7, #7]
 8004258:	091b      	lsrs	r3, r3, #4
 800425a:	b2db      	uxtb	r3, r3
 800425c:	461a      	mov	r2, r3
 800425e:	0092      	lsls	r2, r2, #2
 8004260:	4413      	add	r3, r2
 8004262:	005b      	lsls	r3, r3, #1
 8004264:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 8004266:	79fb      	ldrb	r3, [r7, #7]
 8004268:	f003 030f 	and.w	r3, r3, #15
 800426c:	b2da      	uxtb	r2, r3
 800426e:	7bfb      	ldrb	r3, [r7, #15]
 8004270:	4413      	add	r3, r2
 8004272:	b2db      	uxtb	r3, r3
}
 8004274:	4618      	mov	r0, r3
 8004276:	3714      	adds	r7, #20
 8004278:	46bd      	mov	sp, r7
 800427a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427e:	4770      	bx	lr

08004280 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8004280:	b480      	push	{r7}
 8004282:	b083      	sub	sp, #12
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8004288:	bf00      	nop
 800428a:	370c      	adds	r7, #12
 800428c:	46bd      	mov	sp, r7
 800428e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004292:	4770      	bx	lr

08004294 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b082      	sub	sp, #8
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d101      	bne.n	80042a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80042a2:	2301      	movs	r3, #1
 80042a4:	e040      	b.n	8004328 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d106      	bne.n	80042bc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	2200      	movs	r2, #0
 80042b2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80042b6:	6878      	ldr	r0, [r7, #4]
 80042b8:	f7fc fce8 	bl	8000c8c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2224      	movs	r2, #36	@ 0x24
 80042c0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	681a      	ldr	r2, [r3, #0]
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f022 0201 	bic.w	r2, r2, #1
 80042d0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d002      	beq.n	80042e0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80042da:	6878      	ldr	r0, [r7, #4]
 80042dc:	f000 fae0 	bl	80048a0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80042e0:	6878      	ldr	r0, [r7, #4]
 80042e2:	f000 f825 	bl	8004330 <UART_SetConfig>
 80042e6:	4603      	mov	r3, r0
 80042e8:	2b01      	cmp	r3, #1
 80042ea:	d101      	bne.n	80042f0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80042ec:	2301      	movs	r3, #1
 80042ee:	e01b      	b.n	8004328 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	685a      	ldr	r2, [r3, #4]
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80042fe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	689a      	ldr	r2, [r3, #8]
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800430e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	681a      	ldr	r2, [r3, #0]
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f042 0201 	orr.w	r2, r2, #1
 800431e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004320:	6878      	ldr	r0, [r7, #4]
 8004322:	f000 fb5f 	bl	80049e4 <UART_CheckIdleState>
 8004326:	4603      	mov	r3, r0
}
 8004328:	4618      	mov	r0, r3
 800432a:	3708      	adds	r7, #8
 800432c:	46bd      	mov	sp, r7
 800432e:	bd80      	pop	{r7, pc}

08004330 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004330:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004334:	b08a      	sub	sp, #40	@ 0x28
 8004336:	af00      	add	r7, sp, #0
 8004338:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800433a:	2300      	movs	r3, #0
 800433c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	689a      	ldr	r2, [r3, #8]
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	691b      	ldr	r3, [r3, #16]
 8004348:	431a      	orrs	r2, r3
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	695b      	ldr	r3, [r3, #20]
 800434e:	431a      	orrs	r2, r3
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	69db      	ldr	r3, [r3, #28]
 8004354:	4313      	orrs	r3, r2
 8004356:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	681a      	ldr	r2, [r3, #0]
 800435e:	4ba4      	ldr	r3, [pc, #656]	@ (80045f0 <UART_SetConfig+0x2c0>)
 8004360:	4013      	ands	r3, r2
 8004362:	68fa      	ldr	r2, [r7, #12]
 8004364:	6812      	ldr	r2, [r2, #0]
 8004366:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004368:	430b      	orrs	r3, r1
 800436a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	68da      	ldr	r2, [r3, #12]
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	430a      	orrs	r2, r1
 8004380:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	699b      	ldr	r3, [r3, #24]
 8004386:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	4a99      	ldr	r2, [pc, #612]	@ (80045f4 <UART_SetConfig+0x2c4>)
 800438e:	4293      	cmp	r3, r2
 8004390:	d004      	beq.n	800439c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	6a1b      	ldr	r3, [r3, #32]
 8004396:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004398:	4313      	orrs	r3, r2
 800439a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	689b      	ldr	r3, [r3, #8]
 80043a2:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043ac:	430a      	orrs	r2, r1
 80043ae:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	4a90      	ldr	r2, [pc, #576]	@ (80045f8 <UART_SetConfig+0x2c8>)
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d126      	bne.n	8004408 <UART_SetConfig+0xd8>
 80043ba:	4b90      	ldr	r3, [pc, #576]	@ (80045fc <UART_SetConfig+0x2cc>)
 80043bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043c0:	f003 0303 	and.w	r3, r3, #3
 80043c4:	2b03      	cmp	r3, #3
 80043c6:	d81b      	bhi.n	8004400 <UART_SetConfig+0xd0>
 80043c8:	a201      	add	r2, pc, #4	@ (adr r2, 80043d0 <UART_SetConfig+0xa0>)
 80043ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043ce:	bf00      	nop
 80043d0:	080043e1 	.word	0x080043e1
 80043d4:	080043f1 	.word	0x080043f1
 80043d8:	080043e9 	.word	0x080043e9
 80043dc:	080043f9 	.word	0x080043f9
 80043e0:	2301      	movs	r3, #1
 80043e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80043e6:	e116      	b.n	8004616 <UART_SetConfig+0x2e6>
 80043e8:	2302      	movs	r3, #2
 80043ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80043ee:	e112      	b.n	8004616 <UART_SetConfig+0x2e6>
 80043f0:	2304      	movs	r3, #4
 80043f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80043f6:	e10e      	b.n	8004616 <UART_SetConfig+0x2e6>
 80043f8:	2308      	movs	r3, #8
 80043fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80043fe:	e10a      	b.n	8004616 <UART_SetConfig+0x2e6>
 8004400:	2310      	movs	r3, #16
 8004402:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004406:	e106      	b.n	8004616 <UART_SetConfig+0x2e6>
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4a7c      	ldr	r2, [pc, #496]	@ (8004600 <UART_SetConfig+0x2d0>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d138      	bne.n	8004484 <UART_SetConfig+0x154>
 8004412:	4b7a      	ldr	r3, [pc, #488]	@ (80045fc <UART_SetConfig+0x2cc>)
 8004414:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004418:	f003 030c 	and.w	r3, r3, #12
 800441c:	2b0c      	cmp	r3, #12
 800441e:	d82d      	bhi.n	800447c <UART_SetConfig+0x14c>
 8004420:	a201      	add	r2, pc, #4	@ (adr r2, 8004428 <UART_SetConfig+0xf8>)
 8004422:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004426:	bf00      	nop
 8004428:	0800445d 	.word	0x0800445d
 800442c:	0800447d 	.word	0x0800447d
 8004430:	0800447d 	.word	0x0800447d
 8004434:	0800447d 	.word	0x0800447d
 8004438:	0800446d 	.word	0x0800446d
 800443c:	0800447d 	.word	0x0800447d
 8004440:	0800447d 	.word	0x0800447d
 8004444:	0800447d 	.word	0x0800447d
 8004448:	08004465 	.word	0x08004465
 800444c:	0800447d 	.word	0x0800447d
 8004450:	0800447d 	.word	0x0800447d
 8004454:	0800447d 	.word	0x0800447d
 8004458:	08004475 	.word	0x08004475
 800445c:	2300      	movs	r3, #0
 800445e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004462:	e0d8      	b.n	8004616 <UART_SetConfig+0x2e6>
 8004464:	2302      	movs	r3, #2
 8004466:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800446a:	e0d4      	b.n	8004616 <UART_SetConfig+0x2e6>
 800446c:	2304      	movs	r3, #4
 800446e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004472:	e0d0      	b.n	8004616 <UART_SetConfig+0x2e6>
 8004474:	2308      	movs	r3, #8
 8004476:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800447a:	e0cc      	b.n	8004616 <UART_SetConfig+0x2e6>
 800447c:	2310      	movs	r3, #16
 800447e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004482:	e0c8      	b.n	8004616 <UART_SetConfig+0x2e6>
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	4a5e      	ldr	r2, [pc, #376]	@ (8004604 <UART_SetConfig+0x2d4>)
 800448a:	4293      	cmp	r3, r2
 800448c:	d125      	bne.n	80044da <UART_SetConfig+0x1aa>
 800448e:	4b5b      	ldr	r3, [pc, #364]	@ (80045fc <UART_SetConfig+0x2cc>)
 8004490:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004494:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004498:	2b30      	cmp	r3, #48	@ 0x30
 800449a:	d016      	beq.n	80044ca <UART_SetConfig+0x19a>
 800449c:	2b30      	cmp	r3, #48	@ 0x30
 800449e:	d818      	bhi.n	80044d2 <UART_SetConfig+0x1a2>
 80044a0:	2b20      	cmp	r3, #32
 80044a2:	d00a      	beq.n	80044ba <UART_SetConfig+0x18a>
 80044a4:	2b20      	cmp	r3, #32
 80044a6:	d814      	bhi.n	80044d2 <UART_SetConfig+0x1a2>
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d002      	beq.n	80044b2 <UART_SetConfig+0x182>
 80044ac:	2b10      	cmp	r3, #16
 80044ae:	d008      	beq.n	80044c2 <UART_SetConfig+0x192>
 80044b0:	e00f      	b.n	80044d2 <UART_SetConfig+0x1a2>
 80044b2:	2300      	movs	r3, #0
 80044b4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80044b8:	e0ad      	b.n	8004616 <UART_SetConfig+0x2e6>
 80044ba:	2302      	movs	r3, #2
 80044bc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80044c0:	e0a9      	b.n	8004616 <UART_SetConfig+0x2e6>
 80044c2:	2304      	movs	r3, #4
 80044c4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80044c8:	e0a5      	b.n	8004616 <UART_SetConfig+0x2e6>
 80044ca:	2308      	movs	r3, #8
 80044cc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80044d0:	e0a1      	b.n	8004616 <UART_SetConfig+0x2e6>
 80044d2:	2310      	movs	r3, #16
 80044d4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80044d8:	e09d      	b.n	8004616 <UART_SetConfig+0x2e6>
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	4a4a      	ldr	r2, [pc, #296]	@ (8004608 <UART_SetConfig+0x2d8>)
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d125      	bne.n	8004530 <UART_SetConfig+0x200>
 80044e4:	4b45      	ldr	r3, [pc, #276]	@ (80045fc <UART_SetConfig+0x2cc>)
 80044e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044ea:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80044ee:	2bc0      	cmp	r3, #192	@ 0xc0
 80044f0:	d016      	beq.n	8004520 <UART_SetConfig+0x1f0>
 80044f2:	2bc0      	cmp	r3, #192	@ 0xc0
 80044f4:	d818      	bhi.n	8004528 <UART_SetConfig+0x1f8>
 80044f6:	2b80      	cmp	r3, #128	@ 0x80
 80044f8:	d00a      	beq.n	8004510 <UART_SetConfig+0x1e0>
 80044fa:	2b80      	cmp	r3, #128	@ 0x80
 80044fc:	d814      	bhi.n	8004528 <UART_SetConfig+0x1f8>
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d002      	beq.n	8004508 <UART_SetConfig+0x1d8>
 8004502:	2b40      	cmp	r3, #64	@ 0x40
 8004504:	d008      	beq.n	8004518 <UART_SetConfig+0x1e8>
 8004506:	e00f      	b.n	8004528 <UART_SetConfig+0x1f8>
 8004508:	2300      	movs	r3, #0
 800450a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800450e:	e082      	b.n	8004616 <UART_SetConfig+0x2e6>
 8004510:	2302      	movs	r3, #2
 8004512:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004516:	e07e      	b.n	8004616 <UART_SetConfig+0x2e6>
 8004518:	2304      	movs	r3, #4
 800451a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800451e:	e07a      	b.n	8004616 <UART_SetConfig+0x2e6>
 8004520:	2308      	movs	r3, #8
 8004522:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004526:	e076      	b.n	8004616 <UART_SetConfig+0x2e6>
 8004528:	2310      	movs	r3, #16
 800452a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800452e:	e072      	b.n	8004616 <UART_SetConfig+0x2e6>
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	4a35      	ldr	r2, [pc, #212]	@ (800460c <UART_SetConfig+0x2dc>)
 8004536:	4293      	cmp	r3, r2
 8004538:	d12a      	bne.n	8004590 <UART_SetConfig+0x260>
 800453a:	4b30      	ldr	r3, [pc, #192]	@ (80045fc <UART_SetConfig+0x2cc>)
 800453c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004540:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004544:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004548:	d01a      	beq.n	8004580 <UART_SetConfig+0x250>
 800454a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800454e:	d81b      	bhi.n	8004588 <UART_SetConfig+0x258>
 8004550:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004554:	d00c      	beq.n	8004570 <UART_SetConfig+0x240>
 8004556:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800455a:	d815      	bhi.n	8004588 <UART_SetConfig+0x258>
 800455c:	2b00      	cmp	r3, #0
 800455e:	d003      	beq.n	8004568 <UART_SetConfig+0x238>
 8004560:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004564:	d008      	beq.n	8004578 <UART_SetConfig+0x248>
 8004566:	e00f      	b.n	8004588 <UART_SetConfig+0x258>
 8004568:	2300      	movs	r3, #0
 800456a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800456e:	e052      	b.n	8004616 <UART_SetConfig+0x2e6>
 8004570:	2302      	movs	r3, #2
 8004572:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004576:	e04e      	b.n	8004616 <UART_SetConfig+0x2e6>
 8004578:	2304      	movs	r3, #4
 800457a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800457e:	e04a      	b.n	8004616 <UART_SetConfig+0x2e6>
 8004580:	2308      	movs	r3, #8
 8004582:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004586:	e046      	b.n	8004616 <UART_SetConfig+0x2e6>
 8004588:	2310      	movs	r3, #16
 800458a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800458e:	e042      	b.n	8004616 <UART_SetConfig+0x2e6>
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	4a17      	ldr	r2, [pc, #92]	@ (80045f4 <UART_SetConfig+0x2c4>)
 8004596:	4293      	cmp	r3, r2
 8004598:	d13a      	bne.n	8004610 <UART_SetConfig+0x2e0>
 800459a:	4b18      	ldr	r3, [pc, #96]	@ (80045fc <UART_SetConfig+0x2cc>)
 800459c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045a0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80045a4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80045a8:	d01a      	beq.n	80045e0 <UART_SetConfig+0x2b0>
 80045aa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80045ae:	d81b      	bhi.n	80045e8 <UART_SetConfig+0x2b8>
 80045b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80045b4:	d00c      	beq.n	80045d0 <UART_SetConfig+0x2a0>
 80045b6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80045ba:	d815      	bhi.n	80045e8 <UART_SetConfig+0x2b8>
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d003      	beq.n	80045c8 <UART_SetConfig+0x298>
 80045c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045c4:	d008      	beq.n	80045d8 <UART_SetConfig+0x2a8>
 80045c6:	e00f      	b.n	80045e8 <UART_SetConfig+0x2b8>
 80045c8:	2300      	movs	r3, #0
 80045ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80045ce:	e022      	b.n	8004616 <UART_SetConfig+0x2e6>
 80045d0:	2302      	movs	r3, #2
 80045d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80045d6:	e01e      	b.n	8004616 <UART_SetConfig+0x2e6>
 80045d8:	2304      	movs	r3, #4
 80045da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80045de:	e01a      	b.n	8004616 <UART_SetConfig+0x2e6>
 80045e0:	2308      	movs	r3, #8
 80045e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80045e6:	e016      	b.n	8004616 <UART_SetConfig+0x2e6>
 80045e8:	2310      	movs	r3, #16
 80045ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80045ee:	e012      	b.n	8004616 <UART_SetConfig+0x2e6>
 80045f0:	efff69f3 	.word	0xefff69f3
 80045f4:	40008000 	.word	0x40008000
 80045f8:	40013800 	.word	0x40013800
 80045fc:	40021000 	.word	0x40021000
 8004600:	40004400 	.word	0x40004400
 8004604:	40004800 	.word	0x40004800
 8004608:	40004c00 	.word	0x40004c00
 800460c:	40005000 	.word	0x40005000
 8004610:	2310      	movs	r3, #16
 8004612:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4a9f      	ldr	r2, [pc, #636]	@ (8004898 <UART_SetConfig+0x568>)
 800461c:	4293      	cmp	r3, r2
 800461e:	d17a      	bne.n	8004716 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004620:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004624:	2b08      	cmp	r3, #8
 8004626:	d824      	bhi.n	8004672 <UART_SetConfig+0x342>
 8004628:	a201      	add	r2, pc, #4	@ (adr r2, 8004630 <UART_SetConfig+0x300>)
 800462a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800462e:	bf00      	nop
 8004630:	08004655 	.word	0x08004655
 8004634:	08004673 	.word	0x08004673
 8004638:	0800465d 	.word	0x0800465d
 800463c:	08004673 	.word	0x08004673
 8004640:	08004663 	.word	0x08004663
 8004644:	08004673 	.word	0x08004673
 8004648:	08004673 	.word	0x08004673
 800464c:	08004673 	.word	0x08004673
 8004650:	0800466b 	.word	0x0800466b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004654:	f7fe fbf0 	bl	8002e38 <HAL_RCC_GetPCLK1Freq>
 8004658:	61f8      	str	r0, [r7, #28]
        break;
 800465a:	e010      	b.n	800467e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800465c:	4b8f      	ldr	r3, [pc, #572]	@ (800489c <UART_SetConfig+0x56c>)
 800465e:	61fb      	str	r3, [r7, #28]
        break;
 8004660:	e00d      	b.n	800467e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004662:	f7fe fb51 	bl	8002d08 <HAL_RCC_GetSysClockFreq>
 8004666:	61f8      	str	r0, [r7, #28]
        break;
 8004668:	e009      	b.n	800467e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800466a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800466e:	61fb      	str	r3, [r7, #28]
        break;
 8004670:	e005      	b.n	800467e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004672:	2300      	movs	r3, #0
 8004674:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004676:	2301      	movs	r3, #1
 8004678:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800467c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800467e:	69fb      	ldr	r3, [r7, #28]
 8004680:	2b00      	cmp	r3, #0
 8004682:	f000 80fb 	beq.w	800487c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	685a      	ldr	r2, [r3, #4]
 800468a:	4613      	mov	r3, r2
 800468c:	005b      	lsls	r3, r3, #1
 800468e:	4413      	add	r3, r2
 8004690:	69fa      	ldr	r2, [r7, #28]
 8004692:	429a      	cmp	r2, r3
 8004694:	d305      	bcc.n	80046a2 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	685b      	ldr	r3, [r3, #4]
 800469a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800469c:	69fa      	ldr	r2, [r7, #28]
 800469e:	429a      	cmp	r2, r3
 80046a0:	d903      	bls.n	80046aa <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80046a2:	2301      	movs	r3, #1
 80046a4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80046a8:	e0e8      	b.n	800487c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80046aa:	69fb      	ldr	r3, [r7, #28]
 80046ac:	2200      	movs	r2, #0
 80046ae:	461c      	mov	r4, r3
 80046b0:	4615      	mov	r5, r2
 80046b2:	f04f 0200 	mov.w	r2, #0
 80046b6:	f04f 0300 	mov.w	r3, #0
 80046ba:	022b      	lsls	r3, r5, #8
 80046bc:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80046c0:	0222      	lsls	r2, r4, #8
 80046c2:	68f9      	ldr	r1, [r7, #12]
 80046c4:	6849      	ldr	r1, [r1, #4]
 80046c6:	0849      	lsrs	r1, r1, #1
 80046c8:	2000      	movs	r0, #0
 80046ca:	4688      	mov	r8, r1
 80046cc:	4681      	mov	r9, r0
 80046ce:	eb12 0a08 	adds.w	sl, r2, r8
 80046d2:	eb43 0b09 	adc.w	fp, r3, r9
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	685b      	ldr	r3, [r3, #4]
 80046da:	2200      	movs	r2, #0
 80046dc:	603b      	str	r3, [r7, #0]
 80046de:	607a      	str	r2, [r7, #4]
 80046e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80046e4:	4650      	mov	r0, sl
 80046e6:	4659      	mov	r1, fp
 80046e8:	f7fb fdd2 	bl	8000290 <__aeabi_uldivmod>
 80046ec:	4602      	mov	r2, r0
 80046ee:	460b      	mov	r3, r1
 80046f0:	4613      	mov	r3, r2
 80046f2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80046f4:	69bb      	ldr	r3, [r7, #24]
 80046f6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80046fa:	d308      	bcc.n	800470e <UART_SetConfig+0x3de>
 80046fc:	69bb      	ldr	r3, [r7, #24]
 80046fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004702:	d204      	bcs.n	800470e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	69ba      	ldr	r2, [r7, #24]
 800470a:	60da      	str	r2, [r3, #12]
 800470c:	e0b6      	b.n	800487c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800470e:	2301      	movs	r3, #1
 8004710:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004714:	e0b2      	b.n	800487c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	69db      	ldr	r3, [r3, #28]
 800471a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800471e:	d15e      	bne.n	80047de <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004720:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004724:	2b08      	cmp	r3, #8
 8004726:	d828      	bhi.n	800477a <UART_SetConfig+0x44a>
 8004728:	a201      	add	r2, pc, #4	@ (adr r2, 8004730 <UART_SetConfig+0x400>)
 800472a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800472e:	bf00      	nop
 8004730:	08004755 	.word	0x08004755
 8004734:	0800475d 	.word	0x0800475d
 8004738:	08004765 	.word	0x08004765
 800473c:	0800477b 	.word	0x0800477b
 8004740:	0800476b 	.word	0x0800476b
 8004744:	0800477b 	.word	0x0800477b
 8004748:	0800477b 	.word	0x0800477b
 800474c:	0800477b 	.word	0x0800477b
 8004750:	08004773 	.word	0x08004773
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004754:	f7fe fb70 	bl	8002e38 <HAL_RCC_GetPCLK1Freq>
 8004758:	61f8      	str	r0, [r7, #28]
        break;
 800475a:	e014      	b.n	8004786 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800475c:	f7fe fb82 	bl	8002e64 <HAL_RCC_GetPCLK2Freq>
 8004760:	61f8      	str	r0, [r7, #28]
        break;
 8004762:	e010      	b.n	8004786 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004764:	4b4d      	ldr	r3, [pc, #308]	@ (800489c <UART_SetConfig+0x56c>)
 8004766:	61fb      	str	r3, [r7, #28]
        break;
 8004768:	e00d      	b.n	8004786 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800476a:	f7fe facd 	bl	8002d08 <HAL_RCC_GetSysClockFreq>
 800476e:	61f8      	str	r0, [r7, #28]
        break;
 8004770:	e009      	b.n	8004786 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004772:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004776:	61fb      	str	r3, [r7, #28]
        break;
 8004778:	e005      	b.n	8004786 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800477a:	2300      	movs	r3, #0
 800477c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800477e:	2301      	movs	r3, #1
 8004780:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004784:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004786:	69fb      	ldr	r3, [r7, #28]
 8004788:	2b00      	cmp	r3, #0
 800478a:	d077      	beq.n	800487c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800478c:	69fb      	ldr	r3, [r7, #28]
 800478e:	005a      	lsls	r2, r3, #1
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	085b      	lsrs	r3, r3, #1
 8004796:	441a      	add	r2, r3
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	685b      	ldr	r3, [r3, #4]
 800479c:	fbb2 f3f3 	udiv	r3, r2, r3
 80047a0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80047a2:	69bb      	ldr	r3, [r7, #24]
 80047a4:	2b0f      	cmp	r3, #15
 80047a6:	d916      	bls.n	80047d6 <UART_SetConfig+0x4a6>
 80047a8:	69bb      	ldr	r3, [r7, #24]
 80047aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80047ae:	d212      	bcs.n	80047d6 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80047b0:	69bb      	ldr	r3, [r7, #24]
 80047b2:	b29b      	uxth	r3, r3
 80047b4:	f023 030f 	bic.w	r3, r3, #15
 80047b8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80047ba:	69bb      	ldr	r3, [r7, #24]
 80047bc:	085b      	lsrs	r3, r3, #1
 80047be:	b29b      	uxth	r3, r3
 80047c0:	f003 0307 	and.w	r3, r3, #7
 80047c4:	b29a      	uxth	r2, r3
 80047c6:	8afb      	ldrh	r3, [r7, #22]
 80047c8:	4313      	orrs	r3, r2
 80047ca:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	8afa      	ldrh	r2, [r7, #22]
 80047d2:	60da      	str	r2, [r3, #12]
 80047d4:	e052      	b.n	800487c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80047d6:	2301      	movs	r3, #1
 80047d8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80047dc:	e04e      	b.n	800487c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80047de:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80047e2:	2b08      	cmp	r3, #8
 80047e4:	d827      	bhi.n	8004836 <UART_SetConfig+0x506>
 80047e6:	a201      	add	r2, pc, #4	@ (adr r2, 80047ec <UART_SetConfig+0x4bc>)
 80047e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047ec:	08004811 	.word	0x08004811
 80047f0:	08004819 	.word	0x08004819
 80047f4:	08004821 	.word	0x08004821
 80047f8:	08004837 	.word	0x08004837
 80047fc:	08004827 	.word	0x08004827
 8004800:	08004837 	.word	0x08004837
 8004804:	08004837 	.word	0x08004837
 8004808:	08004837 	.word	0x08004837
 800480c:	0800482f 	.word	0x0800482f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004810:	f7fe fb12 	bl	8002e38 <HAL_RCC_GetPCLK1Freq>
 8004814:	61f8      	str	r0, [r7, #28]
        break;
 8004816:	e014      	b.n	8004842 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004818:	f7fe fb24 	bl	8002e64 <HAL_RCC_GetPCLK2Freq>
 800481c:	61f8      	str	r0, [r7, #28]
        break;
 800481e:	e010      	b.n	8004842 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004820:	4b1e      	ldr	r3, [pc, #120]	@ (800489c <UART_SetConfig+0x56c>)
 8004822:	61fb      	str	r3, [r7, #28]
        break;
 8004824:	e00d      	b.n	8004842 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004826:	f7fe fa6f 	bl	8002d08 <HAL_RCC_GetSysClockFreq>
 800482a:	61f8      	str	r0, [r7, #28]
        break;
 800482c:	e009      	b.n	8004842 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800482e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004832:	61fb      	str	r3, [r7, #28]
        break;
 8004834:	e005      	b.n	8004842 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004836:	2300      	movs	r3, #0
 8004838:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800483a:	2301      	movs	r3, #1
 800483c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004840:	bf00      	nop
    }

    if (pclk != 0U)
 8004842:	69fb      	ldr	r3, [r7, #28]
 8004844:	2b00      	cmp	r3, #0
 8004846:	d019      	beq.n	800487c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	085a      	lsrs	r2, r3, #1
 800484e:	69fb      	ldr	r3, [r7, #28]
 8004850:	441a      	add	r2, r3
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	fbb2 f3f3 	udiv	r3, r2, r3
 800485a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800485c:	69bb      	ldr	r3, [r7, #24]
 800485e:	2b0f      	cmp	r3, #15
 8004860:	d909      	bls.n	8004876 <UART_SetConfig+0x546>
 8004862:	69bb      	ldr	r3, [r7, #24]
 8004864:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004868:	d205      	bcs.n	8004876 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800486a:	69bb      	ldr	r3, [r7, #24]
 800486c:	b29a      	uxth	r2, r3
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	60da      	str	r2, [r3, #12]
 8004874:	e002      	b.n	800487c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004876:	2301      	movs	r3, #1
 8004878:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	2200      	movs	r2, #0
 8004880:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	2200      	movs	r2, #0
 8004886:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004888:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800488c:	4618      	mov	r0, r3
 800488e:	3728      	adds	r7, #40	@ 0x28
 8004890:	46bd      	mov	sp, r7
 8004892:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004896:	bf00      	nop
 8004898:	40008000 	.word	0x40008000
 800489c:	00f42400 	.word	0x00f42400

080048a0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80048a0:	b480      	push	{r7}
 80048a2:	b083      	sub	sp, #12
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ac:	f003 0308 	and.w	r3, r3, #8
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d00a      	beq.n	80048ca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	685b      	ldr	r3, [r3, #4]
 80048ba:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	430a      	orrs	r2, r1
 80048c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ce:	f003 0301 	and.w	r3, r3, #1
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d00a      	beq.n	80048ec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	430a      	orrs	r2, r1
 80048ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048f0:	f003 0302 	and.w	r3, r3, #2
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d00a      	beq.n	800490e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	685b      	ldr	r3, [r3, #4]
 80048fe:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	430a      	orrs	r2, r1
 800490c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004912:	f003 0304 	and.w	r3, r3, #4
 8004916:	2b00      	cmp	r3, #0
 8004918:	d00a      	beq.n	8004930 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	685b      	ldr	r3, [r3, #4]
 8004920:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	430a      	orrs	r2, r1
 800492e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004934:	f003 0310 	and.w	r3, r3, #16
 8004938:	2b00      	cmp	r3, #0
 800493a:	d00a      	beq.n	8004952 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	689b      	ldr	r3, [r3, #8]
 8004942:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	430a      	orrs	r2, r1
 8004950:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004956:	f003 0320 	and.w	r3, r3, #32
 800495a:	2b00      	cmp	r3, #0
 800495c:	d00a      	beq.n	8004974 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	689b      	ldr	r3, [r3, #8]
 8004964:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	430a      	orrs	r2, r1
 8004972:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004978:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800497c:	2b00      	cmp	r3, #0
 800497e:	d01a      	beq.n	80049b6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	685b      	ldr	r3, [r3, #4]
 8004986:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	430a      	orrs	r2, r1
 8004994:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800499a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800499e:	d10a      	bne.n	80049b6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	430a      	orrs	r2, r1
 80049b4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d00a      	beq.n	80049d8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	685b      	ldr	r3, [r3, #4]
 80049c8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	430a      	orrs	r2, r1
 80049d6:	605a      	str	r2, [r3, #4]
  }
}
 80049d8:	bf00      	nop
 80049da:	370c      	adds	r7, #12
 80049dc:	46bd      	mov	sp, r7
 80049de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e2:	4770      	bx	lr

080049e4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b098      	sub	sp, #96	@ 0x60
 80049e8:	af02      	add	r7, sp, #8
 80049ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2200      	movs	r2, #0
 80049f0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80049f4:	f7fc fc2a 	bl	800124c <HAL_GetTick>
 80049f8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f003 0308 	and.w	r3, r3, #8
 8004a04:	2b08      	cmp	r3, #8
 8004a06:	d12e      	bne.n	8004a66 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004a08:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004a0c:	9300      	str	r3, [sp, #0]
 8004a0e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a10:	2200      	movs	r2, #0
 8004a12:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004a16:	6878      	ldr	r0, [r7, #4]
 8004a18:	f000 f88c 	bl	8004b34 <UART_WaitOnFlagUntilTimeout>
 8004a1c:	4603      	mov	r3, r0
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d021      	beq.n	8004a66 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a2a:	e853 3f00 	ldrex	r3, [r3]
 8004a2e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004a30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a32:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004a36:	653b      	str	r3, [r7, #80]	@ 0x50
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	461a      	mov	r2, r3
 8004a3e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004a40:	647b      	str	r3, [r7, #68]	@ 0x44
 8004a42:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a44:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004a46:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004a48:	e841 2300 	strex	r3, r2, [r1]
 8004a4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004a4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d1e6      	bne.n	8004a22 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2220      	movs	r2, #32
 8004a58:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004a62:	2303      	movs	r3, #3
 8004a64:	e062      	b.n	8004b2c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f003 0304 	and.w	r3, r3, #4
 8004a70:	2b04      	cmp	r3, #4
 8004a72:	d149      	bne.n	8004b08 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004a74:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004a78:	9300      	str	r3, [sp, #0]
 8004a7a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004a82:	6878      	ldr	r0, [r7, #4]
 8004a84:	f000 f856 	bl	8004b34 <UART_WaitOnFlagUntilTimeout>
 8004a88:	4603      	mov	r3, r0
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d03c      	beq.n	8004b08 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a96:	e853 3f00 	ldrex	r3, [r3]
 8004a9a:	623b      	str	r3, [r7, #32]
   return(result);
 8004a9c:	6a3b      	ldr	r3, [r7, #32]
 8004a9e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004aa2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	461a      	mov	r2, r3
 8004aaa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004aac:	633b      	str	r3, [r7, #48]	@ 0x30
 8004aae:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ab0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004ab2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ab4:	e841 2300 	strex	r3, r2, [r1]
 8004ab8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004aba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d1e6      	bne.n	8004a8e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	3308      	adds	r3, #8
 8004ac6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ac8:	693b      	ldr	r3, [r7, #16]
 8004aca:	e853 3f00 	ldrex	r3, [r3]
 8004ace:	60fb      	str	r3, [r7, #12]
   return(result);
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	f023 0301 	bic.w	r3, r3, #1
 8004ad6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	3308      	adds	r3, #8
 8004ade:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004ae0:	61fa      	str	r2, [r7, #28]
 8004ae2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ae4:	69b9      	ldr	r1, [r7, #24]
 8004ae6:	69fa      	ldr	r2, [r7, #28]
 8004ae8:	e841 2300 	strex	r3, r2, [r1]
 8004aec:	617b      	str	r3, [r7, #20]
   return(result);
 8004aee:	697b      	ldr	r3, [r7, #20]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d1e5      	bne.n	8004ac0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2220      	movs	r2, #32
 8004af8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2200      	movs	r2, #0
 8004b00:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004b04:	2303      	movs	r3, #3
 8004b06:	e011      	b.n	8004b2c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2220      	movs	r2, #32
 8004b0c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2220      	movs	r2, #32
 8004b12:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2200      	movs	r2, #0
 8004b1a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2200      	movs	r2, #0
 8004b20:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2200      	movs	r2, #0
 8004b26:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004b2a:	2300      	movs	r3, #0
}
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	3758      	adds	r7, #88	@ 0x58
 8004b30:	46bd      	mov	sp, r7
 8004b32:	bd80      	pop	{r7, pc}

08004b34 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b084      	sub	sp, #16
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	60f8      	str	r0, [r7, #12]
 8004b3c:	60b9      	str	r1, [r7, #8]
 8004b3e:	603b      	str	r3, [r7, #0]
 8004b40:	4613      	mov	r3, r2
 8004b42:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b44:	e04f      	b.n	8004be6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b46:	69bb      	ldr	r3, [r7, #24]
 8004b48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b4c:	d04b      	beq.n	8004be6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b4e:	f7fc fb7d 	bl	800124c <HAL_GetTick>
 8004b52:	4602      	mov	r2, r0
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	1ad3      	subs	r3, r2, r3
 8004b58:	69ba      	ldr	r2, [r7, #24]
 8004b5a:	429a      	cmp	r2, r3
 8004b5c:	d302      	bcc.n	8004b64 <UART_WaitOnFlagUntilTimeout+0x30>
 8004b5e:	69bb      	ldr	r3, [r7, #24]
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d101      	bne.n	8004b68 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004b64:	2303      	movs	r3, #3
 8004b66:	e04e      	b.n	8004c06 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f003 0304 	and.w	r3, r3, #4
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d037      	beq.n	8004be6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004b76:	68bb      	ldr	r3, [r7, #8]
 8004b78:	2b80      	cmp	r3, #128	@ 0x80
 8004b7a:	d034      	beq.n	8004be6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004b7c:	68bb      	ldr	r3, [r7, #8]
 8004b7e:	2b40      	cmp	r3, #64	@ 0x40
 8004b80:	d031      	beq.n	8004be6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	69db      	ldr	r3, [r3, #28]
 8004b88:	f003 0308 	and.w	r3, r3, #8
 8004b8c:	2b08      	cmp	r3, #8
 8004b8e:	d110      	bne.n	8004bb2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	2208      	movs	r2, #8
 8004b96:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004b98:	68f8      	ldr	r0, [r7, #12]
 8004b9a:	f000 f838 	bl	8004c0e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	2208      	movs	r2, #8
 8004ba2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	2200      	movs	r2, #0
 8004baa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004bae:	2301      	movs	r3, #1
 8004bb0:	e029      	b.n	8004c06 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	69db      	ldr	r3, [r3, #28]
 8004bb8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004bbc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004bc0:	d111      	bne.n	8004be6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004bca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004bcc:	68f8      	ldr	r0, [r7, #12]
 8004bce:	f000 f81e 	bl	8004c0e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	2220      	movs	r2, #32
 8004bd6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	2200      	movs	r2, #0
 8004bde:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004be2:	2303      	movs	r3, #3
 8004be4:	e00f      	b.n	8004c06 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	69da      	ldr	r2, [r3, #28]
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	4013      	ands	r3, r2
 8004bf0:	68ba      	ldr	r2, [r7, #8]
 8004bf2:	429a      	cmp	r2, r3
 8004bf4:	bf0c      	ite	eq
 8004bf6:	2301      	moveq	r3, #1
 8004bf8:	2300      	movne	r3, #0
 8004bfa:	b2db      	uxtb	r3, r3
 8004bfc:	461a      	mov	r2, r3
 8004bfe:	79fb      	ldrb	r3, [r7, #7]
 8004c00:	429a      	cmp	r2, r3
 8004c02:	d0a0      	beq.n	8004b46 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004c04:	2300      	movs	r3, #0
}
 8004c06:	4618      	mov	r0, r3
 8004c08:	3710      	adds	r7, #16
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	bd80      	pop	{r7, pc}

08004c0e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004c0e:	b480      	push	{r7}
 8004c10:	b095      	sub	sp, #84	@ 0x54
 8004c12:	af00      	add	r7, sp, #0
 8004c14:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c1e:	e853 3f00 	ldrex	r3, [r3]
 8004c22:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004c24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c26:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004c2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	461a      	mov	r2, r3
 8004c32:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c34:	643b      	str	r3, [r7, #64]	@ 0x40
 8004c36:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c38:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004c3a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004c3c:	e841 2300 	strex	r3, r2, [r1]
 8004c40:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004c42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d1e6      	bne.n	8004c16 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	3308      	adds	r3, #8
 8004c4e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c50:	6a3b      	ldr	r3, [r7, #32]
 8004c52:	e853 3f00 	ldrex	r3, [r3]
 8004c56:	61fb      	str	r3, [r7, #28]
   return(result);
 8004c58:	69fb      	ldr	r3, [r7, #28]
 8004c5a:	f023 0301 	bic.w	r3, r3, #1
 8004c5e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	3308      	adds	r3, #8
 8004c66:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004c68:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004c6a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c6c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004c6e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004c70:	e841 2300 	strex	r3, r2, [r1]
 8004c74:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d1e5      	bne.n	8004c48 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c80:	2b01      	cmp	r3, #1
 8004c82:	d118      	bne.n	8004cb6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	e853 3f00 	ldrex	r3, [r3]
 8004c90:	60bb      	str	r3, [r7, #8]
   return(result);
 8004c92:	68bb      	ldr	r3, [r7, #8]
 8004c94:	f023 0310 	bic.w	r3, r3, #16
 8004c98:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	461a      	mov	r2, r3
 8004ca0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004ca2:	61bb      	str	r3, [r7, #24]
 8004ca4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ca6:	6979      	ldr	r1, [r7, #20]
 8004ca8:	69ba      	ldr	r2, [r7, #24]
 8004caa:	e841 2300 	strex	r3, r2, [r1]
 8004cae:	613b      	str	r3, [r7, #16]
   return(result);
 8004cb0:	693b      	ldr	r3, [r7, #16]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d1e6      	bne.n	8004c84 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2220      	movs	r2, #32
 8004cba:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004cca:	bf00      	nop
 8004ccc:	3754      	adds	r7, #84	@ 0x54
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd4:	4770      	bx	lr

08004cd6 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004cd6:	b084      	sub	sp, #16
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b084      	sub	sp, #16
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
 8004ce0:	f107 001c 	add.w	r0, r7, #28
 8004ce4:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	68db      	ldr	r3, [r3, #12]
 8004cec:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8004cf4:	6878      	ldr	r0, [r7, #4]
 8004cf6:	f000 fa69 	bl	80051cc <USB_CoreReset>
 8004cfa:	4603      	mov	r3, r0
 8004cfc:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8004cfe:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d106      	bne.n	8004d14 <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d0a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	639a      	str	r2, [r3, #56]	@ 0x38
 8004d12:	e005      	b.n	8004d20 <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d18:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 8004d20:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d22:	4618      	mov	r0, r3
 8004d24:	3710      	adds	r7, #16
 8004d26:	46bd      	mov	sp, r7
 8004d28:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004d2c:	b004      	add	sp, #16
 8004d2e:	4770      	bx	lr

08004d30 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004d30:	b480      	push	{r7}
 8004d32:	b083      	sub	sp, #12
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	689b      	ldr	r3, [r3, #8]
 8004d3c:	f023 0201 	bic.w	r2, r3, #1
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004d44:	2300      	movs	r3, #0
}
 8004d46:	4618      	mov	r0, r3
 8004d48:	370c      	adds	r7, #12
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d50:	4770      	bx	lr

08004d52 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8004d52:	b580      	push	{r7, lr}
 8004d54:	b084      	sub	sp, #16
 8004d56:	af00      	add	r7, sp, #0
 8004d58:	6078      	str	r0, [r7, #4]
 8004d5a:	460b      	mov	r3, r1
 8004d5c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004d5e:	2300      	movs	r3, #0
 8004d60:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	68db      	ldr	r3, [r3, #12]
 8004d66:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004d6e:	78fb      	ldrb	r3, [r7, #3]
 8004d70:	2b01      	cmp	r3, #1
 8004d72:	d115      	bne.n	8004da0 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	68db      	ldr	r3, [r3, #12]
 8004d78:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004d80:	200a      	movs	r0, #10
 8004d82:	f7fc fa6f 	bl	8001264 <HAL_Delay>
      ms += 10U;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	330a      	adds	r3, #10
 8004d8a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004d8c:	6878      	ldr	r0, [r7, #4]
 8004d8e:	f000 fa0f 	bl	80051b0 <USB_GetMode>
 8004d92:	4603      	mov	r3, r0
 8004d94:	2b01      	cmp	r3, #1
 8004d96:	d01e      	beq.n	8004dd6 <USB_SetCurrentMode+0x84>
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	2bc7      	cmp	r3, #199	@ 0xc7
 8004d9c:	d9f0      	bls.n	8004d80 <USB_SetCurrentMode+0x2e>
 8004d9e:	e01a      	b.n	8004dd6 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004da0:	78fb      	ldrb	r3, [r7, #3]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d115      	bne.n	8004dd2 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	68db      	ldr	r3, [r3, #12]
 8004daa:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004db2:	200a      	movs	r0, #10
 8004db4:	f7fc fa56 	bl	8001264 <HAL_Delay>
      ms += 10U;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	330a      	adds	r3, #10
 8004dbc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004dbe:	6878      	ldr	r0, [r7, #4]
 8004dc0:	f000 f9f6 	bl	80051b0 <USB_GetMode>
 8004dc4:	4603      	mov	r3, r0
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d005      	beq.n	8004dd6 <USB_SetCurrentMode+0x84>
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	2bc7      	cmp	r3, #199	@ 0xc7
 8004dce:	d9f0      	bls.n	8004db2 <USB_SetCurrentMode+0x60>
 8004dd0:	e001      	b.n	8004dd6 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004dd2:	2301      	movs	r3, #1
 8004dd4:	e005      	b.n	8004de2 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	2bc8      	cmp	r3, #200	@ 0xc8
 8004dda:	d101      	bne.n	8004de0 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004ddc:	2301      	movs	r3, #1
 8004dde:	e000      	b.n	8004de2 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004de0:	2300      	movs	r3, #0
}
 8004de2:	4618      	mov	r0, r3
 8004de4:	3710      	adds	r7, #16
 8004de6:	46bd      	mov	sp, r7
 8004de8:	bd80      	pop	{r7, pc}
	...

08004dec <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004dec:	b084      	sub	sp, #16
 8004dee:	b580      	push	{r7, lr}
 8004df0:	b086      	sub	sp, #24
 8004df2:	af00      	add	r7, sp, #0
 8004df4:	6078      	str	r0, [r7, #4]
 8004df6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8004dfa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004dfe:	2300      	movs	r3, #0
 8004e00:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8004e06:	2300      	movs	r3, #0
 8004e08:	613b      	str	r3, [r7, #16]
 8004e0a:	e009      	b.n	8004e20 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004e0c:	687a      	ldr	r2, [r7, #4]
 8004e0e:	693b      	ldr	r3, [r7, #16]
 8004e10:	3340      	adds	r3, #64	@ 0x40
 8004e12:	009b      	lsls	r3, r3, #2
 8004e14:	4413      	add	r3, r2
 8004e16:	2200      	movs	r2, #0
 8004e18:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004e1a:	693b      	ldr	r3, [r7, #16]
 8004e1c:	3301      	adds	r3, #1
 8004e1e:	613b      	str	r3, [r7, #16]
 8004e20:	693b      	ldr	r3, [r7, #16]
 8004e22:	2b0e      	cmp	r3, #14
 8004e24:	d9f2      	bls.n	8004e0c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8004e26:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d11c      	bne.n	8004e68 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004e34:	685b      	ldr	r3, [r3, #4]
 8004e36:	68fa      	ldr	r2, [r7, #12]
 8004e38:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004e3c:	f043 0302 	orr.w	r3, r3, #2
 8004e40:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e46:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	601a      	str	r2, [r3, #0]
 8004e66:	e005      	b.n	8004e74 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e6c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004e7a:	461a      	mov	r2, r3
 8004e7c:	2300      	movs	r3, #0
 8004e7e:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004e80:	2103      	movs	r1, #3
 8004e82:	6878      	ldr	r0, [r7, #4]
 8004e84:	f000 f95a 	bl	800513c <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004e88:	2110      	movs	r1, #16
 8004e8a:	6878      	ldr	r0, [r7, #4]
 8004e8c:	f000 f8f6 	bl	800507c <USB_FlushTxFifo>
 8004e90:	4603      	mov	r3, r0
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d001      	beq.n	8004e9a <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 8004e96:	2301      	movs	r3, #1
 8004e98:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004e9a:	6878      	ldr	r0, [r7, #4]
 8004e9c:	f000 f920 	bl	80050e0 <USB_FlushRxFifo>
 8004ea0:	4603      	mov	r3, r0
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d001      	beq.n	8004eaa <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004eb0:	461a      	mov	r2, r3
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ebc:	461a      	mov	r2, r3
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ec8:	461a      	mov	r2, r3
 8004eca:	2300      	movs	r3, #0
 8004ecc:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004ece:	2300      	movs	r3, #0
 8004ed0:	613b      	str	r3, [r7, #16]
 8004ed2:	e043      	b.n	8004f5c <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004ed4:	693b      	ldr	r3, [r7, #16]
 8004ed6:	015a      	lsls	r2, r3, #5
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	4413      	add	r3, r2
 8004edc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004ee6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004eea:	d118      	bne.n	8004f1e <USB_DevInit+0x132>
    {
      if (i == 0U)
 8004eec:	693b      	ldr	r3, [r7, #16]
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d10a      	bne.n	8004f08 <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004ef2:	693b      	ldr	r3, [r7, #16]
 8004ef4:	015a      	lsls	r2, r3, #5
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	4413      	add	r3, r2
 8004efa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004efe:	461a      	mov	r2, r3
 8004f00:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004f04:	6013      	str	r3, [r2, #0]
 8004f06:	e013      	b.n	8004f30 <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004f08:	693b      	ldr	r3, [r7, #16]
 8004f0a:	015a      	lsls	r2, r3, #5
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	4413      	add	r3, r2
 8004f10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004f14:	461a      	mov	r2, r3
 8004f16:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004f1a:	6013      	str	r3, [r2, #0]
 8004f1c:	e008      	b.n	8004f30 <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8004f1e:	693b      	ldr	r3, [r7, #16]
 8004f20:	015a      	lsls	r2, r3, #5
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	4413      	add	r3, r2
 8004f26:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004f2a:	461a      	mov	r2, r3
 8004f2c:	2300      	movs	r3, #0
 8004f2e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004f30:	693b      	ldr	r3, [r7, #16]
 8004f32:	015a      	lsls	r2, r3, #5
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	4413      	add	r3, r2
 8004f38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004f3c:	461a      	mov	r2, r3
 8004f3e:	2300      	movs	r3, #0
 8004f40:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004f42:	693b      	ldr	r3, [r7, #16]
 8004f44:	015a      	lsls	r2, r3, #5
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	4413      	add	r3, r2
 8004f4a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004f4e:	461a      	mov	r2, r3
 8004f50:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004f54:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004f56:	693b      	ldr	r3, [r7, #16]
 8004f58:	3301      	adds	r3, #1
 8004f5a:	613b      	str	r3, [r7, #16]
 8004f5c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004f60:	461a      	mov	r2, r3
 8004f62:	693b      	ldr	r3, [r7, #16]
 8004f64:	4293      	cmp	r3, r2
 8004f66:	d3b5      	bcc.n	8004ed4 <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004f68:	2300      	movs	r3, #0
 8004f6a:	613b      	str	r3, [r7, #16]
 8004f6c:	e043      	b.n	8004ff6 <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004f6e:	693b      	ldr	r3, [r7, #16]
 8004f70:	015a      	lsls	r2, r3, #5
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	4413      	add	r3, r2
 8004f76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004f80:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004f84:	d118      	bne.n	8004fb8 <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 8004f86:	693b      	ldr	r3, [r7, #16]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d10a      	bne.n	8004fa2 <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004f8c:	693b      	ldr	r3, [r7, #16]
 8004f8e:	015a      	lsls	r2, r3, #5
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	4413      	add	r3, r2
 8004f94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f98:	461a      	mov	r2, r3
 8004f9a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004f9e:	6013      	str	r3, [r2, #0]
 8004fa0:	e013      	b.n	8004fca <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004fa2:	693b      	ldr	r3, [r7, #16]
 8004fa4:	015a      	lsls	r2, r3, #5
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	4413      	add	r3, r2
 8004faa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004fae:	461a      	mov	r2, r3
 8004fb0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004fb4:	6013      	str	r3, [r2, #0]
 8004fb6:	e008      	b.n	8004fca <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004fb8:	693b      	ldr	r3, [r7, #16]
 8004fba:	015a      	lsls	r2, r3, #5
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	4413      	add	r3, r2
 8004fc0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004fc4:	461a      	mov	r2, r3
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004fca:	693b      	ldr	r3, [r7, #16]
 8004fcc:	015a      	lsls	r2, r3, #5
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	4413      	add	r3, r2
 8004fd2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004fd6:	461a      	mov	r2, r3
 8004fd8:	2300      	movs	r3, #0
 8004fda:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004fdc:	693b      	ldr	r3, [r7, #16]
 8004fde:	015a      	lsls	r2, r3, #5
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	4413      	add	r3, r2
 8004fe4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004fe8:	461a      	mov	r2, r3
 8004fea:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004fee:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004ff0:	693b      	ldr	r3, [r7, #16]
 8004ff2:	3301      	adds	r3, #1
 8004ff4:	613b      	str	r3, [r7, #16]
 8004ff6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004ffa:	461a      	mov	r2, r3
 8004ffc:	693b      	ldr	r3, [r7, #16]
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d3b5      	bcc.n	8004f6e <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005008:	691b      	ldr	r3, [r3, #16]
 800500a:	68fa      	ldr	r2, [r7, #12]
 800500c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005010:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005014:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2200      	movs	r2, #0
 800501a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8005022:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	699b      	ldr	r3, [r3, #24]
 8005028:	f043 0210 	orr.w	r2, r3, #16
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	699a      	ldr	r2, [r3, #24]
 8005034:	4b10      	ldr	r3, [pc, #64]	@ (8005078 <USB_DevInit+0x28c>)
 8005036:	4313      	orrs	r3, r2
 8005038:	687a      	ldr	r2, [r7, #4]
 800503a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800503c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005040:	2b00      	cmp	r3, #0
 8005042:	d005      	beq.n	8005050 <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	699b      	ldr	r3, [r3, #24]
 8005048:	f043 0208 	orr.w	r2, r3, #8
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005050:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005054:	2b01      	cmp	r3, #1
 8005056:	d107      	bne.n	8005068 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	699b      	ldr	r3, [r3, #24]
 800505c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005060:	f043 0304 	orr.w	r3, r3, #4
 8005064:	687a      	ldr	r2, [r7, #4]
 8005066:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005068:	7dfb      	ldrb	r3, [r7, #23]
}
 800506a:	4618      	mov	r0, r3
 800506c:	3718      	adds	r7, #24
 800506e:	46bd      	mov	sp, r7
 8005070:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005074:	b004      	add	sp, #16
 8005076:	4770      	bx	lr
 8005078:	803c3800 	.word	0x803c3800

0800507c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800507c:	b480      	push	{r7}
 800507e:	b085      	sub	sp, #20
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
 8005084:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005086:	2300      	movs	r3, #0
 8005088:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	3301      	adds	r3, #1
 800508e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005096:	d901      	bls.n	800509c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005098:	2303      	movs	r3, #3
 800509a:	e01b      	b.n	80050d4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	691b      	ldr	r3, [r3, #16]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	daf2      	bge.n	800508a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80050a4:	2300      	movs	r3, #0
 80050a6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	019b      	lsls	r3, r3, #6
 80050ac:	f043 0220 	orr.w	r2, r3, #32
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	3301      	adds	r3, #1
 80050b8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80050c0:	d901      	bls.n	80050c6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80050c2:	2303      	movs	r3, #3
 80050c4:	e006      	b.n	80050d4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	691b      	ldr	r3, [r3, #16]
 80050ca:	f003 0320 	and.w	r3, r3, #32
 80050ce:	2b20      	cmp	r3, #32
 80050d0:	d0f0      	beq.n	80050b4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80050d2:	2300      	movs	r3, #0
}
 80050d4:	4618      	mov	r0, r3
 80050d6:	3714      	adds	r7, #20
 80050d8:	46bd      	mov	sp, r7
 80050da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050de:	4770      	bx	lr

080050e0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80050e0:	b480      	push	{r7}
 80050e2:	b085      	sub	sp, #20
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80050e8:	2300      	movs	r3, #0
 80050ea:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	3301      	adds	r3, #1
 80050f0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80050f8:	d901      	bls.n	80050fe <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80050fa:	2303      	movs	r3, #3
 80050fc:	e018      	b.n	8005130 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	691b      	ldr	r3, [r3, #16]
 8005102:	2b00      	cmp	r3, #0
 8005104:	daf2      	bge.n	80050ec <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005106:	2300      	movs	r3, #0
 8005108:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2210      	movs	r2, #16
 800510e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	3301      	adds	r3, #1
 8005114:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800511c:	d901      	bls.n	8005122 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800511e:	2303      	movs	r3, #3
 8005120:	e006      	b.n	8005130 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	691b      	ldr	r3, [r3, #16]
 8005126:	f003 0310 	and.w	r3, r3, #16
 800512a:	2b10      	cmp	r3, #16
 800512c:	d0f0      	beq.n	8005110 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800512e:	2300      	movs	r3, #0
}
 8005130:	4618      	mov	r0, r3
 8005132:	3714      	adds	r7, #20
 8005134:	46bd      	mov	sp, r7
 8005136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513a:	4770      	bx	lr

0800513c <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800513c:	b480      	push	{r7}
 800513e:	b085      	sub	sp, #20
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
 8005144:	460b      	mov	r3, r1
 8005146:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005152:	681a      	ldr	r2, [r3, #0]
 8005154:	78fb      	ldrb	r3, [r7, #3]
 8005156:	68f9      	ldr	r1, [r7, #12]
 8005158:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800515c:	4313      	orrs	r3, r2
 800515e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005160:	2300      	movs	r3, #0
}
 8005162:	4618      	mov	r0, r3
 8005164:	3714      	adds	r7, #20
 8005166:	46bd      	mov	sp, r7
 8005168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800516c:	4770      	bx	lr

0800516e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800516e:	b480      	push	{r7}
 8005170:	b085      	sub	sp, #20
 8005172:	af00      	add	r7, sp, #0
 8005174:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	68fa      	ldr	r2, [r7, #12]
 8005184:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8005188:	f023 0303 	bic.w	r3, r3, #3
 800518c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005194:	685b      	ldr	r3, [r3, #4]
 8005196:	68fa      	ldr	r2, [r7, #12]
 8005198:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800519c:	f043 0302 	orr.w	r3, r3, #2
 80051a0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80051a2:	2300      	movs	r3, #0
}
 80051a4:	4618      	mov	r0, r3
 80051a6:	3714      	adds	r7, #20
 80051a8:	46bd      	mov	sp, r7
 80051aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ae:	4770      	bx	lr

080051b0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80051b0:	b480      	push	{r7}
 80051b2:	b083      	sub	sp, #12
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	695b      	ldr	r3, [r3, #20]
 80051bc:	f003 0301 	and.w	r3, r3, #1
}
 80051c0:	4618      	mov	r0, r3
 80051c2:	370c      	adds	r7, #12
 80051c4:	46bd      	mov	sp, r7
 80051c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ca:	4770      	bx	lr

080051cc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80051cc:	b480      	push	{r7}
 80051ce:	b085      	sub	sp, #20
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80051d4:	2300      	movs	r3, #0
 80051d6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	3301      	adds	r3, #1
 80051dc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80051e4:	d901      	bls.n	80051ea <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80051e6:	2303      	movs	r3, #3
 80051e8:	e01b      	b.n	8005222 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	691b      	ldr	r3, [r3, #16]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	daf2      	bge.n	80051d8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80051f2:	2300      	movs	r3, #0
 80051f4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	691b      	ldr	r3, [r3, #16]
 80051fa:	f043 0201 	orr.w	r2, r3, #1
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	3301      	adds	r3, #1
 8005206:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800520e:	d901      	bls.n	8005214 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005210:	2303      	movs	r3, #3
 8005212:	e006      	b.n	8005222 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	691b      	ldr	r3, [r3, #16]
 8005218:	f003 0301 	and.w	r3, r3, #1
 800521c:	2b01      	cmp	r3, #1
 800521e:	d0f0      	beq.n	8005202 <USB_CoreReset+0x36>

  return HAL_OK;
 8005220:	2300      	movs	r3, #0
}
 8005222:	4618      	mov	r0, r3
 8005224:	3714      	adds	r7, #20
 8005226:	46bd      	mov	sp, r7
 8005228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522c:	4770      	bx	lr
	...

08005230 <std>:
 8005230:	2300      	movs	r3, #0
 8005232:	b510      	push	{r4, lr}
 8005234:	4604      	mov	r4, r0
 8005236:	e9c0 3300 	strd	r3, r3, [r0]
 800523a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800523e:	6083      	str	r3, [r0, #8]
 8005240:	8181      	strh	r1, [r0, #12]
 8005242:	6643      	str	r3, [r0, #100]	@ 0x64
 8005244:	81c2      	strh	r2, [r0, #14]
 8005246:	6183      	str	r3, [r0, #24]
 8005248:	4619      	mov	r1, r3
 800524a:	2208      	movs	r2, #8
 800524c:	305c      	adds	r0, #92	@ 0x5c
 800524e:	f000 f906 	bl	800545e <memset>
 8005252:	4b0d      	ldr	r3, [pc, #52]	@ (8005288 <std+0x58>)
 8005254:	6263      	str	r3, [r4, #36]	@ 0x24
 8005256:	4b0d      	ldr	r3, [pc, #52]	@ (800528c <std+0x5c>)
 8005258:	62a3      	str	r3, [r4, #40]	@ 0x28
 800525a:	4b0d      	ldr	r3, [pc, #52]	@ (8005290 <std+0x60>)
 800525c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800525e:	4b0d      	ldr	r3, [pc, #52]	@ (8005294 <std+0x64>)
 8005260:	6323      	str	r3, [r4, #48]	@ 0x30
 8005262:	4b0d      	ldr	r3, [pc, #52]	@ (8005298 <std+0x68>)
 8005264:	6224      	str	r4, [r4, #32]
 8005266:	429c      	cmp	r4, r3
 8005268:	d006      	beq.n	8005278 <std+0x48>
 800526a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800526e:	4294      	cmp	r4, r2
 8005270:	d002      	beq.n	8005278 <std+0x48>
 8005272:	33d0      	adds	r3, #208	@ 0xd0
 8005274:	429c      	cmp	r4, r3
 8005276:	d105      	bne.n	8005284 <std+0x54>
 8005278:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800527c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005280:	f000 b966 	b.w	8005550 <__retarget_lock_init_recursive>
 8005284:	bd10      	pop	{r4, pc}
 8005286:	bf00      	nop
 8005288:	080053d9 	.word	0x080053d9
 800528c:	080053fb 	.word	0x080053fb
 8005290:	08005433 	.word	0x08005433
 8005294:	08005457 	.word	0x08005457
 8005298:	2000065c 	.word	0x2000065c

0800529c <stdio_exit_handler>:
 800529c:	4a02      	ldr	r2, [pc, #8]	@ (80052a8 <stdio_exit_handler+0xc>)
 800529e:	4903      	ldr	r1, [pc, #12]	@ (80052ac <stdio_exit_handler+0x10>)
 80052a0:	4803      	ldr	r0, [pc, #12]	@ (80052b0 <stdio_exit_handler+0x14>)
 80052a2:	f000 b869 	b.w	8005378 <_fwalk_sglue>
 80052a6:	bf00      	nop
 80052a8:	2000000c 	.word	0x2000000c
 80052ac:	08005ded 	.word	0x08005ded
 80052b0:	2000001c 	.word	0x2000001c

080052b4 <cleanup_stdio>:
 80052b4:	6841      	ldr	r1, [r0, #4]
 80052b6:	4b0c      	ldr	r3, [pc, #48]	@ (80052e8 <cleanup_stdio+0x34>)
 80052b8:	4299      	cmp	r1, r3
 80052ba:	b510      	push	{r4, lr}
 80052bc:	4604      	mov	r4, r0
 80052be:	d001      	beq.n	80052c4 <cleanup_stdio+0x10>
 80052c0:	f000 fd94 	bl	8005dec <_fflush_r>
 80052c4:	68a1      	ldr	r1, [r4, #8]
 80052c6:	4b09      	ldr	r3, [pc, #36]	@ (80052ec <cleanup_stdio+0x38>)
 80052c8:	4299      	cmp	r1, r3
 80052ca:	d002      	beq.n	80052d2 <cleanup_stdio+0x1e>
 80052cc:	4620      	mov	r0, r4
 80052ce:	f000 fd8d 	bl	8005dec <_fflush_r>
 80052d2:	68e1      	ldr	r1, [r4, #12]
 80052d4:	4b06      	ldr	r3, [pc, #24]	@ (80052f0 <cleanup_stdio+0x3c>)
 80052d6:	4299      	cmp	r1, r3
 80052d8:	d004      	beq.n	80052e4 <cleanup_stdio+0x30>
 80052da:	4620      	mov	r0, r4
 80052dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80052e0:	f000 bd84 	b.w	8005dec <_fflush_r>
 80052e4:	bd10      	pop	{r4, pc}
 80052e6:	bf00      	nop
 80052e8:	2000065c 	.word	0x2000065c
 80052ec:	200006c4 	.word	0x200006c4
 80052f0:	2000072c 	.word	0x2000072c

080052f4 <global_stdio_init.part.0>:
 80052f4:	b510      	push	{r4, lr}
 80052f6:	4b0b      	ldr	r3, [pc, #44]	@ (8005324 <global_stdio_init.part.0+0x30>)
 80052f8:	4c0b      	ldr	r4, [pc, #44]	@ (8005328 <global_stdio_init.part.0+0x34>)
 80052fa:	4a0c      	ldr	r2, [pc, #48]	@ (800532c <global_stdio_init.part.0+0x38>)
 80052fc:	601a      	str	r2, [r3, #0]
 80052fe:	4620      	mov	r0, r4
 8005300:	2200      	movs	r2, #0
 8005302:	2104      	movs	r1, #4
 8005304:	f7ff ff94 	bl	8005230 <std>
 8005308:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800530c:	2201      	movs	r2, #1
 800530e:	2109      	movs	r1, #9
 8005310:	f7ff ff8e 	bl	8005230 <std>
 8005314:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005318:	2202      	movs	r2, #2
 800531a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800531e:	2112      	movs	r1, #18
 8005320:	f7ff bf86 	b.w	8005230 <std>
 8005324:	20000794 	.word	0x20000794
 8005328:	2000065c 	.word	0x2000065c
 800532c:	0800529d 	.word	0x0800529d

08005330 <__sfp_lock_acquire>:
 8005330:	4801      	ldr	r0, [pc, #4]	@ (8005338 <__sfp_lock_acquire+0x8>)
 8005332:	f000 b90e 	b.w	8005552 <__retarget_lock_acquire_recursive>
 8005336:	bf00      	nop
 8005338:	2000079d 	.word	0x2000079d

0800533c <__sfp_lock_release>:
 800533c:	4801      	ldr	r0, [pc, #4]	@ (8005344 <__sfp_lock_release+0x8>)
 800533e:	f000 b909 	b.w	8005554 <__retarget_lock_release_recursive>
 8005342:	bf00      	nop
 8005344:	2000079d 	.word	0x2000079d

08005348 <__sinit>:
 8005348:	b510      	push	{r4, lr}
 800534a:	4604      	mov	r4, r0
 800534c:	f7ff fff0 	bl	8005330 <__sfp_lock_acquire>
 8005350:	6a23      	ldr	r3, [r4, #32]
 8005352:	b11b      	cbz	r3, 800535c <__sinit+0x14>
 8005354:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005358:	f7ff bff0 	b.w	800533c <__sfp_lock_release>
 800535c:	4b04      	ldr	r3, [pc, #16]	@ (8005370 <__sinit+0x28>)
 800535e:	6223      	str	r3, [r4, #32]
 8005360:	4b04      	ldr	r3, [pc, #16]	@ (8005374 <__sinit+0x2c>)
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	2b00      	cmp	r3, #0
 8005366:	d1f5      	bne.n	8005354 <__sinit+0xc>
 8005368:	f7ff ffc4 	bl	80052f4 <global_stdio_init.part.0>
 800536c:	e7f2      	b.n	8005354 <__sinit+0xc>
 800536e:	bf00      	nop
 8005370:	080052b5 	.word	0x080052b5
 8005374:	20000794 	.word	0x20000794

08005378 <_fwalk_sglue>:
 8005378:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800537c:	4607      	mov	r7, r0
 800537e:	4688      	mov	r8, r1
 8005380:	4614      	mov	r4, r2
 8005382:	2600      	movs	r6, #0
 8005384:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005388:	f1b9 0901 	subs.w	r9, r9, #1
 800538c:	d505      	bpl.n	800539a <_fwalk_sglue+0x22>
 800538e:	6824      	ldr	r4, [r4, #0]
 8005390:	2c00      	cmp	r4, #0
 8005392:	d1f7      	bne.n	8005384 <_fwalk_sglue+0xc>
 8005394:	4630      	mov	r0, r6
 8005396:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800539a:	89ab      	ldrh	r3, [r5, #12]
 800539c:	2b01      	cmp	r3, #1
 800539e:	d907      	bls.n	80053b0 <_fwalk_sglue+0x38>
 80053a0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80053a4:	3301      	adds	r3, #1
 80053a6:	d003      	beq.n	80053b0 <_fwalk_sglue+0x38>
 80053a8:	4629      	mov	r1, r5
 80053aa:	4638      	mov	r0, r7
 80053ac:	47c0      	blx	r8
 80053ae:	4306      	orrs	r6, r0
 80053b0:	3568      	adds	r5, #104	@ 0x68
 80053b2:	e7e9      	b.n	8005388 <_fwalk_sglue+0x10>

080053b4 <iprintf>:
 80053b4:	b40f      	push	{r0, r1, r2, r3}
 80053b6:	b507      	push	{r0, r1, r2, lr}
 80053b8:	4906      	ldr	r1, [pc, #24]	@ (80053d4 <iprintf+0x20>)
 80053ba:	ab04      	add	r3, sp, #16
 80053bc:	6808      	ldr	r0, [r1, #0]
 80053be:	f853 2b04 	ldr.w	r2, [r3], #4
 80053c2:	6881      	ldr	r1, [r0, #8]
 80053c4:	9301      	str	r3, [sp, #4]
 80053c6:	f000 f9e9 	bl	800579c <_vfiprintf_r>
 80053ca:	b003      	add	sp, #12
 80053cc:	f85d eb04 	ldr.w	lr, [sp], #4
 80053d0:	b004      	add	sp, #16
 80053d2:	4770      	bx	lr
 80053d4:	20000018 	.word	0x20000018

080053d8 <__sread>:
 80053d8:	b510      	push	{r4, lr}
 80053da:	460c      	mov	r4, r1
 80053dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053e0:	f000 f868 	bl	80054b4 <_read_r>
 80053e4:	2800      	cmp	r0, #0
 80053e6:	bfab      	itete	ge
 80053e8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80053ea:	89a3      	ldrhlt	r3, [r4, #12]
 80053ec:	181b      	addge	r3, r3, r0
 80053ee:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80053f2:	bfac      	ite	ge
 80053f4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80053f6:	81a3      	strhlt	r3, [r4, #12]
 80053f8:	bd10      	pop	{r4, pc}

080053fa <__swrite>:
 80053fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80053fe:	461f      	mov	r7, r3
 8005400:	898b      	ldrh	r3, [r1, #12]
 8005402:	05db      	lsls	r3, r3, #23
 8005404:	4605      	mov	r5, r0
 8005406:	460c      	mov	r4, r1
 8005408:	4616      	mov	r6, r2
 800540a:	d505      	bpl.n	8005418 <__swrite+0x1e>
 800540c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005410:	2302      	movs	r3, #2
 8005412:	2200      	movs	r2, #0
 8005414:	f000 f83c 	bl	8005490 <_lseek_r>
 8005418:	89a3      	ldrh	r3, [r4, #12]
 800541a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800541e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005422:	81a3      	strh	r3, [r4, #12]
 8005424:	4632      	mov	r2, r6
 8005426:	463b      	mov	r3, r7
 8005428:	4628      	mov	r0, r5
 800542a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800542e:	f000 b853 	b.w	80054d8 <_write_r>

08005432 <__sseek>:
 8005432:	b510      	push	{r4, lr}
 8005434:	460c      	mov	r4, r1
 8005436:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800543a:	f000 f829 	bl	8005490 <_lseek_r>
 800543e:	1c43      	adds	r3, r0, #1
 8005440:	89a3      	ldrh	r3, [r4, #12]
 8005442:	bf15      	itete	ne
 8005444:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005446:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800544a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800544e:	81a3      	strheq	r3, [r4, #12]
 8005450:	bf18      	it	ne
 8005452:	81a3      	strhne	r3, [r4, #12]
 8005454:	bd10      	pop	{r4, pc}

08005456 <__sclose>:
 8005456:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800545a:	f000 b809 	b.w	8005470 <_close_r>

0800545e <memset>:
 800545e:	4402      	add	r2, r0
 8005460:	4603      	mov	r3, r0
 8005462:	4293      	cmp	r3, r2
 8005464:	d100      	bne.n	8005468 <memset+0xa>
 8005466:	4770      	bx	lr
 8005468:	f803 1b01 	strb.w	r1, [r3], #1
 800546c:	e7f9      	b.n	8005462 <memset+0x4>
	...

08005470 <_close_r>:
 8005470:	b538      	push	{r3, r4, r5, lr}
 8005472:	4d06      	ldr	r5, [pc, #24]	@ (800548c <_close_r+0x1c>)
 8005474:	2300      	movs	r3, #0
 8005476:	4604      	mov	r4, r0
 8005478:	4608      	mov	r0, r1
 800547a:	602b      	str	r3, [r5, #0]
 800547c:	f7fb fdd7 	bl	800102e <_close>
 8005480:	1c43      	adds	r3, r0, #1
 8005482:	d102      	bne.n	800548a <_close_r+0x1a>
 8005484:	682b      	ldr	r3, [r5, #0]
 8005486:	b103      	cbz	r3, 800548a <_close_r+0x1a>
 8005488:	6023      	str	r3, [r4, #0]
 800548a:	bd38      	pop	{r3, r4, r5, pc}
 800548c:	20000798 	.word	0x20000798

08005490 <_lseek_r>:
 8005490:	b538      	push	{r3, r4, r5, lr}
 8005492:	4d07      	ldr	r5, [pc, #28]	@ (80054b0 <_lseek_r+0x20>)
 8005494:	4604      	mov	r4, r0
 8005496:	4608      	mov	r0, r1
 8005498:	4611      	mov	r1, r2
 800549a:	2200      	movs	r2, #0
 800549c:	602a      	str	r2, [r5, #0]
 800549e:	461a      	mov	r2, r3
 80054a0:	f7fb fdec 	bl	800107c <_lseek>
 80054a4:	1c43      	adds	r3, r0, #1
 80054a6:	d102      	bne.n	80054ae <_lseek_r+0x1e>
 80054a8:	682b      	ldr	r3, [r5, #0]
 80054aa:	b103      	cbz	r3, 80054ae <_lseek_r+0x1e>
 80054ac:	6023      	str	r3, [r4, #0]
 80054ae:	bd38      	pop	{r3, r4, r5, pc}
 80054b0:	20000798 	.word	0x20000798

080054b4 <_read_r>:
 80054b4:	b538      	push	{r3, r4, r5, lr}
 80054b6:	4d07      	ldr	r5, [pc, #28]	@ (80054d4 <_read_r+0x20>)
 80054b8:	4604      	mov	r4, r0
 80054ba:	4608      	mov	r0, r1
 80054bc:	4611      	mov	r1, r2
 80054be:	2200      	movs	r2, #0
 80054c0:	602a      	str	r2, [r5, #0]
 80054c2:	461a      	mov	r2, r3
 80054c4:	f7fb fd7a 	bl	8000fbc <_read>
 80054c8:	1c43      	adds	r3, r0, #1
 80054ca:	d102      	bne.n	80054d2 <_read_r+0x1e>
 80054cc:	682b      	ldr	r3, [r5, #0]
 80054ce:	b103      	cbz	r3, 80054d2 <_read_r+0x1e>
 80054d0:	6023      	str	r3, [r4, #0]
 80054d2:	bd38      	pop	{r3, r4, r5, pc}
 80054d4:	20000798 	.word	0x20000798

080054d8 <_write_r>:
 80054d8:	b538      	push	{r3, r4, r5, lr}
 80054da:	4d07      	ldr	r5, [pc, #28]	@ (80054f8 <_write_r+0x20>)
 80054dc:	4604      	mov	r4, r0
 80054de:	4608      	mov	r0, r1
 80054e0:	4611      	mov	r1, r2
 80054e2:	2200      	movs	r2, #0
 80054e4:	602a      	str	r2, [r5, #0]
 80054e6:	461a      	mov	r2, r3
 80054e8:	f7fb fd85 	bl	8000ff6 <_write>
 80054ec:	1c43      	adds	r3, r0, #1
 80054ee:	d102      	bne.n	80054f6 <_write_r+0x1e>
 80054f0:	682b      	ldr	r3, [r5, #0]
 80054f2:	b103      	cbz	r3, 80054f6 <_write_r+0x1e>
 80054f4:	6023      	str	r3, [r4, #0]
 80054f6:	bd38      	pop	{r3, r4, r5, pc}
 80054f8:	20000798 	.word	0x20000798

080054fc <__errno>:
 80054fc:	4b01      	ldr	r3, [pc, #4]	@ (8005504 <__errno+0x8>)
 80054fe:	6818      	ldr	r0, [r3, #0]
 8005500:	4770      	bx	lr
 8005502:	bf00      	nop
 8005504:	20000018 	.word	0x20000018

08005508 <__libc_init_array>:
 8005508:	b570      	push	{r4, r5, r6, lr}
 800550a:	4d0d      	ldr	r5, [pc, #52]	@ (8005540 <__libc_init_array+0x38>)
 800550c:	4c0d      	ldr	r4, [pc, #52]	@ (8005544 <__libc_init_array+0x3c>)
 800550e:	1b64      	subs	r4, r4, r5
 8005510:	10a4      	asrs	r4, r4, #2
 8005512:	2600      	movs	r6, #0
 8005514:	42a6      	cmp	r6, r4
 8005516:	d109      	bne.n	800552c <__libc_init_array+0x24>
 8005518:	4d0b      	ldr	r5, [pc, #44]	@ (8005548 <__libc_init_array+0x40>)
 800551a:	4c0c      	ldr	r4, [pc, #48]	@ (800554c <__libc_init_array+0x44>)
 800551c:	f000 fdb6 	bl	800608c <_init>
 8005520:	1b64      	subs	r4, r4, r5
 8005522:	10a4      	asrs	r4, r4, #2
 8005524:	2600      	movs	r6, #0
 8005526:	42a6      	cmp	r6, r4
 8005528:	d105      	bne.n	8005536 <__libc_init_array+0x2e>
 800552a:	bd70      	pop	{r4, r5, r6, pc}
 800552c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005530:	4798      	blx	r3
 8005532:	3601      	adds	r6, #1
 8005534:	e7ee      	b.n	8005514 <__libc_init_array+0xc>
 8005536:	f855 3b04 	ldr.w	r3, [r5], #4
 800553a:	4798      	blx	r3
 800553c:	3601      	adds	r6, #1
 800553e:	e7f2      	b.n	8005526 <__libc_init_array+0x1e>
 8005540:	0800614c 	.word	0x0800614c
 8005544:	0800614c 	.word	0x0800614c
 8005548:	0800614c 	.word	0x0800614c
 800554c:	08006150 	.word	0x08006150

08005550 <__retarget_lock_init_recursive>:
 8005550:	4770      	bx	lr

08005552 <__retarget_lock_acquire_recursive>:
 8005552:	4770      	bx	lr

08005554 <__retarget_lock_release_recursive>:
 8005554:	4770      	bx	lr
	...

08005558 <_free_r>:
 8005558:	b538      	push	{r3, r4, r5, lr}
 800555a:	4605      	mov	r5, r0
 800555c:	2900      	cmp	r1, #0
 800555e:	d041      	beq.n	80055e4 <_free_r+0x8c>
 8005560:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005564:	1f0c      	subs	r4, r1, #4
 8005566:	2b00      	cmp	r3, #0
 8005568:	bfb8      	it	lt
 800556a:	18e4      	addlt	r4, r4, r3
 800556c:	f000 f8e0 	bl	8005730 <__malloc_lock>
 8005570:	4a1d      	ldr	r2, [pc, #116]	@ (80055e8 <_free_r+0x90>)
 8005572:	6813      	ldr	r3, [r2, #0]
 8005574:	b933      	cbnz	r3, 8005584 <_free_r+0x2c>
 8005576:	6063      	str	r3, [r4, #4]
 8005578:	6014      	str	r4, [r2, #0]
 800557a:	4628      	mov	r0, r5
 800557c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005580:	f000 b8dc 	b.w	800573c <__malloc_unlock>
 8005584:	42a3      	cmp	r3, r4
 8005586:	d908      	bls.n	800559a <_free_r+0x42>
 8005588:	6820      	ldr	r0, [r4, #0]
 800558a:	1821      	adds	r1, r4, r0
 800558c:	428b      	cmp	r3, r1
 800558e:	bf01      	itttt	eq
 8005590:	6819      	ldreq	r1, [r3, #0]
 8005592:	685b      	ldreq	r3, [r3, #4]
 8005594:	1809      	addeq	r1, r1, r0
 8005596:	6021      	streq	r1, [r4, #0]
 8005598:	e7ed      	b.n	8005576 <_free_r+0x1e>
 800559a:	461a      	mov	r2, r3
 800559c:	685b      	ldr	r3, [r3, #4]
 800559e:	b10b      	cbz	r3, 80055a4 <_free_r+0x4c>
 80055a0:	42a3      	cmp	r3, r4
 80055a2:	d9fa      	bls.n	800559a <_free_r+0x42>
 80055a4:	6811      	ldr	r1, [r2, #0]
 80055a6:	1850      	adds	r0, r2, r1
 80055a8:	42a0      	cmp	r0, r4
 80055aa:	d10b      	bne.n	80055c4 <_free_r+0x6c>
 80055ac:	6820      	ldr	r0, [r4, #0]
 80055ae:	4401      	add	r1, r0
 80055b0:	1850      	adds	r0, r2, r1
 80055b2:	4283      	cmp	r3, r0
 80055b4:	6011      	str	r1, [r2, #0]
 80055b6:	d1e0      	bne.n	800557a <_free_r+0x22>
 80055b8:	6818      	ldr	r0, [r3, #0]
 80055ba:	685b      	ldr	r3, [r3, #4]
 80055bc:	6053      	str	r3, [r2, #4]
 80055be:	4408      	add	r0, r1
 80055c0:	6010      	str	r0, [r2, #0]
 80055c2:	e7da      	b.n	800557a <_free_r+0x22>
 80055c4:	d902      	bls.n	80055cc <_free_r+0x74>
 80055c6:	230c      	movs	r3, #12
 80055c8:	602b      	str	r3, [r5, #0]
 80055ca:	e7d6      	b.n	800557a <_free_r+0x22>
 80055cc:	6820      	ldr	r0, [r4, #0]
 80055ce:	1821      	adds	r1, r4, r0
 80055d0:	428b      	cmp	r3, r1
 80055d2:	bf04      	itt	eq
 80055d4:	6819      	ldreq	r1, [r3, #0]
 80055d6:	685b      	ldreq	r3, [r3, #4]
 80055d8:	6063      	str	r3, [r4, #4]
 80055da:	bf04      	itt	eq
 80055dc:	1809      	addeq	r1, r1, r0
 80055de:	6021      	streq	r1, [r4, #0]
 80055e0:	6054      	str	r4, [r2, #4]
 80055e2:	e7ca      	b.n	800557a <_free_r+0x22>
 80055e4:	bd38      	pop	{r3, r4, r5, pc}
 80055e6:	bf00      	nop
 80055e8:	200007a4 	.word	0x200007a4

080055ec <sbrk_aligned>:
 80055ec:	b570      	push	{r4, r5, r6, lr}
 80055ee:	4e0f      	ldr	r6, [pc, #60]	@ (800562c <sbrk_aligned+0x40>)
 80055f0:	460c      	mov	r4, r1
 80055f2:	6831      	ldr	r1, [r6, #0]
 80055f4:	4605      	mov	r5, r0
 80055f6:	b911      	cbnz	r1, 80055fe <sbrk_aligned+0x12>
 80055f8:	f000 fcb4 	bl	8005f64 <_sbrk_r>
 80055fc:	6030      	str	r0, [r6, #0]
 80055fe:	4621      	mov	r1, r4
 8005600:	4628      	mov	r0, r5
 8005602:	f000 fcaf 	bl	8005f64 <_sbrk_r>
 8005606:	1c43      	adds	r3, r0, #1
 8005608:	d103      	bne.n	8005612 <sbrk_aligned+0x26>
 800560a:	f04f 34ff 	mov.w	r4, #4294967295
 800560e:	4620      	mov	r0, r4
 8005610:	bd70      	pop	{r4, r5, r6, pc}
 8005612:	1cc4      	adds	r4, r0, #3
 8005614:	f024 0403 	bic.w	r4, r4, #3
 8005618:	42a0      	cmp	r0, r4
 800561a:	d0f8      	beq.n	800560e <sbrk_aligned+0x22>
 800561c:	1a21      	subs	r1, r4, r0
 800561e:	4628      	mov	r0, r5
 8005620:	f000 fca0 	bl	8005f64 <_sbrk_r>
 8005624:	3001      	adds	r0, #1
 8005626:	d1f2      	bne.n	800560e <sbrk_aligned+0x22>
 8005628:	e7ef      	b.n	800560a <sbrk_aligned+0x1e>
 800562a:	bf00      	nop
 800562c:	200007a0 	.word	0x200007a0

08005630 <_malloc_r>:
 8005630:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005634:	1ccd      	adds	r5, r1, #3
 8005636:	f025 0503 	bic.w	r5, r5, #3
 800563a:	3508      	adds	r5, #8
 800563c:	2d0c      	cmp	r5, #12
 800563e:	bf38      	it	cc
 8005640:	250c      	movcc	r5, #12
 8005642:	2d00      	cmp	r5, #0
 8005644:	4606      	mov	r6, r0
 8005646:	db01      	blt.n	800564c <_malloc_r+0x1c>
 8005648:	42a9      	cmp	r1, r5
 800564a:	d904      	bls.n	8005656 <_malloc_r+0x26>
 800564c:	230c      	movs	r3, #12
 800564e:	6033      	str	r3, [r6, #0]
 8005650:	2000      	movs	r0, #0
 8005652:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005656:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800572c <_malloc_r+0xfc>
 800565a:	f000 f869 	bl	8005730 <__malloc_lock>
 800565e:	f8d8 3000 	ldr.w	r3, [r8]
 8005662:	461c      	mov	r4, r3
 8005664:	bb44      	cbnz	r4, 80056b8 <_malloc_r+0x88>
 8005666:	4629      	mov	r1, r5
 8005668:	4630      	mov	r0, r6
 800566a:	f7ff ffbf 	bl	80055ec <sbrk_aligned>
 800566e:	1c43      	adds	r3, r0, #1
 8005670:	4604      	mov	r4, r0
 8005672:	d158      	bne.n	8005726 <_malloc_r+0xf6>
 8005674:	f8d8 4000 	ldr.w	r4, [r8]
 8005678:	4627      	mov	r7, r4
 800567a:	2f00      	cmp	r7, #0
 800567c:	d143      	bne.n	8005706 <_malloc_r+0xd6>
 800567e:	2c00      	cmp	r4, #0
 8005680:	d04b      	beq.n	800571a <_malloc_r+0xea>
 8005682:	6823      	ldr	r3, [r4, #0]
 8005684:	4639      	mov	r1, r7
 8005686:	4630      	mov	r0, r6
 8005688:	eb04 0903 	add.w	r9, r4, r3
 800568c:	f000 fc6a 	bl	8005f64 <_sbrk_r>
 8005690:	4581      	cmp	r9, r0
 8005692:	d142      	bne.n	800571a <_malloc_r+0xea>
 8005694:	6821      	ldr	r1, [r4, #0]
 8005696:	1a6d      	subs	r5, r5, r1
 8005698:	4629      	mov	r1, r5
 800569a:	4630      	mov	r0, r6
 800569c:	f7ff ffa6 	bl	80055ec <sbrk_aligned>
 80056a0:	3001      	adds	r0, #1
 80056a2:	d03a      	beq.n	800571a <_malloc_r+0xea>
 80056a4:	6823      	ldr	r3, [r4, #0]
 80056a6:	442b      	add	r3, r5
 80056a8:	6023      	str	r3, [r4, #0]
 80056aa:	f8d8 3000 	ldr.w	r3, [r8]
 80056ae:	685a      	ldr	r2, [r3, #4]
 80056b0:	bb62      	cbnz	r2, 800570c <_malloc_r+0xdc>
 80056b2:	f8c8 7000 	str.w	r7, [r8]
 80056b6:	e00f      	b.n	80056d8 <_malloc_r+0xa8>
 80056b8:	6822      	ldr	r2, [r4, #0]
 80056ba:	1b52      	subs	r2, r2, r5
 80056bc:	d420      	bmi.n	8005700 <_malloc_r+0xd0>
 80056be:	2a0b      	cmp	r2, #11
 80056c0:	d917      	bls.n	80056f2 <_malloc_r+0xc2>
 80056c2:	1961      	adds	r1, r4, r5
 80056c4:	42a3      	cmp	r3, r4
 80056c6:	6025      	str	r5, [r4, #0]
 80056c8:	bf18      	it	ne
 80056ca:	6059      	strne	r1, [r3, #4]
 80056cc:	6863      	ldr	r3, [r4, #4]
 80056ce:	bf08      	it	eq
 80056d0:	f8c8 1000 	streq.w	r1, [r8]
 80056d4:	5162      	str	r2, [r4, r5]
 80056d6:	604b      	str	r3, [r1, #4]
 80056d8:	4630      	mov	r0, r6
 80056da:	f000 f82f 	bl	800573c <__malloc_unlock>
 80056de:	f104 000b 	add.w	r0, r4, #11
 80056e2:	1d23      	adds	r3, r4, #4
 80056e4:	f020 0007 	bic.w	r0, r0, #7
 80056e8:	1ac2      	subs	r2, r0, r3
 80056ea:	bf1c      	itt	ne
 80056ec:	1a1b      	subne	r3, r3, r0
 80056ee:	50a3      	strne	r3, [r4, r2]
 80056f0:	e7af      	b.n	8005652 <_malloc_r+0x22>
 80056f2:	6862      	ldr	r2, [r4, #4]
 80056f4:	42a3      	cmp	r3, r4
 80056f6:	bf0c      	ite	eq
 80056f8:	f8c8 2000 	streq.w	r2, [r8]
 80056fc:	605a      	strne	r2, [r3, #4]
 80056fe:	e7eb      	b.n	80056d8 <_malloc_r+0xa8>
 8005700:	4623      	mov	r3, r4
 8005702:	6864      	ldr	r4, [r4, #4]
 8005704:	e7ae      	b.n	8005664 <_malloc_r+0x34>
 8005706:	463c      	mov	r4, r7
 8005708:	687f      	ldr	r7, [r7, #4]
 800570a:	e7b6      	b.n	800567a <_malloc_r+0x4a>
 800570c:	461a      	mov	r2, r3
 800570e:	685b      	ldr	r3, [r3, #4]
 8005710:	42a3      	cmp	r3, r4
 8005712:	d1fb      	bne.n	800570c <_malloc_r+0xdc>
 8005714:	2300      	movs	r3, #0
 8005716:	6053      	str	r3, [r2, #4]
 8005718:	e7de      	b.n	80056d8 <_malloc_r+0xa8>
 800571a:	230c      	movs	r3, #12
 800571c:	6033      	str	r3, [r6, #0]
 800571e:	4630      	mov	r0, r6
 8005720:	f000 f80c 	bl	800573c <__malloc_unlock>
 8005724:	e794      	b.n	8005650 <_malloc_r+0x20>
 8005726:	6005      	str	r5, [r0, #0]
 8005728:	e7d6      	b.n	80056d8 <_malloc_r+0xa8>
 800572a:	bf00      	nop
 800572c:	200007a4 	.word	0x200007a4

08005730 <__malloc_lock>:
 8005730:	4801      	ldr	r0, [pc, #4]	@ (8005738 <__malloc_lock+0x8>)
 8005732:	f7ff bf0e 	b.w	8005552 <__retarget_lock_acquire_recursive>
 8005736:	bf00      	nop
 8005738:	2000079c 	.word	0x2000079c

0800573c <__malloc_unlock>:
 800573c:	4801      	ldr	r0, [pc, #4]	@ (8005744 <__malloc_unlock+0x8>)
 800573e:	f7ff bf09 	b.w	8005554 <__retarget_lock_release_recursive>
 8005742:	bf00      	nop
 8005744:	2000079c 	.word	0x2000079c

08005748 <__sfputc_r>:
 8005748:	6893      	ldr	r3, [r2, #8]
 800574a:	3b01      	subs	r3, #1
 800574c:	2b00      	cmp	r3, #0
 800574e:	b410      	push	{r4}
 8005750:	6093      	str	r3, [r2, #8]
 8005752:	da08      	bge.n	8005766 <__sfputc_r+0x1e>
 8005754:	6994      	ldr	r4, [r2, #24]
 8005756:	42a3      	cmp	r3, r4
 8005758:	db01      	blt.n	800575e <__sfputc_r+0x16>
 800575a:	290a      	cmp	r1, #10
 800575c:	d103      	bne.n	8005766 <__sfputc_r+0x1e>
 800575e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005762:	f000 bb6b 	b.w	8005e3c <__swbuf_r>
 8005766:	6813      	ldr	r3, [r2, #0]
 8005768:	1c58      	adds	r0, r3, #1
 800576a:	6010      	str	r0, [r2, #0]
 800576c:	7019      	strb	r1, [r3, #0]
 800576e:	4608      	mov	r0, r1
 8005770:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005774:	4770      	bx	lr

08005776 <__sfputs_r>:
 8005776:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005778:	4606      	mov	r6, r0
 800577a:	460f      	mov	r7, r1
 800577c:	4614      	mov	r4, r2
 800577e:	18d5      	adds	r5, r2, r3
 8005780:	42ac      	cmp	r4, r5
 8005782:	d101      	bne.n	8005788 <__sfputs_r+0x12>
 8005784:	2000      	movs	r0, #0
 8005786:	e007      	b.n	8005798 <__sfputs_r+0x22>
 8005788:	f814 1b01 	ldrb.w	r1, [r4], #1
 800578c:	463a      	mov	r2, r7
 800578e:	4630      	mov	r0, r6
 8005790:	f7ff ffda 	bl	8005748 <__sfputc_r>
 8005794:	1c43      	adds	r3, r0, #1
 8005796:	d1f3      	bne.n	8005780 <__sfputs_r+0xa>
 8005798:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800579c <_vfiprintf_r>:
 800579c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057a0:	460d      	mov	r5, r1
 80057a2:	b09d      	sub	sp, #116	@ 0x74
 80057a4:	4614      	mov	r4, r2
 80057a6:	4698      	mov	r8, r3
 80057a8:	4606      	mov	r6, r0
 80057aa:	b118      	cbz	r0, 80057b4 <_vfiprintf_r+0x18>
 80057ac:	6a03      	ldr	r3, [r0, #32]
 80057ae:	b90b      	cbnz	r3, 80057b4 <_vfiprintf_r+0x18>
 80057b0:	f7ff fdca 	bl	8005348 <__sinit>
 80057b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80057b6:	07d9      	lsls	r1, r3, #31
 80057b8:	d405      	bmi.n	80057c6 <_vfiprintf_r+0x2a>
 80057ba:	89ab      	ldrh	r3, [r5, #12]
 80057bc:	059a      	lsls	r2, r3, #22
 80057be:	d402      	bmi.n	80057c6 <_vfiprintf_r+0x2a>
 80057c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80057c2:	f7ff fec6 	bl	8005552 <__retarget_lock_acquire_recursive>
 80057c6:	89ab      	ldrh	r3, [r5, #12]
 80057c8:	071b      	lsls	r3, r3, #28
 80057ca:	d501      	bpl.n	80057d0 <_vfiprintf_r+0x34>
 80057cc:	692b      	ldr	r3, [r5, #16]
 80057ce:	b99b      	cbnz	r3, 80057f8 <_vfiprintf_r+0x5c>
 80057d0:	4629      	mov	r1, r5
 80057d2:	4630      	mov	r0, r6
 80057d4:	f000 fb70 	bl	8005eb8 <__swsetup_r>
 80057d8:	b170      	cbz	r0, 80057f8 <_vfiprintf_r+0x5c>
 80057da:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80057dc:	07dc      	lsls	r4, r3, #31
 80057de:	d504      	bpl.n	80057ea <_vfiprintf_r+0x4e>
 80057e0:	f04f 30ff 	mov.w	r0, #4294967295
 80057e4:	b01d      	add	sp, #116	@ 0x74
 80057e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057ea:	89ab      	ldrh	r3, [r5, #12]
 80057ec:	0598      	lsls	r0, r3, #22
 80057ee:	d4f7      	bmi.n	80057e0 <_vfiprintf_r+0x44>
 80057f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80057f2:	f7ff feaf 	bl	8005554 <__retarget_lock_release_recursive>
 80057f6:	e7f3      	b.n	80057e0 <_vfiprintf_r+0x44>
 80057f8:	2300      	movs	r3, #0
 80057fa:	9309      	str	r3, [sp, #36]	@ 0x24
 80057fc:	2320      	movs	r3, #32
 80057fe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005802:	f8cd 800c 	str.w	r8, [sp, #12]
 8005806:	2330      	movs	r3, #48	@ 0x30
 8005808:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80059b8 <_vfiprintf_r+0x21c>
 800580c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005810:	f04f 0901 	mov.w	r9, #1
 8005814:	4623      	mov	r3, r4
 8005816:	469a      	mov	sl, r3
 8005818:	f813 2b01 	ldrb.w	r2, [r3], #1
 800581c:	b10a      	cbz	r2, 8005822 <_vfiprintf_r+0x86>
 800581e:	2a25      	cmp	r2, #37	@ 0x25
 8005820:	d1f9      	bne.n	8005816 <_vfiprintf_r+0x7a>
 8005822:	ebba 0b04 	subs.w	fp, sl, r4
 8005826:	d00b      	beq.n	8005840 <_vfiprintf_r+0xa4>
 8005828:	465b      	mov	r3, fp
 800582a:	4622      	mov	r2, r4
 800582c:	4629      	mov	r1, r5
 800582e:	4630      	mov	r0, r6
 8005830:	f7ff ffa1 	bl	8005776 <__sfputs_r>
 8005834:	3001      	adds	r0, #1
 8005836:	f000 80a7 	beq.w	8005988 <_vfiprintf_r+0x1ec>
 800583a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800583c:	445a      	add	r2, fp
 800583e:	9209      	str	r2, [sp, #36]	@ 0x24
 8005840:	f89a 3000 	ldrb.w	r3, [sl]
 8005844:	2b00      	cmp	r3, #0
 8005846:	f000 809f 	beq.w	8005988 <_vfiprintf_r+0x1ec>
 800584a:	2300      	movs	r3, #0
 800584c:	f04f 32ff 	mov.w	r2, #4294967295
 8005850:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005854:	f10a 0a01 	add.w	sl, sl, #1
 8005858:	9304      	str	r3, [sp, #16]
 800585a:	9307      	str	r3, [sp, #28]
 800585c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005860:	931a      	str	r3, [sp, #104]	@ 0x68
 8005862:	4654      	mov	r4, sl
 8005864:	2205      	movs	r2, #5
 8005866:	f814 1b01 	ldrb.w	r1, [r4], #1
 800586a:	4853      	ldr	r0, [pc, #332]	@ (80059b8 <_vfiprintf_r+0x21c>)
 800586c:	f7fa fcc0 	bl	80001f0 <memchr>
 8005870:	9a04      	ldr	r2, [sp, #16]
 8005872:	b9d8      	cbnz	r0, 80058ac <_vfiprintf_r+0x110>
 8005874:	06d1      	lsls	r1, r2, #27
 8005876:	bf44      	itt	mi
 8005878:	2320      	movmi	r3, #32
 800587a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800587e:	0713      	lsls	r3, r2, #28
 8005880:	bf44      	itt	mi
 8005882:	232b      	movmi	r3, #43	@ 0x2b
 8005884:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005888:	f89a 3000 	ldrb.w	r3, [sl]
 800588c:	2b2a      	cmp	r3, #42	@ 0x2a
 800588e:	d015      	beq.n	80058bc <_vfiprintf_r+0x120>
 8005890:	9a07      	ldr	r2, [sp, #28]
 8005892:	4654      	mov	r4, sl
 8005894:	2000      	movs	r0, #0
 8005896:	f04f 0c0a 	mov.w	ip, #10
 800589a:	4621      	mov	r1, r4
 800589c:	f811 3b01 	ldrb.w	r3, [r1], #1
 80058a0:	3b30      	subs	r3, #48	@ 0x30
 80058a2:	2b09      	cmp	r3, #9
 80058a4:	d94b      	bls.n	800593e <_vfiprintf_r+0x1a2>
 80058a6:	b1b0      	cbz	r0, 80058d6 <_vfiprintf_r+0x13a>
 80058a8:	9207      	str	r2, [sp, #28]
 80058aa:	e014      	b.n	80058d6 <_vfiprintf_r+0x13a>
 80058ac:	eba0 0308 	sub.w	r3, r0, r8
 80058b0:	fa09 f303 	lsl.w	r3, r9, r3
 80058b4:	4313      	orrs	r3, r2
 80058b6:	9304      	str	r3, [sp, #16]
 80058b8:	46a2      	mov	sl, r4
 80058ba:	e7d2      	b.n	8005862 <_vfiprintf_r+0xc6>
 80058bc:	9b03      	ldr	r3, [sp, #12]
 80058be:	1d19      	adds	r1, r3, #4
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	9103      	str	r1, [sp, #12]
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	bfbb      	ittet	lt
 80058c8:	425b      	neglt	r3, r3
 80058ca:	f042 0202 	orrlt.w	r2, r2, #2
 80058ce:	9307      	strge	r3, [sp, #28]
 80058d0:	9307      	strlt	r3, [sp, #28]
 80058d2:	bfb8      	it	lt
 80058d4:	9204      	strlt	r2, [sp, #16]
 80058d6:	7823      	ldrb	r3, [r4, #0]
 80058d8:	2b2e      	cmp	r3, #46	@ 0x2e
 80058da:	d10a      	bne.n	80058f2 <_vfiprintf_r+0x156>
 80058dc:	7863      	ldrb	r3, [r4, #1]
 80058de:	2b2a      	cmp	r3, #42	@ 0x2a
 80058e0:	d132      	bne.n	8005948 <_vfiprintf_r+0x1ac>
 80058e2:	9b03      	ldr	r3, [sp, #12]
 80058e4:	1d1a      	adds	r2, r3, #4
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	9203      	str	r2, [sp, #12]
 80058ea:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80058ee:	3402      	adds	r4, #2
 80058f0:	9305      	str	r3, [sp, #20]
 80058f2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80059c8 <_vfiprintf_r+0x22c>
 80058f6:	7821      	ldrb	r1, [r4, #0]
 80058f8:	2203      	movs	r2, #3
 80058fa:	4650      	mov	r0, sl
 80058fc:	f7fa fc78 	bl	80001f0 <memchr>
 8005900:	b138      	cbz	r0, 8005912 <_vfiprintf_r+0x176>
 8005902:	9b04      	ldr	r3, [sp, #16]
 8005904:	eba0 000a 	sub.w	r0, r0, sl
 8005908:	2240      	movs	r2, #64	@ 0x40
 800590a:	4082      	lsls	r2, r0
 800590c:	4313      	orrs	r3, r2
 800590e:	3401      	adds	r4, #1
 8005910:	9304      	str	r3, [sp, #16]
 8005912:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005916:	4829      	ldr	r0, [pc, #164]	@ (80059bc <_vfiprintf_r+0x220>)
 8005918:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800591c:	2206      	movs	r2, #6
 800591e:	f7fa fc67 	bl	80001f0 <memchr>
 8005922:	2800      	cmp	r0, #0
 8005924:	d03f      	beq.n	80059a6 <_vfiprintf_r+0x20a>
 8005926:	4b26      	ldr	r3, [pc, #152]	@ (80059c0 <_vfiprintf_r+0x224>)
 8005928:	bb1b      	cbnz	r3, 8005972 <_vfiprintf_r+0x1d6>
 800592a:	9b03      	ldr	r3, [sp, #12]
 800592c:	3307      	adds	r3, #7
 800592e:	f023 0307 	bic.w	r3, r3, #7
 8005932:	3308      	adds	r3, #8
 8005934:	9303      	str	r3, [sp, #12]
 8005936:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005938:	443b      	add	r3, r7
 800593a:	9309      	str	r3, [sp, #36]	@ 0x24
 800593c:	e76a      	b.n	8005814 <_vfiprintf_r+0x78>
 800593e:	fb0c 3202 	mla	r2, ip, r2, r3
 8005942:	460c      	mov	r4, r1
 8005944:	2001      	movs	r0, #1
 8005946:	e7a8      	b.n	800589a <_vfiprintf_r+0xfe>
 8005948:	2300      	movs	r3, #0
 800594a:	3401      	adds	r4, #1
 800594c:	9305      	str	r3, [sp, #20]
 800594e:	4619      	mov	r1, r3
 8005950:	f04f 0c0a 	mov.w	ip, #10
 8005954:	4620      	mov	r0, r4
 8005956:	f810 2b01 	ldrb.w	r2, [r0], #1
 800595a:	3a30      	subs	r2, #48	@ 0x30
 800595c:	2a09      	cmp	r2, #9
 800595e:	d903      	bls.n	8005968 <_vfiprintf_r+0x1cc>
 8005960:	2b00      	cmp	r3, #0
 8005962:	d0c6      	beq.n	80058f2 <_vfiprintf_r+0x156>
 8005964:	9105      	str	r1, [sp, #20]
 8005966:	e7c4      	b.n	80058f2 <_vfiprintf_r+0x156>
 8005968:	fb0c 2101 	mla	r1, ip, r1, r2
 800596c:	4604      	mov	r4, r0
 800596e:	2301      	movs	r3, #1
 8005970:	e7f0      	b.n	8005954 <_vfiprintf_r+0x1b8>
 8005972:	ab03      	add	r3, sp, #12
 8005974:	9300      	str	r3, [sp, #0]
 8005976:	462a      	mov	r2, r5
 8005978:	4b12      	ldr	r3, [pc, #72]	@ (80059c4 <_vfiprintf_r+0x228>)
 800597a:	a904      	add	r1, sp, #16
 800597c:	4630      	mov	r0, r6
 800597e:	f3af 8000 	nop.w
 8005982:	4607      	mov	r7, r0
 8005984:	1c78      	adds	r0, r7, #1
 8005986:	d1d6      	bne.n	8005936 <_vfiprintf_r+0x19a>
 8005988:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800598a:	07d9      	lsls	r1, r3, #31
 800598c:	d405      	bmi.n	800599a <_vfiprintf_r+0x1fe>
 800598e:	89ab      	ldrh	r3, [r5, #12]
 8005990:	059a      	lsls	r2, r3, #22
 8005992:	d402      	bmi.n	800599a <_vfiprintf_r+0x1fe>
 8005994:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005996:	f7ff fddd 	bl	8005554 <__retarget_lock_release_recursive>
 800599a:	89ab      	ldrh	r3, [r5, #12]
 800599c:	065b      	lsls	r3, r3, #25
 800599e:	f53f af1f 	bmi.w	80057e0 <_vfiprintf_r+0x44>
 80059a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80059a4:	e71e      	b.n	80057e4 <_vfiprintf_r+0x48>
 80059a6:	ab03      	add	r3, sp, #12
 80059a8:	9300      	str	r3, [sp, #0]
 80059aa:	462a      	mov	r2, r5
 80059ac:	4b05      	ldr	r3, [pc, #20]	@ (80059c4 <_vfiprintf_r+0x228>)
 80059ae:	a904      	add	r1, sp, #16
 80059b0:	4630      	mov	r0, r6
 80059b2:	f000 f879 	bl	8005aa8 <_printf_i>
 80059b6:	e7e4      	b.n	8005982 <_vfiprintf_r+0x1e6>
 80059b8:	08006110 	.word	0x08006110
 80059bc:	0800611a 	.word	0x0800611a
 80059c0:	00000000 	.word	0x00000000
 80059c4:	08005777 	.word	0x08005777
 80059c8:	08006116 	.word	0x08006116

080059cc <_printf_common>:
 80059cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80059d0:	4616      	mov	r6, r2
 80059d2:	4698      	mov	r8, r3
 80059d4:	688a      	ldr	r2, [r1, #8]
 80059d6:	690b      	ldr	r3, [r1, #16]
 80059d8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80059dc:	4293      	cmp	r3, r2
 80059de:	bfb8      	it	lt
 80059e0:	4613      	movlt	r3, r2
 80059e2:	6033      	str	r3, [r6, #0]
 80059e4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80059e8:	4607      	mov	r7, r0
 80059ea:	460c      	mov	r4, r1
 80059ec:	b10a      	cbz	r2, 80059f2 <_printf_common+0x26>
 80059ee:	3301      	adds	r3, #1
 80059f0:	6033      	str	r3, [r6, #0]
 80059f2:	6823      	ldr	r3, [r4, #0]
 80059f4:	0699      	lsls	r1, r3, #26
 80059f6:	bf42      	ittt	mi
 80059f8:	6833      	ldrmi	r3, [r6, #0]
 80059fa:	3302      	addmi	r3, #2
 80059fc:	6033      	strmi	r3, [r6, #0]
 80059fe:	6825      	ldr	r5, [r4, #0]
 8005a00:	f015 0506 	ands.w	r5, r5, #6
 8005a04:	d106      	bne.n	8005a14 <_printf_common+0x48>
 8005a06:	f104 0a19 	add.w	sl, r4, #25
 8005a0a:	68e3      	ldr	r3, [r4, #12]
 8005a0c:	6832      	ldr	r2, [r6, #0]
 8005a0e:	1a9b      	subs	r3, r3, r2
 8005a10:	42ab      	cmp	r3, r5
 8005a12:	dc26      	bgt.n	8005a62 <_printf_common+0x96>
 8005a14:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005a18:	6822      	ldr	r2, [r4, #0]
 8005a1a:	3b00      	subs	r3, #0
 8005a1c:	bf18      	it	ne
 8005a1e:	2301      	movne	r3, #1
 8005a20:	0692      	lsls	r2, r2, #26
 8005a22:	d42b      	bmi.n	8005a7c <_printf_common+0xb0>
 8005a24:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005a28:	4641      	mov	r1, r8
 8005a2a:	4638      	mov	r0, r7
 8005a2c:	47c8      	blx	r9
 8005a2e:	3001      	adds	r0, #1
 8005a30:	d01e      	beq.n	8005a70 <_printf_common+0xa4>
 8005a32:	6823      	ldr	r3, [r4, #0]
 8005a34:	6922      	ldr	r2, [r4, #16]
 8005a36:	f003 0306 	and.w	r3, r3, #6
 8005a3a:	2b04      	cmp	r3, #4
 8005a3c:	bf02      	ittt	eq
 8005a3e:	68e5      	ldreq	r5, [r4, #12]
 8005a40:	6833      	ldreq	r3, [r6, #0]
 8005a42:	1aed      	subeq	r5, r5, r3
 8005a44:	68a3      	ldr	r3, [r4, #8]
 8005a46:	bf0c      	ite	eq
 8005a48:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005a4c:	2500      	movne	r5, #0
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	bfc4      	itt	gt
 8005a52:	1a9b      	subgt	r3, r3, r2
 8005a54:	18ed      	addgt	r5, r5, r3
 8005a56:	2600      	movs	r6, #0
 8005a58:	341a      	adds	r4, #26
 8005a5a:	42b5      	cmp	r5, r6
 8005a5c:	d11a      	bne.n	8005a94 <_printf_common+0xc8>
 8005a5e:	2000      	movs	r0, #0
 8005a60:	e008      	b.n	8005a74 <_printf_common+0xa8>
 8005a62:	2301      	movs	r3, #1
 8005a64:	4652      	mov	r2, sl
 8005a66:	4641      	mov	r1, r8
 8005a68:	4638      	mov	r0, r7
 8005a6a:	47c8      	blx	r9
 8005a6c:	3001      	adds	r0, #1
 8005a6e:	d103      	bne.n	8005a78 <_printf_common+0xac>
 8005a70:	f04f 30ff 	mov.w	r0, #4294967295
 8005a74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a78:	3501      	adds	r5, #1
 8005a7a:	e7c6      	b.n	8005a0a <_printf_common+0x3e>
 8005a7c:	18e1      	adds	r1, r4, r3
 8005a7e:	1c5a      	adds	r2, r3, #1
 8005a80:	2030      	movs	r0, #48	@ 0x30
 8005a82:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005a86:	4422      	add	r2, r4
 8005a88:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005a8c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005a90:	3302      	adds	r3, #2
 8005a92:	e7c7      	b.n	8005a24 <_printf_common+0x58>
 8005a94:	2301      	movs	r3, #1
 8005a96:	4622      	mov	r2, r4
 8005a98:	4641      	mov	r1, r8
 8005a9a:	4638      	mov	r0, r7
 8005a9c:	47c8      	blx	r9
 8005a9e:	3001      	adds	r0, #1
 8005aa0:	d0e6      	beq.n	8005a70 <_printf_common+0xa4>
 8005aa2:	3601      	adds	r6, #1
 8005aa4:	e7d9      	b.n	8005a5a <_printf_common+0x8e>
	...

08005aa8 <_printf_i>:
 8005aa8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005aac:	7e0f      	ldrb	r7, [r1, #24]
 8005aae:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005ab0:	2f78      	cmp	r7, #120	@ 0x78
 8005ab2:	4691      	mov	r9, r2
 8005ab4:	4680      	mov	r8, r0
 8005ab6:	460c      	mov	r4, r1
 8005ab8:	469a      	mov	sl, r3
 8005aba:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005abe:	d807      	bhi.n	8005ad0 <_printf_i+0x28>
 8005ac0:	2f62      	cmp	r7, #98	@ 0x62
 8005ac2:	d80a      	bhi.n	8005ada <_printf_i+0x32>
 8005ac4:	2f00      	cmp	r7, #0
 8005ac6:	f000 80d1 	beq.w	8005c6c <_printf_i+0x1c4>
 8005aca:	2f58      	cmp	r7, #88	@ 0x58
 8005acc:	f000 80b8 	beq.w	8005c40 <_printf_i+0x198>
 8005ad0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005ad4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005ad8:	e03a      	b.n	8005b50 <_printf_i+0xa8>
 8005ada:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005ade:	2b15      	cmp	r3, #21
 8005ae0:	d8f6      	bhi.n	8005ad0 <_printf_i+0x28>
 8005ae2:	a101      	add	r1, pc, #4	@ (adr r1, 8005ae8 <_printf_i+0x40>)
 8005ae4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005ae8:	08005b41 	.word	0x08005b41
 8005aec:	08005b55 	.word	0x08005b55
 8005af0:	08005ad1 	.word	0x08005ad1
 8005af4:	08005ad1 	.word	0x08005ad1
 8005af8:	08005ad1 	.word	0x08005ad1
 8005afc:	08005ad1 	.word	0x08005ad1
 8005b00:	08005b55 	.word	0x08005b55
 8005b04:	08005ad1 	.word	0x08005ad1
 8005b08:	08005ad1 	.word	0x08005ad1
 8005b0c:	08005ad1 	.word	0x08005ad1
 8005b10:	08005ad1 	.word	0x08005ad1
 8005b14:	08005c53 	.word	0x08005c53
 8005b18:	08005b7f 	.word	0x08005b7f
 8005b1c:	08005c0d 	.word	0x08005c0d
 8005b20:	08005ad1 	.word	0x08005ad1
 8005b24:	08005ad1 	.word	0x08005ad1
 8005b28:	08005c75 	.word	0x08005c75
 8005b2c:	08005ad1 	.word	0x08005ad1
 8005b30:	08005b7f 	.word	0x08005b7f
 8005b34:	08005ad1 	.word	0x08005ad1
 8005b38:	08005ad1 	.word	0x08005ad1
 8005b3c:	08005c15 	.word	0x08005c15
 8005b40:	6833      	ldr	r3, [r6, #0]
 8005b42:	1d1a      	adds	r2, r3, #4
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	6032      	str	r2, [r6, #0]
 8005b48:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005b4c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005b50:	2301      	movs	r3, #1
 8005b52:	e09c      	b.n	8005c8e <_printf_i+0x1e6>
 8005b54:	6833      	ldr	r3, [r6, #0]
 8005b56:	6820      	ldr	r0, [r4, #0]
 8005b58:	1d19      	adds	r1, r3, #4
 8005b5a:	6031      	str	r1, [r6, #0]
 8005b5c:	0606      	lsls	r6, r0, #24
 8005b5e:	d501      	bpl.n	8005b64 <_printf_i+0xbc>
 8005b60:	681d      	ldr	r5, [r3, #0]
 8005b62:	e003      	b.n	8005b6c <_printf_i+0xc4>
 8005b64:	0645      	lsls	r5, r0, #25
 8005b66:	d5fb      	bpl.n	8005b60 <_printf_i+0xb8>
 8005b68:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005b6c:	2d00      	cmp	r5, #0
 8005b6e:	da03      	bge.n	8005b78 <_printf_i+0xd0>
 8005b70:	232d      	movs	r3, #45	@ 0x2d
 8005b72:	426d      	negs	r5, r5
 8005b74:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b78:	4858      	ldr	r0, [pc, #352]	@ (8005cdc <_printf_i+0x234>)
 8005b7a:	230a      	movs	r3, #10
 8005b7c:	e011      	b.n	8005ba2 <_printf_i+0xfa>
 8005b7e:	6821      	ldr	r1, [r4, #0]
 8005b80:	6833      	ldr	r3, [r6, #0]
 8005b82:	0608      	lsls	r0, r1, #24
 8005b84:	f853 5b04 	ldr.w	r5, [r3], #4
 8005b88:	d402      	bmi.n	8005b90 <_printf_i+0xe8>
 8005b8a:	0649      	lsls	r1, r1, #25
 8005b8c:	bf48      	it	mi
 8005b8e:	b2ad      	uxthmi	r5, r5
 8005b90:	2f6f      	cmp	r7, #111	@ 0x6f
 8005b92:	4852      	ldr	r0, [pc, #328]	@ (8005cdc <_printf_i+0x234>)
 8005b94:	6033      	str	r3, [r6, #0]
 8005b96:	bf14      	ite	ne
 8005b98:	230a      	movne	r3, #10
 8005b9a:	2308      	moveq	r3, #8
 8005b9c:	2100      	movs	r1, #0
 8005b9e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005ba2:	6866      	ldr	r6, [r4, #4]
 8005ba4:	60a6      	str	r6, [r4, #8]
 8005ba6:	2e00      	cmp	r6, #0
 8005ba8:	db05      	blt.n	8005bb6 <_printf_i+0x10e>
 8005baa:	6821      	ldr	r1, [r4, #0]
 8005bac:	432e      	orrs	r6, r5
 8005bae:	f021 0104 	bic.w	r1, r1, #4
 8005bb2:	6021      	str	r1, [r4, #0]
 8005bb4:	d04b      	beq.n	8005c4e <_printf_i+0x1a6>
 8005bb6:	4616      	mov	r6, r2
 8005bb8:	fbb5 f1f3 	udiv	r1, r5, r3
 8005bbc:	fb03 5711 	mls	r7, r3, r1, r5
 8005bc0:	5dc7      	ldrb	r7, [r0, r7]
 8005bc2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005bc6:	462f      	mov	r7, r5
 8005bc8:	42bb      	cmp	r3, r7
 8005bca:	460d      	mov	r5, r1
 8005bcc:	d9f4      	bls.n	8005bb8 <_printf_i+0x110>
 8005bce:	2b08      	cmp	r3, #8
 8005bd0:	d10b      	bne.n	8005bea <_printf_i+0x142>
 8005bd2:	6823      	ldr	r3, [r4, #0]
 8005bd4:	07df      	lsls	r7, r3, #31
 8005bd6:	d508      	bpl.n	8005bea <_printf_i+0x142>
 8005bd8:	6923      	ldr	r3, [r4, #16]
 8005bda:	6861      	ldr	r1, [r4, #4]
 8005bdc:	4299      	cmp	r1, r3
 8005bde:	bfde      	ittt	le
 8005be0:	2330      	movle	r3, #48	@ 0x30
 8005be2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005be6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005bea:	1b92      	subs	r2, r2, r6
 8005bec:	6122      	str	r2, [r4, #16]
 8005bee:	f8cd a000 	str.w	sl, [sp]
 8005bf2:	464b      	mov	r3, r9
 8005bf4:	aa03      	add	r2, sp, #12
 8005bf6:	4621      	mov	r1, r4
 8005bf8:	4640      	mov	r0, r8
 8005bfa:	f7ff fee7 	bl	80059cc <_printf_common>
 8005bfe:	3001      	adds	r0, #1
 8005c00:	d14a      	bne.n	8005c98 <_printf_i+0x1f0>
 8005c02:	f04f 30ff 	mov.w	r0, #4294967295
 8005c06:	b004      	add	sp, #16
 8005c08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c0c:	6823      	ldr	r3, [r4, #0]
 8005c0e:	f043 0320 	orr.w	r3, r3, #32
 8005c12:	6023      	str	r3, [r4, #0]
 8005c14:	4832      	ldr	r0, [pc, #200]	@ (8005ce0 <_printf_i+0x238>)
 8005c16:	2778      	movs	r7, #120	@ 0x78
 8005c18:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005c1c:	6823      	ldr	r3, [r4, #0]
 8005c1e:	6831      	ldr	r1, [r6, #0]
 8005c20:	061f      	lsls	r7, r3, #24
 8005c22:	f851 5b04 	ldr.w	r5, [r1], #4
 8005c26:	d402      	bmi.n	8005c2e <_printf_i+0x186>
 8005c28:	065f      	lsls	r7, r3, #25
 8005c2a:	bf48      	it	mi
 8005c2c:	b2ad      	uxthmi	r5, r5
 8005c2e:	6031      	str	r1, [r6, #0]
 8005c30:	07d9      	lsls	r1, r3, #31
 8005c32:	bf44      	itt	mi
 8005c34:	f043 0320 	orrmi.w	r3, r3, #32
 8005c38:	6023      	strmi	r3, [r4, #0]
 8005c3a:	b11d      	cbz	r5, 8005c44 <_printf_i+0x19c>
 8005c3c:	2310      	movs	r3, #16
 8005c3e:	e7ad      	b.n	8005b9c <_printf_i+0xf4>
 8005c40:	4826      	ldr	r0, [pc, #152]	@ (8005cdc <_printf_i+0x234>)
 8005c42:	e7e9      	b.n	8005c18 <_printf_i+0x170>
 8005c44:	6823      	ldr	r3, [r4, #0]
 8005c46:	f023 0320 	bic.w	r3, r3, #32
 8005c4a:	6023      	str	r3, [r4, #0]
 8005c4c:	e7f6      	b.n	8005c3c <_printf_i+0x194>
 8005c4e:	4616      	mov	r6, r2
 8005c50:	e7bd      	b.n	8005bce <_printf_i+0x126>
 8005c52:	6833      	ldr	r3, [r6, #0]
 8005c54:	6825      	ldr	r5, [r4, #0]
 8005c56:	6961      	ldr	r1, [r4, #20]
 8005c58:	1d18      	adds	r0, r3, #4
 8005c5a:	6030      	str	r0, [r6, #0]
 8005c5c:	062e      	lsls	r6, r5, #24
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	d501      	bpl.n	8005c66 <_printf_i+0x1be>
 8005c62:	6019      	str	r1, [r3, #0]
 8005c64:	e002      	b.n	8005c6c <_printf_i+0x1c4>
 8005c66:	0668      	lsls	r0, r5, #25
 8005c68:	d5fb      	bpl.n	8005c62 <_printf_i+0x1ba>
 8005c6a:	8019      	strh	r1, [r3, #0]
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	6123      	str	r3, [r4, #16]
 8005c70:	4616      	mov	r6, r2
 8005c72:	e7bc      	b.n	8005bee <_printf_i+0x146>
 8005c74:	6833      	ldr	r3, [r6, #0]
 8005c76:	1d1a      	adds	r2, r3, #4
 8005c78:	6032      	str	r2, [r6, #0]
 8005c7a:	681e      	ldr	r6, [r3, #0]
 8005c7c:	6862      	ldr	r2, [r4, #4]
 8005c7e:	2100      	movs	r1, #0
 8005c80:	4630      	mov	r0, r6
 8005c82:	f7fa fab5 	bl	80001f0 <memchr>
 8005c86:	b108      	cbz	r0, 8005c8c <_printf_i+0x1e4>
 8005c88:	1b80      	subs	r0, r0, r6
 8005c8a:	6060      	str	r0, [r4, #4]
 8005c8c:	6863      	ldr	r3, [r4, #4]
 8005c8e:	6123      	str	r3, [r4, #16]
 8005c90:	2300      	movs	r3, #0
 8005c92:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c96:	e7aa      	b.n	8005bee <_printf_i+0x146>
 8005c98:	6923      	ldr	r3, [r4, #16]
 8005c9a:	4632      	mov	r2, r6
 8005c9c:	4649      	mov	r1, r9
 8005c9e:	4640      	mov	r0, r8
 8005ca0:	47d0      	blx	sl
 8005ca2:	3001      	adds	r0, #1
 8005ca4:	d0ad      	beq.n	8005c02 <_printf_i+0x15a>
 8005ca6:	6823      	ldr	r3, [r4, #0]
 8005ca8:	079b      	lsls	r3, r3, #30
 8005caa:	d413      	bmi.n	8005cd4 <_printf_i+0x22c>
 8005cac:	68e0      	ldr	r0, [r4, #12]
 8005cae:	9b03      	ldr	r3, [sp, #12]
 8005cb0:	4298      	cmp	r0, r3
 8005cb2:	bfb8      	it	lt
 8005cb4:	4618      	movlt	r0, r3
 8005cb6:	e7a6      	b.n	8005c06 <_printf_i+0x15e>
 8005cb8:	2301      	movs	r3, #1
 8005cba:	4632      	mov	r2, r6
 8005cbc:	4649      	mov	r1, r9
 8005cbe:	4640      	mov	r0, r8
 8005cc0:	47d0      	blx	sl
 8005cc2:	3001      	adds	r0, #1
 8005cc4:	d09d      	beq.n	8005c02 <_printf_i+0x15a>
 8005cc6:	3501      	adds	r5, #1
 8005cc8:	68e3      	ldr	r3, [r4, #12]
 8005cca:	9903      	ldr	r1, [sp, #12]
 8005ccc:	1a5b      	subs	r3, r3, r1
 8005cce:	42ab      	cmp	r3, r5
 8005cd0:	dcf2      	bgt.n	8005cb8 <_printf_i+0x210>
 8005cd2:	e7eb      	b.n	8005cac <_printf_i+0x204>
 8005cd4:	2500      	movs	r5, #0
 8005cd6:	f104 0619 	add.w	r6, r4, #25
 8005cda:	e7f5      	b.n	8005cc8 <_printf_i+0x220>
 8005cdc:	08006121 	.word	0x08006121
 8005ce0:	08006132 	.word	0x08006132

08005ce4 <__sflush_r>:
 8005ce4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005ce8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005cec:	0716      	lsls	r6, r2, #28
 8005cee:	4605      	mov	r5, r0
 8005cf0:	460c      	mov	r4, r1
 8005cf2:	d454      	bmi.n	8005d9e <__sflush_r+0xba>
 8005cf4:	684b      	ldr	r3, [r1, #4]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	dc02      	bgt.n	8005d00 <__sflush_r+0x1c>
 8005cfa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	dd48      	ble.n	8005d92 <__sflush_r+0xae>
 8005d00:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005d02:	2e00      	cmp	r6, #0
 8005d04:	d045      	beq.n	8005d92 <__sflush_r+0xae>
 8005d06:	2300      	movs	r3, #0
 8005d08:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005d0c:	682f      	ldr	r7, [r5, #0]
 8005d0e:	6a21      	ldr	r1, [r4, #32]
 8005d10:	602b      	str	r3, [r5, #0]
 8005d12:	d030      	beq.n	8005d76 <__sflush_r+0x92>
 8005d14:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005d16:	89a3      	ldrh	r3, [r4, #12]
 8005d18:	0759      	lsls	r1, r3, #29
 8005d1a:	d505      	bpl.n	8005d28 <__sflush_r+0x44>
 8005d1c:	6863      	ldr	r3, [r4, #4]
 8005d1e:	1ad2      	subs	r2, r2, r3
 8005d20:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005d22:	b10b      	cbz	r3, 8005d28 <__sflush_r+0x44>
 8005d24:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005d26:	1ad2      	subs	r2, r2, r3
 8005d28:	2300      	movs	r3, #0
 8005d2a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005d2c:	6a21      	ldr	r1, [r4, #32]
 8005d2e:	4628      	mov	r0, r5
 8005d30:	47b0      	blx	r6
 8005d32:	1c43      	adds	r3, r0, #1
 8005d34:	89a3      	ldrh	r3, [r4, #12]
 8005d36:	d106      	bne.n	8005d46 <__sflush_r+0x62>
 8005d38:	6829      	ldr	r1, [r5, #0]
 8005d3a:	291d      	cmp	r1, #29
 8005d3c:	d82b      	bhi.n	8005d96 <__sflush_r+0xb2>
 8005d3e:	4a2a      	ldr	r2, [pc, #168]	@ (8005de8 <__sflush_r+0x104>)
 8005d40:	40ca      	lsrs	r2, r1
 8005d42:	07d6      	lsls	r6, r2, #31
 8005d44:	d527      	bpl.n	8005d96 <__sflush_r+0xb2>
 8005d46:	2200      	movs	r2, #0
 8005d48:	6062      	str	r2, [r4, #4]
 8005d4a:	04d9      	lsls	r1, r3, #19
 8005d4c:	6922      	ldr	r2, [r4, #16]
 8005d4e:	6022      	str	r2, [r4, #0]
 8005d50:	d504      	bpl.n	8005d5c <__sflush_r+0x78>
 8005d52:	1c42      	adds	r2, r0, #1
 8005d54:	d101      	bne.n	8005d5a <__sflush_r+0x76>
 8005d56:	682b      	ldr	r3, [r5, #0]
 8005d58:	b903      	cbnz	r3, 8005d5c <__sflush_r+0x78>
 8005d5a:	6560      	str	r0, [r4, #84]	@ 0x54
 8005d5c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005d5e:	602f      	str	r7, [r5, #0]
 8005d60:	b1b9      	cbz	r1, 8005d92 <__sflush_r+0xae>
 8005d62:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005d66:	4299      	cmp	r1, r3
 8005d68:	d002      	beq.n	8005d70 <__sflush_r+0x8c>
 8005d6a:	4628      	mov	r0, r5
 8005d6c:	f7ff fbf4 	bl	8005558 <_free_r>
 8005d70:	2300      	movs	r3, #0
 8005d72:	6363      	str	r3, [r4, #52]	@ 0x34
 8005d74:	e00d      	b.n	8005d92 <__sflush_r+0xae>
 8005d76:	2301      	movs	r3, #1
 8005d78:	4628      	mov	r0, r5
 8005d7a:	47b0      	blx	r6
 8005d7c:	4602      	mov	r2, r0
 8005d7e:	1c50      	adds	r0, r2, #1
 8005d80:	d1c9      	bne.n	8005d16 <__sflush_r+0x32>
 8005d82:	682b      	ldr	r3, [r5, #0]
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d0c6      	beq.n	8005d16 <__sflush_r+0x32>
 8005d88:	2b1d      	cmp	r3, #29
 8005d8a:	d001      	beq.n	8005d90 <__sflush_r+0xac>
 8005d8c:	2b16      	cmp	r3, #22
 8005d8e:	d11e      	bne.n	8005dce <__sflush_r+0xea>
 8005d90:	602f      	str	r7, [r5, #0]
 8005d92:	2000      	movs	r0, #0
 8005d94:	e022      	b.n	8005ddc <__sflush_r+0xf8>
 8005d96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005d9a:	b21b      	sxth	r3, r3
 8005d9c:	e01b      	b.n	8005dd6 <__sflush_r+0xf2>
 8005d9e:	690f      	ldr	r7, [r1, #16]
 8005da0:	2f00      	cmp	r7, #0
 8005da2:	d0f6      	beq.n	8005d92 <__sflush_r+0xae>
 8005da4:	0793      	lsls	r3, r2, #30
 8005da6:	680e      	ldr	r6, [r1, #0]
 8005da8:	bf08      	it	eq
 8005daa:	694b      	ldreq	r3, [r1, #20]
 8005dac:	600f      	str	r7, [r1, #0]
 8005dae:	bf18      	it	ne
 8005db0:	2300      	movne	r3, #0
 8005db2:	eba6 0807 	sub.w	r8, r6, r7
 8005db6:	608b      	str	r3, [r1, #8]
 8005db8:	f1b8 0f00 	cmp.w	r8, #0
 8005dbc:	dde9      	ble.n	8005d92 <__sflush_r+0xae>
 8005dbe:	6a21      	ldr	r1, [r4, #32]
 8005dc0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005dc2:	4643      	mov	r3, r8
 8005dc4:	463a      	mov	r2, r7
 8005dc6:	4628      	mov	r0, r5
 8005dc8:	47b0      	blx	r6
 8005dca:	2800      	cmp	r0, #0
 8005dcc:	dc08      	bgt.n	8005de0 <__sflush_r+0xfc>
 8005dce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005dd2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005dd6:	81a3      	strh	r3, [r4, #12]
 8005dd8:	f04f 30ff 	mov.w	r0, #4294967295
 8005ddc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005de0:	4407      	add	r7, r0
 8005de2:	eba8 0800 	sub.w	r8, r8, r0
 8005de6:	e7e7      	b.n	8005db8 <__sflush_r+0xd4>
 8005de8:	20400001 	.word	0x20400001

08005dec <_fflush_r>:
 8005dec:	b538      	push	{r3, r4, r5, lr}
 8005dee:	690b      	ldr	r3, [r1, #16]
 8005df0:	4605      	mov	r5, r0
 8005df2:	460c      	mov	r4, r1
 8005df4:	b913      	cbnz	r3, 8005dfc <_fflush_r+0x10>
 8005df6:	2500      	movs	r5, #0
 8005df8:	4628      	mov	r0, r5
 8005dfa:	bd38      	pop	{r3, r4, r5, pc}
 8005dfc:	b118      	cbz	r0, 8005e06 <_fflush_r+0x1a>
 8005dfe:	6a03      	ldr	r3, [r0, #32]
 8005e00:	b90b      	cbnz	r3, 8005e06 <_fflush_r+0x1a>
 8005e02:	f7ff faa1 	bl	8005348 <__sinit>
 8005e06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d0f3      	beq.n	8005df6 <_fflush_r+0xa>
 8005e0e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005e10:	07d0      	lsls	r0, r2, #31
 8005e12:	d404      	bmi.n	8005e1e <_fflush_r+0x32>
 8005e14:	0599      	lsls	r1, r3, #22
 8005e16:	d402      	bmi.n	8005e1e <_fflush_r+0x32>
 8005e18:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005e1a:	f7ff fb9a 	bl	8005552 <__retarget_lock_acquire_recursive>
 8005e1e:	4628      	mov	r0, r5
 8005e20:	4621      	mov	r1, r4
 8005e22:	f7ff ff5f 	bl	8005ce4 <__sflush_r>
 8005e26:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005e28:	07da      	lsls	r2, r3, #31
 8005e2a:	4605      	mov	r5, r0
 8005e2c:	d4e4      	bmi.n	8005df8 <_fflush_r+0xc>
 8005e2e:	89a3      	ldrh	r3, [r4, #12]
 8005e30:	059b      	lsls	r3, r3, #22
 8005e32:	d4e1      	bmi.n	8005df8 <_fflush_r+0xc>
 8005e34:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005e36:	f7ff fb8d 	bl	8005554 <__retarget_lock_release_recursive>
 8005e3a:	e7dd      	b.n	8005df8 <_fflush_r+0xc>

08005e3c <__swbuf_r>:
 8005e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e3e:	460e      	mov	r6, r1
 8005e40:	4614      	mov	r4, r2
 8005e42:	4605      	mov	r5, r0
 8005e44:	b118      	cbz	r0, 8005e4e <__swbuf_r+0x12>
 8005e46:	6a03      	ldr	r3, [r0, #32]
 8005e48:	b90b      	cbnz	r3, 8005e4e <__swbuf_r+0x12>
 8005e4a:	f7ff fa7d 	bl	8005348 <__sinit>
 8005e4e:	69a3      	ldr	r3, [r4, #24]
 8005e50:	60a3      	str	r3, [r4, #8]
 8005e52:	89a3      	ldrh	r3, [r4, #12]
 8005e54:	071a      	lsls	r2, r3, #28
 8005e56:	d501      	bpl.n	8005e5c <__swbuf_r+0x20>
 8005e58:	6923      	ldr	r3, [r4, #16]
 8005e5a:	b943      	cbnz	r3, 8005e6e <__swbuf_r+0x32>
 8005e5c:	4621      	mov	r1, r4
 8005e5e:	4628      	mov	r0, r5
 8005e60:	f000 f82a 	bl	8005eb8 <__swsetup_r>
 8005e64:	b118      	cbz	r0, 8005e6e <__swbuf_r+0x32>
 8005e66:	f04f 37ff 	mov.w	r7, #4294967295
 8005e6a:	4638      	mov	r0, r7
 8005e6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005e6e:	6823      	ldr	r3, [r4, #0]
 8005e70:	6922      	ldr	r2, [r4, #16]
 8005e72:	1a98      	subs	r0, r3, r2
 8005e74:	6963      	ldr	r3, [r4, #20]
 8005e76:	b2f6      	uxtb	r6, r6
 8005e78:	4283      	cmp	r3, r0
 8005e7a:	4637      	mov	r7, r6
 8005e7c:	dc05      	bgt.n	8005e8a <__swbuf_r+0x4e>
 8005e7e:	4621      	mov	r1, r4
 8005e80:	4628      	mov	r0, r5
 8005e82:	f7ff ffb3 	bl	8005dec <_fflush_r>
 8005e86:	2800      	cmp	r0, #0
 8005e88:	d1ed      	bne.n	8005e66 <__swbuf_r+0x2a>
 8005e8a:	68a3      	ldr	r3, [r4, #8]
 8005e8c:	3b01      	subs	r3, #1
 8005e8e:	60a3      	str	r3, [r4, #8]
 8005e90:	6823      	ldr	r3, [r4, #0]
 8005e92:	1c5a      	adds	r2, r3, #1
 8005e94:	6022      	str	r2, [r4, #0]
 8005e96:	701e      	strb	r6, [r3, #0]
 8005e98:	6962      	ldr	r2, [r4, #20]
 8005e9a:	1c43      	adds	r3, r0, #1
 8005e9c:	429a      	cmp	r2, r3
 8005e9e:	d004      	beq.n	8005eaa <__swbuf_r+0x6e>
 8005ea0:	89a3      	ldrh	r3, [r4, #12]
 8005ea2:	07db      	lsls	r3, r3, #31
 8005ea4:	d5e1      	bpl.n	8005e6a <__swbuf_r+0x2e>
 8005ea6:	2e0a      	cmp	r6, #10
 8005ea8:	d1df      	bne.n	8005e6a <__swbuf_r+0x2e>
 8005eaa:	4621      	mov	r1, r4
 8005eac:	4628      	mov	r0, r5
 8005eae:	f7ff ff9d 	bl	8005dec <_fflush_r>
 8005eb2:	2800      	cmp	r0, #0
 8005eb4:	d0d9      	beq.n	8005e6a <__swbuf_r+0x2e>
 8005eb6:	e7d6      	b.n	8005e66 <__swbuf_r+0x2a>

08005eb8 <__swsetup_r>:
 8005eb8:	b538      	push	{r3, r4, r5, lr}
 8005eba:	4b29      	ldr	r3, [pc, #164]	@ (8005f60 <__swsetup_r+0xa8>)
 8005ebc:	4605      	mov	r5, r0
 8005ebe:	6818      	ldr	r0, [r3, #0]
 8005ec0:	460c      	mov	r4, r1
 8005ec2:	b118      	cbz	r0, 8005ecc <__swsetup_r+0x14>
 8005ec4:	6a03      	ldr	r3, [r0, #32]
 8005ec6:	b90b      	cbnz	r3, 8005ecc <__swsetup_r+0x14>
 8005ec8:	f7ff fa3e 	bl	8005348 <__sinit>
 8005ecc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005ed0:	0719      	lsls	r1, r3, #28
 8005ed2:	d422      	bmi.n	8005f1a <__swsetup_r+0x62>
 8005ed4:	06da      	lsls	r2, r3, #27
 8005ed6:	d407      	bmi.n	8005ee8 <__swsetup_r+0x30>
 8005ed8:	2209      	movs	r2, #9
 8005eda:	602a      	str	r2, [r5, #0]
 8005edc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005ee0:	81a3      	strh	r3, [r4, #12]
 8005ee2:	f04f 30ff 	mov.w	r0, #4294967295
 8005ee6:	e033      	b.n	8005f50 <__swsetup_r+0x98>
 8005ee8:	0758      	lsls	r0, r3, #29
 8005eea:	d512      	bpl.n	8005f12 <__swsetup_r+0x5a>
 8005eec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005eee:	b141      	cbz	r1, 8005f02 <__swsetup_r+0x4a>
 8005ef0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005ef4:	4299      	cmp	r1, r3
 8005ef6:	d002      	beq.n	8005efe <__swsetup_r+0x46>
 8005ef8:	4628      	mov	r0, r5
 8005efa:	f7ff fb2d 	bl	8005558 <_free_r>
 8005efe:	2300      	movs	r3, #0
 8005f00:	6363      	str	r3, [r4, #52]	@ 0x34
 8005f02:	89a3      	ldrh	r3, [r4, #12]
 8005f04:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005f08:	81a3      	strh	r3, [r4, #12]
 8005f0a:	2300      	movs	r3, #0
 8005f0c:	6063      	str	r3, [r4, #4]
 8005f0e:	6923      	ldr	r3, [r4, #16]
 8005f10:	6023      	str	r3, [r4, #0]
 8005f12:	89a3      	ldrh	r3, [r4, #12]
 8005f14:	f043 0308 	orr.w	r3, r3, #8
 8005f18:	81a3      	strh	r3, [r4, #12]
 8005f1a:	6923      	ldr	r3, [r4, #16]
 8005f1c:	b94b      	cbnz	r3, 8005f32 <__swsetup_r+0x7a>
 8005f1e:	89a3      	ldrh	r3, [r4, #12]
 8005f20:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005f24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005f28:	d003      	beq.n	8005f32 <__swsetup_r+0x7a>
 8005f2a:	4621      	mov	r1, r4
 8005f2c:	4628      	mov	r0, r5
 8005f2e:	f000 f84f 	bl	8005fd0 <__smakebuf_r>
 8005f32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f36:	f013 0201 	ands.w	r2, r3, #1
 8005f3a:	d00a      	beq.n	8005f52 <__swsetup_r+0x9a>
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	60a2      	str	r2, [r4, #8]
 8005f40:	6962      	ldr	r2, [r4, #20]
 8005f42:	4252      	negs	r2, r2
 8005f44:	61a2      	str	r2, [r4, #24]
 8005f46:	6922      	ldr	r2, [r4, #16]
 8005f48:	b942      	cbnz	r2, 8005f5c <__swsetup_r+0xa4>
 8005f4a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005f4e:	d1c5      	bne.n	8005edc <__swsetup_r+0x24>
 8005f50:	bd38      	pop	{r3, r4, r5, pc}
 8005f52:	0799      	lsls	r1, r3, #30
 8005f54:	bf58      	it	pl
 8005f56:	6962      	ldrpl	r2, [r4, #20]
 8005f58:	60a2      	str	r2, [r4, #8]
 8005f5a:	e7f4      	b.n	8005f46 <__swsetup_r+0x8e>
 8005f5c:	2000      	movs	r0, #0
 8005f5e:	e7f7      	b.n	8005f50 <__swsetup_r+0x98>
 8005f60:	20000018 	.word	0x20000018

08005f64 <_sbrk_r>:
 8005f64:	b538      	push	{r3, r4, r5, lr}
 8005f66:	4d06      	ldr	r5, [pc, #24]	@ (8005f80 <_sbrk_r+0x1c>)
 8005f68:	2300      	movs	r3, #0
 8005f6a:	4604      	mov	r4, r0
 8005f6c:	4608      	mov	r0, r1
 8005f6e:	602b      	str	r3, [r5, #0]
 8005f70:	f7fb f892 	bl	8001098 <_sbrk>
 8005f74:	1c43      	adds	r3, r0, #1
 8005f76:	d102      	bne.n	8005f7e <_sbrk_r+0x1a>
 8005f78:	682b      	ldr	r3, [r5, #0]
 8005f7a:	b103      	cbz	r3, 8005f7e <_sbrk_r+0x1a>
 8005f7c:	6023      	str	r3, [r4, #0]
 8005f7e:	bd38      	pop	{r3, r4, r5, pc}
 8005f80:	20000798 	.word	0x20000798

08005f84 <__swhatbuf_r>:
 8005f84:	b570      	push	{r4, r5, r6, lr}
 8005f86:	460c      	mov	r4, r1
 8005f88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f8c:	2900      	cmp	r1, #0
 8005f8e:	b096      	sub	sp, #88	@ 0x58
 8005f90:	4615      	mov	r5, r2
 8005f92:	461e      	mov	r6, r3
 8005f94:	da0d      	bge.n	8005fb2 <__swhatbuf_r+0x2e>
 8005f96:	89a3      	ldrh	r3, [r4, #12]
 8005f98:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005f9c:	f04f 0100 	mov.w	r1, #0
 8005fa0:	bf14      	ite	ne
 8005fa2:	2340      	movne	r3, #64	@ 0x40
 8005fa4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005fa8:	2000      	movs	r0, #0
 8005faa:	6031      	str	r1, [r6, #0]
 8005fac:	602b      	str	r3, [r5, #0]
 8005fae:	b016      	add	sp, #88	@ 0x58
 8005fb0:	bd70      	pop	{r4, r5, r6, pc}
 8005fb2:	466a      	mov	r2, sp
 8005fb4:	f000 f848 	bl	8006048 <_fstat_r>
 8005fb8:	2800      	cmp	r0, #0
 8005fba:	dbec      	blt.n	8005f96 <__swhatbuf_r+0x12>
 8005fbc:	9901      	ldr	r1, [sp, #4]
 8005fbe:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005fc2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005fc6:	4259      	negs	r1, r3
 8005fc8:	4159      	adcs	r1, r3
 8005fca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005fce:	e7eb      	b.n	8005fa8 <__swhatbuf_r+0x24>

08005fd0 <__smakebuf_r>:
 8005fd0:	898b      	ldrh	r3, [r1, #12]
 8005fd2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005fd4:	079d      	lsls	r5, r3, #30
 8005fd6:	4606      	mov	r6, r0
 8005fd8:	460c      	mov	r4, r1
 8005fda:	d507      	bpl.n	8005fec <__smakebuf_r+0x1c>
 8005fdc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005fe0:	6023      	str	r3, [r4, #0]
 8005fe2:	6123      	str	r3, [r4, #16]
 8005fe4:	2301      	movs	r3, #1
 8005fe6:	6163      	str	r3, [r4, #20]
 8005fe8:	b003      	add	sp, #12
 8005fea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005fec:	ab01      	add	r3, sp, #4
 8005fee:	466a      	mov	r2, sp
 8005ff0:	f7ff ffc8 	bl	8005f84 <__swhatbuf_r>
 8005ff4:	9f00      	ldr	r7, [sp, #0]
 8005ff6:	4605      	mov	r5, r0
 8005ff8:	4639      	mov	r1, r7
 8005ffa:	4630      	mov	r0, r6
 8005ffc:	f7ff fb18 	bl	8005630 <_malloc_r>
 8006000:	b948      	cbnz	r0, 8006016 <__smakebuf_r+0x46>
 8006002:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006006:	059a      	lsls	r2, r3, #22
 8006008:	d4ee      	bmi.n	8005fe8 <__smakebuf_r+0x18>
 800600a:	f023 0303 	bic.w	r3, r3, #3
 800600e:	f043 0302 	orr.w	r3, r3, #2
 8006012:	81a3      	strh	r3, [r4, #12]
 8006014:	e7e2      	b.n	8005fdc <__smakebuf_r+0xc>
 8006016:	89a3      	ldrh	r3, [r4, #12]
 8006018:	6020      	str	r0, [r4, #0]
 800601a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800601e:	81a3      	strh	r3, [r4, #12]
 8006020:	9b01      	ldr	r3, [sp, #4]
 8006022:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006026:	b15b      	cbz	r3, 8006040 <__smakebuf_r+0x70>
 8006028:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800602c:	4630      	mov	r0, r6
 800602e:	f000 f81d 	bl	800606c <_isatty_r>
 8006032:	b128      	cbz	r0, 8006040 <__smakebuf_r+0x70>
 8006034:	89a3      	ldrh	r3, [r4, #12]
 8006036:	f023 0303 	bic.w	r3, r3, #3
 800603a:	f043 0301 	orr.w	r3, r3, #1
 800603e:	81a3      	strh	r3, [r4, #12]
 8006040:	89a3      	ldrh	r3, [r4, #12]
 8006042:	431d      	orrs	r5, r3
 8006044:	81a5      	strh	r5, [r4, #12]
 8006046:	e7cf      	b.n	8005fe8 <__smakebuf_r+0x18>

08006048 <_fstat_r>:
 8006048:	b538      	push	{r3, r4, r5, lr}
 800604a:	4d07      	ldr	r5, [pc, #28]	@ (8006068 <_fstat_r+0x20>)
 800604c:	2300      	movs	r3, #0
 800604e:	4604      	mov	r4, r0
 8006050:	4608      	mov	r0, r1
 8006052:	4611      	mov	r1, r2
 8006054:	602b      	str	r3, [r5, #0]
 8006056:	f7fa fff6 	bl	8001046 <_fstat>
 800605a:	1c43      	adds	r3, r0, #1
 800605c:	d102      	bne.n	8006064 <_fstat_r+0x1c>
 800605e:	682b      	ldr	r3, [r5, #0]
 8006060:	b103      	cbz	r3, 8006064 <_fstat_r+0x1c>
 8006062:	6023      	str	r3, [r4, #0]
 8006064:	bd38      	pop	{r3, r4, r5, pc}
 8006066:	bf00      	nop
 8006068:	20000798 	.word	0x20000798

0800606c <_isatty_r>:
 800606c:	b538      	push	{r3, r4, r5, lr}
 800606e:	4d06      	ldr	r5, [pc, #24]	@ (8006088 <_isatty_r+0x1c>)
 8006070:	2300      	movs	r3, #0
 8006072:	4604      	mov	r4, r0
 8006074:	4608      	mov	r0, r1
 8006076:	602b      	str	r3, [r5, #0]
 8006078:	f7fa fff5 	bl	8001066 <_isatty>
 800607c:	1c43      	adds	r3, r0, #1
 800607e:	d102      	bne.n	8006086 <_isatty_r+0x1a>
 8006080:	682b      	ldr	r3, [r5, #0]
 8006082:	b103      	cbz	r3, 8006086 <_isatty_r+0x1a>
 8006084:	6023      	str	r3, [r4, #0]
 8006086:	bd38      	pop	{r3, r4, r5, pc}
 8006088:	20000798 	.word	0x20000798

0800608c <_init>:
 800608c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800608e:	bf00      	nop
 8006090:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006092:	bc08      	pop	{r3}
 8006094:	469e      	mov	lr, r3
 8006096:	4770      	bx	lr

08006098 <_fini>:
 8006098:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800609a:	bf00      	nop
 800609c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800609e:	bc08      	pop	{r3}
 80060a0:	469e      	mov	lr, r3
 80060a2:	4770      	bx	lr
