{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589576628527 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589576628537 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 15 16:03:48 2020 " "Processing started: Fri May 15 16:03:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589576628537 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576628537 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Game -c Game " "Command: quartus_map --read_settings_files=on --write_settings_files=off Game -c Game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576628537 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1589576629547 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1589576629547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen25mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gen25mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gen25MHz-behavior " "Found design unit 1: Gen25MHz-behavior" {  } { { "Gen25Mhz.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Gen25Mhz.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589576644227 ""} { "Info" "ISGN_ENTITY_NAME" "1 Gen25MHz " "Found entity 1: Gen25MHz" {  } { { "Gen25Mhz.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Gen25Mhz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589576644227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576644227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_image_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_image_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_image_generator-behavior " "Found design unit 1: hw_image_generator-behavior" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589576644227 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_image_generator " "Found entity 1: hw_image_generator" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589576644227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576644227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Found design unit 1: vga_controller-behavior" {  } { { "vga_controller.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/vga_controller.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589576644237 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/vga_controller.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589576644237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576644237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Game-arc_Game " "Found design unit 1: Game-arc_Game" {  } { { "Game.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589576644237 ""} { "Info" "ISGN_ENTITY_NAME" "1 Game " "Found entity 1: Game" {  } { { "Game.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589576644237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576644237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relojlento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relojlento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RelojLento-arqrelojlento " "Found design unit 1: RelojLento-arqrelojlento" {  } { { "RelojLento.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/RelojLento.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589576644237 ""} { "Info" "ISGN_ENTITY_NAME" "1 RelojLento " "Found entity 1: RelojLento" {  } { { "RelojLento.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/RelojLento.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589576644237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576644237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score.vhd 2 1 " "Found 2 design units, including 1 entities, in source file score.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Score-arc_Score " "Found design unit 1: Score-arc_Score" {  } { { "Score.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Score.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589576644247 ""} { "Info" "ISGN_ENTITY_NAME" "1 Score " "Found entity 1: Score" {  } { { "Score.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Score.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589576644247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576644247 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Game " "Elaborating entity \"Game\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1589576644323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Gen25MHz Gen25MHz:U1 A:behavior " "Elaborating entity \"Gen25MHz\" using architecture \"A:behavior\" for hierarchy \"Gen25MHz:U1\"" {  } { { "Game.vhd" "U1" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589576644327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "vga_controller vga_controller:U2 A:behavior " "Elaborating entity \"vga_controller\" using architecture \"A:behavior\" for hierarchy \"vga_controller:U2\"" {  } { { "Game.vhd" "U2" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 26 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589576644327 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "n_blank vga_controller.vhd(47) " "VHDL Signal Declaration warning at vga_controller.vhd(47): used implicit default value for signal \"n_blank\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vga_controller.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/vga_controller.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1589576644327 "|Game|vga_controller:U2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "n_sync vga_controller.vhd(48) " "VHDL Signal Declaration warning at vga_controller.vhd(48): used implicit default value for signal \"n_sync\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vga_controller.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/vga_controller.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1589576644327 "|Game|vga_controller:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "hw_image_generator hw_image_generator:U3 A:behavior " "Elaborating entity \"hw_image_generator\" using architecture \"A:behavior\" for hierarchy \"hw_image_generator:U3\"" {  } { { "Game.vhd" "U3" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 27 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589576644337 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rein hw_image_generator.vhd(59) " "Verilog HDL or VHDL warning at hw_image_generator.vhd(59): object \"rein\" assigned a value but never read" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589576644337 "|Game|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "r hw_image_generator.vhd(68) " "VHDL Signal Declaration warning at hw_image_generator.vhd(68): used implicit default value for signal \"r\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1589576644337 "|Game|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "v hw_image_generator.vhd(75) " "VHDL Signal Declaration warning at hw_image_generator.vhd(75): used implicit default value for signal \"v\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 75 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1589576644337 "|Game|hw_image_generator:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "red hw_image_generator.vhd(92) " "VHDL Process Statement warning at hw_image_generator.vhd(92): inferring latch(es) for signal or variable \"red\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 92 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1589576644367 "|Game|hw_image_generator:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "green hw_image_generator.vhd(92) " "VHDL Process Statement warning at hw_image_generator.vhd(92): inferring latch(es) for signal or variable \"green\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 92 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1589576644367 "|Game|hw_image_generator:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blue hw_image_generator.vhd(92) " "VHDL Process Statement warning at hw_image_generator.vhd(92): inferring latch(es) for signal or variable \"blue\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 92 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1589576644367 "|Game|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset hw_image_generator.vhd(808) " "VHDL Process Statement warning at hw_image_generator.vhd(808): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 808 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589576644367 "|Game|hw_image_generator:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "segundo hw_image_generator.vhd(805) " "VHDL Process Statement warning at hw_image_generator.vhd(805): inferring latch(es) for signal or variable \"segundo\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 805 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1589576644377 "|Game|hw_image_generator:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cuenta hw_image_generator.vhd(891) " "VHDL Process Statement warning at hw_image_generator.vhd(891): inferring latch(es) for signal or variable \"cuenta\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 891 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1589576644378 "|Game|hw_image_generator:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cuenta hw_image_generator.vhd(911) " "VHDL Process Statement warning at hw_image_generator.vhd(911): inferring latch(es) for signal or variable \"cuenta\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 911 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1589576644378 "|Game|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Hora_Decenas:cuenta\[0\] hw_image_generator.vhd(921) " "Inferred latch for \"Hora_Decenas:cuenta\[0\]\" at hw_image_generator.vhd(921)" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 921 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576644397 "|Game|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Hora_Decenas:cuenta\[1\] hw_image_generator.vhd(921) " "Inferred latch for \"Hora_Decenas:cuenta\[1\]\" at hw_image_generator.vhd(921)" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 921 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576644407 "|Game|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Hora_Decenas:cuenta\[2\] hw_image_generator.vhd(921) " "Inferred latch for \"Hora_Decenas:cuenta\[2\]\" at hw_image_generator.vhd(921)" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 921 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576644407 "|Game|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Hora_Decenas:cuenta\[3\] hw_image_generator.vhd(921) " "Inferred latch for \"Hora_Decenas:cuenta\[3\]\" at hw_image_generator.vhd(921)" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 921 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576644407 "|Game|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Hora_Unidades:cuenta\[0\] hw_image_generator.vhd(903) " "Inferred latch for \"Hora_Unidades:cuenta\[0\]\" at hw_image_generator.vhd(903)" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 903 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576644407 "|Game|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Hora_Unidades:cuenta\[1\] hw_image_generator.vhd(903) " "Inferred latch for \"Hora_Unidades:cuenta\[1\]\" at hw_image_generator.vhd(903)" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 903 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576644407 "|Game|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Hora_Unidades:cuenta\[2\] hw_image_generator.vhd(903) " "Inferred latch for \"Hora_Unidades:cuenta\[2\]\" at hw_image_generator.vhd(903)" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 903 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576644407 "|Game|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Hora_Unidades:cuenta\[3\] hw_image_generator.vhd(903) " "Inferred latch for \"Hora_Unidades:cuenta\[3\]\" at hw_image_generator.vhd(903)" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 903 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576644407 "|Game|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segundo hw_image_generator.vhd(805) " "Inferred latch for \"segundo\" at hw_image_generator.vhd(805)" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576644407 "|Game|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] hw_image_generator.vhd(92) " "Inferred latch for \"blue\[0\]\" at hw_image_generator.vhd(92)" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576644407 "|Game|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] hw_image_generator.vhd(92) " "Inferred latch for \"blue\[1\]\" at hw_image_generator.vhd(92)" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576644407 "|Game|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] hw_image_generator.vhd(92) " "Inferred latch for \"blue\[2\]\" at hw_image_generator.vhd(92)" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576644407 "|Game|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] hw_image_generator.vhd(92) " "Inferred latch for \"blue\[3\]\" at hw_image_generator.vhd(92)" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576644407 "|Game|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] hw_image_generator.vhd(92) " "Inferred latch for \"green\[0\]\" at hw_image_generator.vhd(92)" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576644407 "|Game|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] hw_image_generator.vhd(92) " "Inferred latch for \"green\[1\]\" at hw_image_generator.vhd(92)" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576644407 "|Game|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] hw_image_generator.vhd(92) " "Inferred latch for \"green\[2\]\" at hw_image_generator.vhd(92)" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576644407 "|Game|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] hw_image_generator.vhd(92) " "Inferred latch for \"green\[3\]\" at hw_image_generator.vhd(92)" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576644407 "|Game|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] hw_image_generator.vhd(92) " "Inferred latch for \"red\[0\]\" at hw_image_generator.vhd(92)" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576644407 "|Game|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] hw_image_generator.vhd(92) " "Inferred latch for \"red\[1\]\" at hw_image_generator.vhd(92)" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576644407 "|Game|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] hw_image_generator.vhd(92) " "Inferred latch for \"red\[2\]\" at hw_image_generator.vhd(92)" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576644407 "|Game|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] hw_image_generator.vhd(92) " "Inferred latch for \"red\[3\]\" at hw_image_generator.vhd(92)" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576644407 "|Game|hw_image_generator:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RelojLento RelojLento:U4 A:arqrelojlento " "Elaborating entity \"RelojLento\" using architecture \"A:arqrelojlento\" for hierarchy \"RelojLento:U4\"" {  } { { "Game.vhd" "U4" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 28 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589576644537 ""}
{ "Warning" "WSGN_WIRE_LOOP" "Gen25MHz:U1\|VGA_clk " "Node \"Gen25MHz:U1\|VGA_clk\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "Gen25Mhz.vhd" "VGA_clk" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Gen25Mhz.vhd" 7 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1589576644648 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1589576648837 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "VGA_clk " "Inserted always-enabled tri-state buffer between \"VGA_clk\" and its non-tri-state driver." {  } { { "Game.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1589576648957 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1589576648957 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:U3\|red\[3\] hw_image_generator:U3\|red\[0\] " "Duplicate LATCH primitive \"hw_image_generator:U3\|red\[3\]\" merged with LATCH primitive \"hw_image_generator:U3\|red\[0\]\"" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 92 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1589576648987 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:U3\|red\[2\] hw_image_generator:U3\|red\[0\] " "Duplicate LATCH primitive \"hw_image_generator:U3\|red\[2\]\" merged with LATCH primitive \"hw_image_generator:U3\|red\[0\]\"" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 92 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1589576648987 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:U3\|red\[1\] hw_image_generator:U3\|red\[0\] " "Duplicate LATCH primitive \"hw_image_generator:U3\|red\[1\]\" merged with LATCH primitive \"hw_image_generator:U3\|red\[0\]\"" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 92 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1589576648987 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:U3\|green\[3\] hw_image_generator:U3\|green\[0\] " "Duplicate LATCH primitive \"hw_image_generator:U3\|green\[3\]\" merged with LATCH primitive \"hw_image_generator:U3\|green\[0\]\"" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 92 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1589576648987 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:U3\|green\[2\] hw_image_generator:U3\|green\[0\] " "Duplicate LATCH primitive \"hw_image_generator:U3\|green\[2\]\" merged with LATCH primitive \"hw_image_generator:U3\|green\[0\]\"" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 92 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1589576648987 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:U3\|green\[1\] hw_image_generator:U3\|green\[0\] " "Duplicate LATCH primitive \"hw_image_generator:U3\|green\[1\]\" merged with LATCH primitive \"hw_image_generator:U3\|green\[0\]\"" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 92 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1589576648987 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:U3\|blue\[3\] hw_image_generator:U3\|blue\[0\] " "Duplicate LATCH primitive \"hw_image_generator:U3\|blue\[3\]\" merged with LATCH primitive \"hw_image_generator:U3\|blue\[0\]\"" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 92 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1589576648987 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:U3\|blue\[2\] hw_image_generator:U3\|blue\[0\] " "Duplicate LATCH primitive \"hw_image_generator:U3\|blue\[2\]\" merged with LATCH primitive \"hw_image_generator:U3\|blue\[0\]\"" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 92 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1589576648987 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:U3\|blue\[1\] hw_image_generator:U3\|blue\[0\] " "Duplicate LATCH primitive \"hw_image_generator:U3\|blue\[1\]\" merged with LATCH primitive \"hw_image_generator:U3\|blue\[0\]\"" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 92 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1589576648987 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1589576648987 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "VGA_clk~synth " "Node \"VGA_clk~synth\"" {  } { { "Game.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589576652407 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1589576652407 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "n_blank GND " "Pin \"n_blank\" is stuck at GND" {  } { { "Game.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589576652407 "|Game|n_blank"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_sync GND " "Pin \"n_sync\" is stuck at GND" {  } { { "Game.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589576652407 "|Game|n_sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "L5\[0\] GND " "Pin \"L5\[0\]\" is stuck at GND" {  } { { "Game.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589576652407 "|Game|L5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L5\[1\] GND " "Pin \"L5\[1\]\" is stuck at GND" {  } { { "Game.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589576652407 "|Game|L5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L5\[2\] GND " "Pin \"L5\[2\]\" is stuck at GND" {  } { { "Game.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589576652407 "|Game|L5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L5\[3\] GND " "Pin \"L5\[3\]\" is stuck at GND" {  } { { "Game.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589576652407 "|Game|L5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L5\[4\] GND " "Pin \"L5\[4\]\" is stuck at GND" {  } { { "Game.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589576652407 "|Game|L5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L5\[5\] GND " "Pin \"L5\[5\]\" is stuck at GND" {  } { { "Game.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589576652407 "|Game|L5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L5\[6\] VCC " "Pin \"L5\[6\]\" is stuck at VCC" {  } { { "Game.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589576652407 "|Game|L5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L6\[0\] GND " "Pin \"L6\[0\]\" is stuck at GND" {  } { { "Game.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589576652407 "|Game|L6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L6\[1\] GND " "Pin \"L6\[1\]\" is stuck at GND" {  } { { "Game.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589576652407 "|Game|L6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L6\[2\] GND " "Pin \"L6\[2\]\" is stuck at GND" {  } { { "Game.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589576652407 "|Game|L6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L6\[3\] GND " "Pin \"L6\[3\]\" is stuck at GND" {  } { { "Game.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589576652407 "|Game|L6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L6\[4\] GND " "Pin \"L6\[4\]\" is stuck at GND" {  } { { "Game.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589576652407 "|Game|L6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L6\[5\] GND " "Pin \"L6\[5\]\" is stuck at GND" {  } { { "Game.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589576652407 "|Game|L6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L6\[6\] VCC " "Pin \"L6\[6\]\" is stuck at VCC" {  } { { "Game.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589576652407 "|Game|L6[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1589576652407 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1589576652607 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_controller:U2\|column\[0\] Low " "Register vga_controller:U2\|column\[0\] will power up to Low" {  } { { "vga_controller.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/vga_controller.vhd" 64 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1589576652947 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_controller:U2\|row\[31\] Low " "Register vga_controller:U2\|row\[31\] will power up to Low" {  } { { "vga_controller.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/vga_controller.vhd" 64 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1589576652947 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_controller:U2\|row\[0\] Low " "Register vga_controller:U2\|row\[0\] will power up to Low" {  } { { "vga_controller.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/vga_controller.vhd" 64 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1589576652947 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_controller:U2\|column\[31\] Low " "Register vga_controller:U2\|column\[31\] will power up to Low" {  } { { "vga_controller.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/vga_controller.vhd" 64 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1589576652947 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1589576652947 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1589576656537 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589576656537 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_total " "No output dependent on input pin \"reset_total\"" {  } { { "Game.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589576656807 "|Game|reset_total"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reloj " "No output dependent on input pin \"reloj\"" {  } { { "Game.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589576656807 "|Game|reloj"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1589576656807 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5066 " "Implemented 5066 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1589576656807 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1589576656807 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1589576656807 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4999 " "Implemented 4999 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1589576656807 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1589576656807 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589576656847 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 15 16:04:16 2020 " "Processing ended: Fri May 15 16:04:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589576656847 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589576656847 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589576656847 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576656847 ""}
