<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - gcc.info - gcc/config/i386/sse.md</title>
  <link rel="stylesheet" type="text/css" href="../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../index.html">top level</a> - <a href="index.html">gcc/config/i386</a> - sse.md<span style="font-size: 80%;"> (source / <a href="sse.md.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">gcc.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">12729</td>
            <td class="headerCovTableEntry">14375</td>
            <td class="headerCovTableEntryMed">88.5 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-09-22 10:58:49</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">1829</td>
            <td class="headerCovTableEntry">2474</td>
            <td class="headerCovTableEntryLo">73.9 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : ;; GCC machine description for SSE instructions</a>
<span class="lineNum">       2 </span>            : ;; Copyright (C) 2005-2018 Free Software Foundation, Inc.
<span class="lineNum">       3 </span>            : ;;
<span class="lineNum">       4 </span>            : ;; This file is part of GCC.
<span class="lineNum">       5 </span>            : ;;
<span class="lineNum">       6 </span>            : ;; GCC is free software; you can redistribute it and/or modify
<span class="lineNum">       7 </span>            : ;; it under the terms of the GNU General Public License as published by
<span class="lineNum">       8 </span>            : ;; the Free Software Foundation; either version 3, or (at your option)
<span class="lineNum">       9 </span>            : ;; any later version.
<span class="lineNum">      10 </span>            : ;;
<span class="lineNum">      11 </span>            : ;; GCC is distributed in the hope that it will be useful,
<span class="lineNum">      12 </span>            : ;; but WITHOUT ANY WARRANTY; without even the implied warranty of
<span class="lineNum">      13 </span>            : ;; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
<span class="lineNum">      14 </span>            : ;; GNU General Public License for more details.
<span class="lineNum">      15 </span>            : ;;
<span class="lineNum">      16 </span>            : ;; You should have received a copy of the GNU General Public License
<span class="lineNum">      17 </span>            : ;; along with GCC; see the file COPYING3.  If not see
<span class="lineNum">      18 </span>            : ;; &lt;http://www.gnu.org/licenses/&gt;.
<span class="lineNum">      19 </span>            : 
<span class="lineNum">      20 </span>            : (define_c_enum &quot;unspec&quot; [
<span class="lineNum">      21 </span>            :   ;; SSE
<span class="lineNum">      22 </span>            :   UNSPEC_MOVNT
<span class="lineNum">      23 </span>            : 
<span class="lineNum">      24 </span>            :   ;; SSE3
<span class="lineNum">      25 </span>            :   UNSPEC_LDDQU
<span class="lineNum">      26 </span>            : 
<span class="lineNum">      27 </span>            :   ;; SSSE3
<span class="lineNum">      28 </span>            :   UNSPEC_PSHUFB
<span class="lineNum">      29 </span>            :   UNSPEC_PSIGN
<span class="lineNum">      30 </span>            :   UNSPEC_PALIGNR
<span class="lineNum">      31 </span>            : 
<span class="lineNum">      32 </span>            :   ;; For SSE4A support
<span class="lineNum">      33 </span>            :   UNSPEC_EXTRQI
<span class="lineNum">      34 </span>            :   UNSPEC_EXTRQ
<span class="lineNum">      35 </span>            :   UNSPEC_INSERTQI
<span class="lineNum">      36 </span>            :   UNSPEC_INSERTQ
<span class="lineNum">      37 </span>            : 
<span class="lineNum">      38 </span>            :   ;; For SSE4.1 support
<span class="lineNum">      39 </span>            :   UNSPEC_BLENDV
<span class="lineNum">      40 </span>            :   UNSPEC_INSERTPS
<span class="lineNum">      41 </span>            :   UNSPEC_DP
<span class="lineNum">      42 </span>            :   UNSPEC_MOVNTDQA
<span class="lineNum">      43 </span>            :   UNSPEC_MPSADBW
<span class="lineNum">      44 </span>            :   UNSPEC_PHMINPOSUW
<span class="lineNum">      45 </span>            :   UNSPEC_PTEST
<span class="lineNum">      46 </span>            : 
<span class="lineNum">      47 </span>            :   ;; For SSE4.2 support
<span class="lineNum">      48 </span>            :   UNSPEC_PCMPESTR
<span class="lineNum">      49 </span>            :   UNSPEC_PCMPISTR
<span class="lineNum">      50 </span>            : 
<span class="lineNum">      51 </span>            :   ;; For FMA4 support
<span class="lineNum">      52 </span>            :   UNSPEC_FMADDSUB
<span class="lineNum">      53 </span>            :   UNSPEC_XOP_UNSIGNED_CMP
<span class="lineNum">      54 </span>            :   UNSPEC_XOP_TRUEFALSE
<span class="lineNum">      55 </span>            :   UNSPEC_XOP_PERMUTE
<span class="lineNum">      56 </span>            :   UNSPEC_FRCZ
<span class="lineNum">      57 </span>            : 
<span class="lineNum">      58 </span>            :   ;; For AES support
<span class="lineNum">      59 </span>            :   UNSPEC_AESENC
<span class="lineNum">      60 </span>            :   UNSPEC_AESENCLAST
<span class="lineNum">      61 </span>            :   UNSPEC_AESDEC
<span class="lineNum">      62 </span>            :   UNSPEC_AESDECLAST
<span class="lineNum">      63 </span>            :   UNSPEC_AESIMC
<span class="lineNum">      64 </span>            :   UNSPEC_AESKEYGENASSIST
<span class="lineNum">      65 </span>            : 
<span class="lineNum">      66 </span>            :   ;; For PCLMUL support
<span class="lineNum">      67 </span>            :   UNSPEC_PCLMUL
<span class="lineNum">      68 </span>            : 
<span class="lineNum">      69 </span>            :   ;; For AVX support
<span class="lineNum">      70 </span>            :   UNSPEC_PCMP
<span class="lineNum">      71 </span>            :   UNSPEC_VPERMIL
<span class="lineNum">      72 </span>            :   UNSPEC_VPERMIL2
<span class="lineNum">      73 </span>            :   UNSPEC_VPERMIL2F128
<span class="lineNum">      74 </span>            :   UNSPEC_CAST
<span class="lineNum">      75 </span>            :   UNSPEC_VTESTP
<span class="lineNum">      76 </span>            :   UNSPEC_VCVTPH2PS
<span class="lineNum">      77 </span>            :   UNSPEC_VCVTPS2PH
<span class="lineNum">      78 </span>            : 
<span class="lineNum">      79 </span>            :   ;; For AVX2 support
<span class="lineNum">      80 </span>            :   UNSPEC_VPERMVAR
<span class="lineNum">      81 </span>            :   UNSPEC_VPERMTI
<span class="lineNum">      82 </span>            :   UNSPEC_GATHER
<span class="lineNum">      83 </span>            :   UNSPEC_VSIBADDR
<span class="lineNum">      84 </span>            : 
<span class="lineNum">      85 </span>            :   ;; For AVX512F support
<span class="lineNum">      86 </span>            :   UNSPEC_VPERMT2
<span class="lineNum">      87 </span>            :   UNSPEC_UNSIGNED_FIX_NOTRUNC
<span class="lineNum">      88 </span>            :   UNSPEC_UNSIGNED_PCMP
<span class="lineNum">      89 </span>            :   UNSPEC_TESTM
<span class="lineNum">      90 </span>            :   UNSPEC_TESTNM
<span class="lineNum">      91 </span>            :   UNSPEC_SCATTER
<span class="lineNum">      92 </span>            :   UNSPEC_RCP14
<span class="lineNum">      93 </span>            :   UNSPEC_RSQRT14
<span class="lineNum">      94 </span>            :   UNSPEC_FIXUPIMM
<span class="lineNum">      95 </span>            :   UNSPEC_SCALEF
<span class="lineNum">      96 </span>            :   UNSPEC_VTERNLOG
<span class="lineNum">      97 </span>            :   UNSPEC_GETEXP
<span class="lineNum">      98 </span>            :   UNSPEC_GETMANT
<span class="lineNum">      99 </span>            :   UNSPEC_ALIGN
<span class="lineNum">     100 </span>            :   UNSPEC_CONFLICT
<span class="lineNum">     101 </span>            :   UNSPEC_COMPRESS
<span class="lineNum">     102 </span>            :   UNSPEC_COMPRESS_STORE
<span class="lineNum">     103 </span>            :   UNSPEC_EXPAND
<span class="lineNum">     104 </span>            :   UNSPEC_MASKED_EQ
<span class="lineNum">     105 </span>            :   UNSPEC_MASKED_GT
<span class="lineNum">     106 </span>            : 
<span class="lineNum">     107 </span>            :   ;; Mask operations
<span class="lineNum">     108 </span>            :   UNSPEC_MASKOP
<span class="lineNum">     109 </span>            :   UNSPEC_KORTEST
<span class="lineNum">     110 </span>            :   UNSPEC_KTEST
<span class="lineNum">     111 </span>            : 
<span class="lineNum">     112 </span>            :   ;; For embed. rounding feature
<span class="lineNum">     113 </span>            :   UNSPEC_EMBEDDED_ROUNDING
<span class="lineNum">     114 </span>            : 
<span class="lineNum">     115 </span>            :   ;; For AVX512PF support
<span class="lineNum">     116 </span>            :   UNSPEC_GATHER_PREFETCH
<span class="lineNum">     117 </span>            :   UNSPEC_SCATTER_PREFETCH
<span class="lineNum">     118 </span>            : 
<span class="lineNum">     119 </span>            :   ;; For AVX512ER support
<span class="lineNum">     120 </span>            :   UNSPEC_EXP2
<span class="lineNum">     121 </span>            :   UNSPEC_RCP28
<span class="lineNum">     122 </span>            :   UNSPEC_RSQRT28
<span class="lineNum">     123 </span>            : 
<span class="lineNum">     124 </span>            :   ;; For SHA support
<span class="lineNum">     125 </span>            :   UNSPEC_SHA1MSG1
<span class="lineNum">     126 </span>            :   UNSPEC_SHA1MSG2
<span class="lineNum">     127 </span>            :   UNSPEC_SHA1NEXTE
<span class="lineNum">     128 </span>            :   UNSPEC_SHA1RNDS4
<span class="lineNum">     129 </span>            :   UNSPEC_SHA256MSG1
<span class="lineNum">     130 </span>            :   UNSPEC_SHA256MSG2
<span class="lineNum">     131 </span>            :   UNSPEC_SHA256RNDS2
<span class="lineNum">     132 </span>            : 
<span class="lineNum">     133 </span>            :   ;; For AVX512BW support
<span class="lineNum">     134 </span>            :   UNSPEC_DBPSADBW
<span class="lineNum">     135 </span>            :   UNSPEC_PMADDUBSW512
<span class="lineNum">     136 </span>            :   UNSPEC_PMADDWD512
<span class="lineNum">     137 </span>            :   UNSPEC_PSHUFHW
<span class="lineNum">     138 </span>            :   UNSPEC_PSHUFLW
<span class="lineNum">     139 </span>            :   UNSPEC_CVTINT2MASK
<span class="lineNum">     140 </span>            : 
<span class="lineNum">     141 </span>            :   ;; For AVX512DQ support
<span class="lineNum">     142 </span>            :   UNSPEC_REDUCE
<span class="lineNum">     143 </span>            :   UNSPEC_FPCLASS
<span class="lineNum">     144 </span>            :   UNSPEC_RANGE
<span class="lineNum">     145 </span>            : 
<span class="lineNum">     146 </span>            :   ;; For AVX512IFMA support
<span class="lineNum">     147 </span>            :   UNSPEC_VPMADD52LUQ
<span class="lineNum">     148 </span>            :   UNSPEC_VPMADD52HUQ
<span class="lineNum">     149 </span>            : 
<span class="lineNum">     150 </span>            :   ;; For AVX512VBMI support
<span class="lineNum">     151 </span>            :   UNSPEC_VPMULTISHIFT
<span class="lineNum">     152 </span>            : 
<span class="lineNum">     153 </span>            :   ;; For AVX5124FMAPS/AVX5124VNNIW support
<span class="lineNum">     154 </span>            :   UNSPEC_VP4FMADD
<span class="lineNum">     155 </span>            :   UNSPEC_VP4FNMADD
<span class="lineNum">     156 </span>            :   UNSPEC_VP4DPWSSD
<span class="lineNum">     157 </span>            :   UNSPEC_VP4DPWSSDS
<span class="lineNum">     158 </span>            : 
<span class="lineNum">     159 </span>            :   ;; For GFNI support
<span class="lineNum">     160 </span>            :   UNSPEC_GF2P8AFFINEINV
<span class="lineNum">     161 </span>            :   UNSPEC_GF2P8AFFINE
<span class="lineNum">     162 </span>            :   UNSPEC_GF2P8MUL
<span class="lineNum">     163 </span>            : 
<span class="lineNum">     164 </span>            :   ;; For AVX512VBMI2 support
<span class="lineNum">     165 </span>            :   UNSPEC_VPSHLD
<span class="lineNum">     166 </span>            :   UNSPEC_VPSHRD
<span class="lineNum">     167 </span>            :   UNSPEC_VPSHRDV
<span class="lineNum">     168 </span>            :   UNSPEC_VPSHLDV
<span class="lineNum">     169 </span>            : 
<span class="lineNum">     170 </span>            :   ;; For AVX512VNNI support
<span class="lineNum">     171 </span>            :   UNSPEC_VPMADDUBSWACCD
<span class="lineNum">     172 </span>            :   UNSPEC_VPMADDUBSWACCSSD
<span class="lineNum">     173 </span>            :   UNSPEC_VPMADDWDACCD
<span class="lineNum">     174 </span>            :   UNSPEC_VPMADDWDACCSSD
<span class="lineNum">     175 </span>            : 
<span class="lineNum">     176 </span>            :   ;; For VAES support
<span class="lineNum">     177 </span>            :   UNSPEC_VAESDEC
<span class="lineNum">     178 </span>            :   UNSPEC_VAESDECLAST
<span class="lineNum">     179 </span>            :   UNSPEC_VAESENC
<span class="lineNum">     180 </span>            :   UNSPEC_VAESENCLAST
<span class="lineNum">     181 </span>            : 
<span class="lineNum">     182 </span>            :   ;; For VPCLMULQDQ support
<span class="lineNum">     183 </span>            :   UNSPEC_VPCLMULQDQ
<span class="lineNum">     184 </span>            : 
<span class="lineNum">     185 </span>            :   ;; For AVX512BITALG support
<span class="lineNum">     186 </span>            :   UNSPEC_VPSHUFBIT
<span class="lineNum">     187 </span>            : ])
<span class="lineNum">     188 </span>            : 
<span class="lineNum">     189 </span>            : (define_c_enum &quot;unspecv&quot; [
<span class="lineNum">     190 </span>            :   UNSPECV_LDMXCSR
<span class="lineNum">     191 </span>            :   UNSPECV_STMXCSR
<span class="lineNum">     192 </span>            :   UNSPECV_CLFLUSH
<span class="lineNum">     193 </span>            :   UNSPECV_MONITOR
<span class="lineNum">     194 </span>            :   UNSPECV_MWAIT
<span class="lineNum">     195 </span>            :   UNSPECV_VZEROALL
<span class="lineNum">     196 </span>            :   UNSPECV_VZEROUPPER
<span class="lineNum">     197 </span>            : ])
<span class="lineNum">     198 </span>            : 
<span class="lineNum">     199 </span>            : ;; All vector modes including V?TImode, used in move patterns.
<span class="lineNum">     200 </span>            : (define_mode_iterator VMOVE
<span class="lineNum">     201 </span><span class="lineCov">     242720 :   [(V64QI &quot;TARGET_AVX512F&quot;) (V32QI &quot;TARGET_AVX&quot;) V16QI</span>
<span class="lineNum">     202 </span><span class="lineCov">      34117 :    (V32HI &quot;TARGET_AVX512F&quot;) (V16HI &quot;TARGET_AVX&quot;) V8HI</span>
<span class="lineNum">     203 </span><span class="lineCov">      29590 :    (V16SI &quot;TARGET_AVX512F&quot;) (V8SI &quot;TARGET_AVX&quot;) V4SI</span>
<span class="lineNum">     204 </span><span class="lineCov">      86020 :    (V8DI &quot;TARGET_AVX512F&quot;)  (V4DI &quot;TARGET_AVX&quot;) V2DI</span>
<span class="lineNum">     205 </span><span class="lineCov">      89820 :    (V4TI &quot;TARGET_AVX512F&quot;) (V2TI &quot;TARGET_AVX&quot;) V1TI</span>
<span class="lineNum">     206 </span><span class="lineCov">    3334159 :    (V16SF &quot;TARGET_AVX512F&quot;) (V8SF &quot;TARGET_AVX&quot;) V4SF</span>
<span class="lineNum">     207 </span><span class="lineCov">    6620194 :    (V8DF &quot;TARGET_AVX512F&quot;)  (V4DF &quot;TARGET_AVX&quot;) V2DF])</span>
<span class="lineNum">     208 </span><span class="lineCov">   13525164 : </span>
<span class="lineNum">     209 </span><span class="lineCov">   13641513 : ;; All AVX-512{F,VL} vector modes. Supposed TARGET_AVX512F baseline.</span>
<span class="lineNum">     210 </span><span class="lineCov">   14917935 : (define_mode_iterator V48_AVX512VL</span>
<span class="lineNum">     211 </span><span class="lineCov">   14910558 :   [V16SI (V8SI &quot;TARGET_AVX512VL&quot;) (V4SI &quot;TARGET_AVX512VL&quot;)</span>
<span class="lineNum">     212 </span><span class="lineCov">   15356272 :    V8DI  (V4DI &quot;TARGET_AVX512VL&quot;) (V2DI &quot;TARGET_AVX512VL&quot;)</span>
<span class="lineNum">     213 </span><span class="lineCov">   10783987 :    V16SF (V8SF &quot;TARGET_AVX512VL&quot;) (V4SF &quot;TARGET_AVX512VL&quot;)</span>
<span class="lineNum">     214 </span><span class="lineCov">    6485454 :    V8DF  (V4DF &quot;TARGET_AVX512VL&quot;) (V2DF &quot;TARGET_AVX512VL&quot;)])</span>
<span class="lineNum">     215 </span><span class="lineCov">         48 : </span>
<span class="lineNum">     216 </span><span class="lineCov">       1742 : ;; 1,2 byte AVX-512{BW,VL} vector modes. Supposed TARGET_AVX512BW baseline.</span>
<span class="lineNum">     217 </span><span class="lineCov">       4780 : (define_mode_iterator VI12_AVX512VL</span>
<span class="lineNum">     218 </span><span class="lineCov">       5768 :   [V64QI (V16QI &quot;TARGET_AVX512VL&quot;) (V32QI &quot;TARGET_AVX512VL&quot;)</span>
<span class="lineNum">     219 </span><span class="lineCov">       7084 :    V32HI (V16HI &quot;TARGET_AVX512VL&quot;) (V8HI &quot;TARGET_AVX512VL&quot;)])</span>
<span class="lineNum">     220 </span><span class="lineCov">       8148 : </span>
<span class="lineNum">     221 </span><span class="lineCov">       6305 : ;; Same iterator, but without supposed TARGET_AVX512BW</span>
<span class="lineNum">     222 </span><span class="lineCov">       5754 : (define_mode_iterator VI12_AVX512VLBW</span>
<a name="223"><span class="lineNum">     223 </span><span class="lineCov">       9122 :   [(V64QI &quot;TARGET_AVX512BW&quot;) (V16QI &quot;TARGET_AVX512VL&quot;)</span></a>
<span class="lineNum">     224 </span><span class="lineCov">      34570 :    (V32QI &quot;TARGET_AVX512VL &amp;&amp; TARGET_AVX512BW&quot;) (V32HI &quot;TARGET_AVX512BW&quot;)</span>
<span class="lineNum">     225 </span><span class="lineCov">      30094 :    (V16HI &quot;TARGET_AVX512VL&quot;) (V8HI &quot;TARGET_AVX512VL&quot;)])</span>
<span class="lineNum">     226 </span><span class="lineCov">       5036 : </span>
<a name="227"><span class="lineNum">     227 </span><span class="lineCov">       2985 : (define_mode_iterator VI1_AVX512VL</span></a>
<span class="lineNum">     228 </span><span class="lineCov">       9255 :   [V64QI (V16QI &quot;TARGET_AVX512VL&quot;) (V32QI &quot;TARGET_AVX512VL&quot;)])</span>
<span class="lineNum">     229 </span><span class="lineCov">      10455 : </span>
<span class="lineNum">     230 </span><span class="lineCov">       2360 : ;; All vector modes</span>
<a name="231"><span class="lineNum">     231 </span><span class="lineCov">       4948 : (define_mode_iterator V</span></a>
<span class="lineNum">     232 </span><span class="lineCov">      16918 :   [(V64QI &quot;TARGET_AVX512F&quot;) (V32QI &quot;TARGET_AVX&quot;) V16QI</span>
<a name="233"><span class="lineNum">     233 </span><span class="lineCov">      10129 :    (V32HI &quot;TARGET_AVX512F&quot;) (V16HI &quot;TARGET_AVX&quot;) V8HI</span></a>
<span class="lineNum">     234 </span><span class="lineCov">       9739 :    (V16SI &quot;TARGET_AVX512F&quot;) (V8SI &quot;TARGET_AVX&quot;) V4SI</span>
<span class="lineNum">     235 </span><span class="lineCov">      10884 :    (V8DI &quot;TARGET_AVX512F&quot;)  (V4DI &quot;TARGET_AVX&quot;) V2DI</span>
<span class="lineNum">     236 </span><span class="lineCov">       2186 :    (V16SF &quot;TARGET_AVX512F&quot;) (V8SF &quot;TARGET_AVX&quot;) V4SF</span>
<span class="lineNum">     237 </span><span class="lineCov">        214 :    (V8DF &quot;TARGET_AVX512F&quot;)  (V4DF &quot;TARGET_AVX&quot;) (V2DF &quot;TARGET_SSE2&quot;)])</span>
<span class="lineNum">     238 </span><span class="lineCov">       1009 : </span>
<span class="lineNum">     239 </span><span class="lineCov">       3048 : ;; All 128bit vector modes</span>
<span class="lineNum">     240 </span><span class="lineCov">       3195 : (define_mode_iterator V_128</span>
<span class="lineNum">     241 </span><span class="lineCov">      13540 :   [V16QI V8HI V4SI V2DI V4SF (V2DF &quot;TARGET_SSE2&quot;)])</span>
<span class="lineNum">     242 </span><span class="lineCov">       4722 : </span>
<span class="lineNum">     243 </span><span class="lineCov">        233 : ;; All 256bit vector modes</span>
<span class="lineNum">     244 </span><span class="lineCov">        189 : (define_mode_iterator V_256</span>
<span class="lineNum">     245 </span><span class="lineCov">       1903 :   [V32QI V16HI V8SI V4DI V8SF V4DF])</span>
<span class="lineNum">     246 </span><span class="lineCov">      89857 : </span>
<span class="lineNum">     247 </span><span class="lineCov">       1337 : ;; All 128bit and 256bit vector modes</span>
<span class="lineNum">     248 </span><span class="lineCov">        223 : (define_mode_iterator V_128_256</span>
<span class="lineNum">     249 </span><span class="lineCov">      69946 :   [V32QI V16QI V16HI V8HI V8SI V4SI V4DI V2DI V8SF V4SF V4DF V2DF])</span>
<span class="lineNum">     250 </span><span class="lineCov">       1673 : </span>
<span class="lineNum">     251 </span><span class="lineCov">      11505 : ;; All 512bit vector modes</span>
<span class="lineNum">     252 </span><span class="lineCov">      58441 : (define_mode_iterator V_512 [V64QI V32HI V16SI V8DI V16SF V8DF])</span>
<span class="lineNum">     253 </span><span class="lineCov">      58441 : </span>
<span class="lineNum">     254 </span><span class="lineCov">        515 : ;; All 256bit and 512bit vector modes</span>
<span class="lineNum">     255 </span><span class="lineCov">        515 : (define_mode_iterator V_256_512</span>
<span class="lineNum">     256 </span><span class="lineCov">      31578 :   [V32QI V16HI V8SI V4DI V8SF V4DF</span>
<span class="lineNum">     257 </span><span class="lineCov">      31578 :    (V64QI &quot;TARGET_AVX512F&quot;) (V32HI &quot;TARGET_AVX512F&quot;) (V16SI &quot;TARGET_AVX512F&quot;)</span>
<span class="lineNum">     258 </span><span class="lineCov">        307 :    (V8DI &quot;TARGET_AVX512F&quot;) (V16SF &quot;TARGET_AVX512F&quot;) (V8DF &quot;TARGET_AVX512F&quot;)])</span>
<span class="lineNum">     259 </span><span class="lineCov">      33395 : </span>
<span class="lineNum">     260 </span>            : ;; All vector float modes
<span class="lineNum">     261 </span><span class="lineCov">       9361 : (define_mode_iterator VF</span>
<span class="lineNum">     262 </span><span class="lineCov">       9361 :   [(V16SF &quot;TARGET_AVX512F&quot;) (V8SF &quot;TARGET_AVX&quot;) V4SF</span>
<span class="lineNum">     263 </span><span class="lineCov">      12872 :    (V8DF &quot;TARGET_AVX512F&quot;) (V4DF &quot;TARGET_AVX&quot;) (V2DF &quot;TARGET_SSE2&quot;)])</span>
<span class="lineNum">     264 </span><span class="lineCov">       8378 : </span>
<span class="lineNum">     265 </span><span class="lineCov">       8263 : ;; 128- and 256-bit float vector modes</span>
<span class="lineNum">     266 </span><span class="lineCov">       8255 : (define_mode_iterator VF_128_256</span>
<span class="lineNum">     267 </span><span class="lineCov">      91750 :   [(V8SF &quot;TARGET_AVX&quot;) V4SF</span>
<span class="lineNum">     268 </span><span class="lineCov">     131303 :    (V4DF &quot;TARGET_AVX&quot;) (V2DF &quot;TARGET_SSE2&quot;)])</span>
<span class="lineNum">     269 </span><span class="lineCov">      58535 : </span>
<a name="270"><span class="lineNum">     270 </span><span class="lineCov">       2160 : ;; All SFmode vector float modes</span></a>
<a name="271"><span class="lineNum">     271 </span><span class="lineCov">       6951 : (define_mode_iterator VF1</span></a>
<span class="lineNum">     272 </span><span class="lineCov">      51743 :   [(V16SF &quot;TARGET_AVX512F&quot;) (V8SF &quot;TARGET_AVX&quot;) V4SF])</span>
<span class="lineNum">     273 </span><span class="lineCov">     893138 : </span>
<span class="lineNum">     274 </span><span class="lineCov">      46741 : ;; 128- and 256-bit SF vector modes</span>
<a name="275"><span class="lineNum">     275 </span><span class="lineCov">      41568 : (define_mode_iterator VF1_128_256</span></a>
<a name="276"><span class="lineNum">     276 </span><span class="lineCov">      38585 :   [(V8SF &quot;TARGET_AVX&quot;) V4SF])</span></a>
<span class="lineNum">     277 </span><span class="lineCov">       3880 : </span>
<span class="lineNum">     278 </span><span class="lineCov">      96823 : (define_mode_iterator VF1_128_256VL</span>
<span class="lineNum">     279 </span><span class="lineCov">       1296 :   [V8SF (V4SF &quot;TARGET_AVX512VL&quot;)])</span>
<span class="lineNum">     280 </span><span class="lineCov">     139689 : </span>
<span class="lineNum">     281 </span><span class="lineCov">     818316 : ;; All DFmode vector float modes</span>
<span class="lineNum">     282 </span><span class="lineCov">       8576 : (define_mode_iterator VF2</span>
<span class="lineNum">     283 </span><span class="lineCov">      73553 :   [(V8DF &quot;TARGET_AVX512F&quot;) (V4DF &quot;TARGET_AVX&quot;) V2DF])</span>
<span class="lineNum">     284 </span><span class="lineCov">     825585 : </span>
<span class="lineNum">     285 </span><span class="lineCov">      14083 : ;; 128- and 256-bit DF vector modes</span>
<span class="lineNum">     286 </span><span class="lineCov">    1593788 : (define_mode_iterator VF2_128_256</span>
<span class="lineNum">     287 </span><span class="lineCov">         37 :   [(V4DF &quot;TARGET_AVX&quot;) V2DF])</span>
<span class="lineNum">     288 </span><span class="lineCov">       7211 : </span>
<span class="lineNum">     289 </span><span class="lineCov">     354720 : (define_mode_iterator VF2_512_256</span>
<span class="lineNum">     290 </span><span class="lineCov">     957232 :   [(V8DF &quot;TARGET_AVX512F&quot;) V4DF])</span>
<span class="lineNum">     291 </span><span class="lineCov">        413 : </span>
<span class="lineNum">     292 </span><span class="lineCov">     710762 : (define_mode_iterator VF2_512_256VL</span>
<span class="lineNum">     293 </span><span class="lineCov">        508 :   [V8DF (V4DF &quot;TARGET_AVX512VL&quot;)])</span>
<span class="lineNum">     294 </span><span class="lineCov">        485 : </span>
<span class="lineNum">     295 </span><span class="lineCov">       2040 : ;; All 128bit vector float modes</span>
<span class="lineNum">     296 </span><span class="lineCov">       1100 : (define_mode_iterator VF_128</span>
<span class="lineNum">     297 </span><span class="lineCov">        591 :   [V4SF (V2DF &quot;TARGET_SSE2&quot;)])</span>
<a name="298"><span class="lineNum">     298 </span><span class="lineCov">     851868 : </span></a>
<span class="lineNum">     299 </span><span class="lineCov">        148 : ;; All 256bit vector float modes</span>
<span class="lineNum">     300 </span><span class="lineCov">         64 : (define_mode_iterator VF_256</span>
<span class="lineNum">     301 </span><span class="lineCov">     691342 :   [V8SF V4DF])</span>
<span class="lineNum">     302 </span><span class="lineCov">        917 : </span>
<span class="lineNum">     303 </span><span class="lineCov">       1247 : ;; All 512bit vector float modes</span>
<span class="lineNum">     304 </span><span class="lineCov">     601926 : (define_mode_iterator VF_512</span>
<a name="305"><span class="lineNum">     305 </span><span class="lineCov">     886073 :   [V16SF V8DF])</span></a>
<span class="lineNum">     306 </span><span class="lineCov">      22713 : </span>
<span class="lineNum">     307 </span><span class="lineCov">     226154 : (define_mode_iterator VI48_AVX512VL</span>
<span class="lineNum">     308 </span><span class="lineCov">       3632 :   [V16SI (V8SI  &quot;TARGET_AVX512VL&quot;) (V4SI  &quot;TARGET_AVX512VL&quot;)</span>
<a name="309"><span class="lineNum">     309 </span><span class="lineCov">       7335 :    V8DI  (V4DI  &quot;TARGET_AVX512VL&quot;) (V2DI  &quot;TARGET_AVX512VL&quot;)])</span></a>
<span class="lineNum">     310 </span><span class="lineCov">     107796 : </span>
<span class="lineNum">     311 </span><span class="lineCov">      46965 : (define_mode_iterator VF_AVX512VL</span>
<span class="lineNum">     312 </span><span class="lineCov">      10112 :   [V16SF (V8SF &quot;TARGET_AVX512VL&quot;) (V4SF &quot;TARGET_AVX512VL&quot;)</span>
<a name="313"><span class="lineNum">     313 </span><span class="lineCov">     116604 :    V8DF (V4DF &quot;TARGET_AVX512VL&quot;) (V2DF &quot;TARGET_AVX512VL&quot;)])</span></a>
<span class="lineNum">     314 </span><span class="lineCov">      13565 : </span>
<span class="lineNum">     315 </span><span class="lineCov">      14591 : (define_mode_iterator VF2_AVX512VL</span>
<span class="lineNum">     316 </span><span class="lineCov">       6422 :   [V8DF (V4DF &quot;TARGET_AVX512VL&quot;) (V2DF &quot;TARGET_AVX512VL&quot;)])</span>
<a name="317"><span class="lineNum">     317 </span><span class="lineCov">      22254 : </span></a>
<span class="lineNum">     318 </span><span class="lineCov">      89768 : (define_mode_iterator VF1_AVX512VL</span>
<span class="lineNum">     319 </span><span class="lineCov">     249484 :   [V16SF (V8SF &quot;TARGET_AVX512VL&quot;) (V4SF &quot;TARGET_AVX512VL&quot;)])</span>
<span class="lineNum">     320 </span><span class="lineCov">      57426 : </span>
<a name="321"><span class="lineNum">     321 </span><span class="lineCov">       7866 : ;; All vector integer modes</span></a>
<span class="lineNum">     322 </span><span class="lineCov">     813878 : (define_mode_iterator VI</span>
<span class="lineNum">     323 </span><span class="lineCov">    1664193 :   [(V16SI &quot;TARGET_AVX512F&quot;) (V8DI &quot;TARGET_AVX512F&quot;)</span>
<span class="lineNum">     324 </span><span class="lineCov">       4646 :    (V64QI &quot;TARGET_AVX512BW&quot;) (V32QI &quot;TARGET_AVX&quot;) V16QI</span>
<a name="325"><span class="lineNum">     325 </span><span class="lineCov">      21843 :    (V32HI &quot;TARGET_AVX512BW&quot;) (V16HI &quot;TARGET_AVX&quot;) V8HI</span></a>
<span class="lineNum">     326 </span><span class="lineCov">      12035 :    (V8SI &quot;TARGET_AVX&quot;) V4SI</span>
<span class="lineNum">     327 </span><span class="lineCov">     241382 :    (V4DI &quot;TARGET_AVX&quot;) V2DI])</span>
<span class="lineNum">     328 </span><span class="lineCov">      94253 : </span>
<a name="329"><span class="lineNum">     329 </span><span class="lineCov">      73342 : (define_mode_iterator VI_AVX2</span></a>
<span class="lineNum">     330 </span><span class="lineCov">      29977 :   [(V64QI &quot;TARGET_AVX512BW&quot;) (V32QI &quot;TARGET_AVX2&quot;) V16QI</span>
<span class="lineNum">     331 </span><span class="lineCov">     799196 :    (V32HI &quot;TARGET_AVX512BW&quot;) (V16HI &quot;TARGET_AVX2&quot;) V8HI</span>
<span class="lineNum">     332 </span><span class="lineCov">      12209 :    (V16SI &quot;TARGET_AVX512F&quot;) (V8SI &quot;TARGET_AVX2&quot;) V4SI</span>
<span class="lineNum">     333 </span><span class="lineCov">     837879 :    (V8DI &quot;TARGET_AVX512F&quot;) (V4DI &quot;TARGET_AVX2&quot;) V2DI])</span>
<span class="lineNum">     334 </span><span class="lineCov">     165936 : </span>
<span class="lineNum">     335 </span><span class="lineCov">       7496 : ;; All QImode vector integer modes</span>
<a name="336"><span class="lineNum">     336 </span><span class="lineCov">      10184 : (define_mode_iterator VI1</span></a>
<span class="lineNum">     337 </span><span class="lineCov">     105666 :   [(V32QI &quot;TARGET_AVX&quot;) V16QI])</span>
<span class="lineNum">     338 </span><span class="lineCov">      66590 : </span>
<span class="lineNum">     339 </span><span class="lineCov">       3751 : ;; All DImode vector integer modes</span>
<span class="lineNum">     340 </span><span class="lineCov">      20561 : (define_mode_iterator V_AVX</span>
<span class="lineNum">     341 </span><span class="lineCov">       1005 :   [V16QI V8HI V4SI V2DI V4SF V2DF</span>
<span class="lineNum">     342 </span><span class="lineCov">       3668 :    (V32QI &quot;TARGET_AVX&quot;) (V16HI &quot;TARGET_AVX&quot;)</span>
<span class="lineNum">     343 </span><span class="lineCov">        539 :    (V8SI &quot;TARGET_AVX&quot;) (V4DI &quot;TARGET_AVX&quot;)</span>
<span class="lineNum">     344 </span><span class="lineCov">       4776 :    (V8SF &quot;TARGET_AVX&quot;) (V4DF&quot;TARGET_AVX&quot;)])</span>
<span class="lineNum">     345 </span><span class="lineCov">       1448 : </span>
<span class="lineNum">     346 </span><span class="lineCov">        303 : (define_mode_iterator VI48_AVX</span>
<span class="lineNum">     347 </span><span class="lineCov">     111354 :  [V4SI V2DI</span>
<span class="lineNum">     348 </span><span class="lineCov">        550 :   (V8SI &quot;TARGET_AVX&quot;) (V4DI &quot;TARGET_AVX&quot;)])</span>
<span class="lineNum">     349 </span><span class="lineCov">       1862 : </span>
<span class="lineNum">     350 </span><span class="lineCov">     740159 : (define_mode_iterator VI8</span>
<span class="lineNum">     351 </span><span class="lineCov">        753 :   [(V8DI &quot;TARGET_AVX512F&quot;) (V4DI &quot;TARGET_AVX&quot;) V2DI])</span>
<span class="lineNum">     352 </span><span class="lineCov">        176 : </span>
<span class="lineNum">     353 </span><span class="lineCov">        521 : (define_mode_iterator VI8_FVL</span>
<span class="lineNum">     354 </span><span class="lineCov">        223 :   [(V8DI &quot;TARGET_AVX512F&quot;) V4DI (V2DI &quot;TARGET_AVX512VL&quot;)])</span>
<span class="lineNum">     355 </span><span class="lineCov">      92576 : </span>
<span class="lineNum">     356 </span><span class="lineCov">        515 : (define_mode_iterator VI8_AVX512VL</span>
<span class="lineNum">     357 </span><span class="lineCov">        515 :   [V8DI (V4DI &quot;TARGET_AVX512VL&quot;) (V2DI &quot;TARGET_AVX512VL&quot;)])</span>
<span class="lineNum">     358 </span><span class="lineCov">       3856 : </span>
<span class="lineNum">     359 </span><span class="lineCov">       1788 : (define_mode_iterator VI8_256_512</span>
<span class="lineNum">     360 </span><span class="lineCov">       1727 :   [V8DI (V4DI &quot;TARGET_AVX512VL&quot;)])</span>
<span class="lineNum">     361 </span><span class="lineCov">       3575 : </span>
<span class="lineNum">     362 </span><span class="lineCov">        555 : (define_mode_iterator VI1_AVX2</span>
<span class="lineNum">     363 </span><span class="lineCov">       1684 :   [(V32QI &quot;TARGET_AVX2&quot;) V16QI])</span>
<span class="lineNum">     364 </span><span class="lineCov">        277 : </span>
<span class="lineNum">     365 </span><span class="lineCov">        227 : (define_mode_iterator VI1_AVX512</span>
<a name="366"><span class="lineNum">     366 </span><span class="lineCov">        739 :   [(V64QI &quot;TARGET_AVX512BW&quot;) (V32QI &quot;TARGET_AVX2&quot;) V16QI])</span></a>
<span class="lineNum">     367 </span><span class="lineCov">        313 : </span>
<span class="lineNum">     368 </span><span class="lineCov">       2067 : (define_mode_iterator VI1_AVX512F</span>
<span class="lineNum">     369 </span><span class="lineCov">       3688 :   [(V64QI &quot;TARGET_AVX512F&quot;) (V32QI &quot;TARGET_AVX&quot;) V16QI])</span>
<span class="lineNum">     370 </span><span class="lineCov">         54 : </span>
<span class="lineNum">     371 </span><span class="lineCov">      77671 : (define_mode_iterator VI2_AVX2</span>
<span class="lineNum">     372 </span><span class="lineCov">      77191 :   [(V32HI &quot;TARGET_AVX512BW&quot;) (V16HI &quot;TARGET_AVX2&quot;) V8HI])</span>
<span class="lineNum">     373 </span><span class="lineCov">        414 : </span>
<span class="lineNum">     374 </span><span class="lineCov">        702 : (define_mode_iterator VI2_AVX512F</span>
<span class="lineNum">     375 </span><span class="lineCov">        294 :   [(V32HI &quot;TARGET_AVX512F&quot;) (V16HI &quot;TARGET_AVX2&quot;) V8HI])</span>
<span class="lineNum">     376 </span><span class="lineCov">     116713 : </span>
<span class="lineNum">     377 </span><span class="lineCov">       6945 : (define_mode_iterator VI4_AVX</span>
<span class="lineNum">     378 </span><span class="lineCov">       5640 :   [(V8SI &quot;TARGET_AVX&quot;) V4SI])</span>
<span class="lineNum">     379 </span><span class="lineCov">      18315 : </span>
<span class="lineNum">     380 </span>            : (define_mode_iterator VI4_AVX2
<span class="lineNum">     381 </span><span class="lineCov">       5486 :   [(V8SI &quot;TARGET_AVX2&quot;) V4SI])</span>
<span class="lineNum">     382 </span><span class="lineCov">       5486 : </span>
<span class="lineNum">     383 </span><span class="lineCov">         59 : (define_mode_iterator VI4_AVX512F</span>
<span class="lineNum">     384 </span><span class="lineCov">         59 :   [(V16SI &quot;TARGET_AVX512F&quot;) (V8SI &quot;TARGET_AVX2&quot;) V4SI])</span>
<span class="lineNum">     385 </span><span class="lineCov">        911 : </span>
<span class="lineNum">     386 </span>            : (define_mode_iterator VI4_AVX512VL
<span class="lineNum">     387 </span>            :   [V16SI (V8SI &quot;TARGET_AVX512VL&quot;) (V4SI &quot;TARGET_AVX512VL&quot;)])
<span class="lineNum">     388 </span><span class="lineCov">          2 : </span>
<span class="lineNum">     389 </span><span class="lineCov">      12204 : (define_mode_iterator VI48_AVX512F_AVX512VL</span>
<span class="lineNum">     390 </span><span class="lineCov">      13642 :   [V4SI V8SI (V16SI &quot;TARGET_AVX512F&quot;)</span>
<span class="lineNum">     391 </span><span class="lineCov">         14 :    (V2DI &quot;TARGET_AVX512VL&quot;) (V4DI &quot;TARGET_AVX512VL&quot;) (V8DI &quot;TARGET_AVX512F&quot;)])</span>
<span class="lineNum">     392 </span><span class="lineCov">       1213 : </span>
<span class="lineNum">     393 </span><span class="lineCov">         26 : (define_mode_iterator VI2_AVX512VL</span>
<span class="lineNum">     394 </span><span class="lineCov">        584 :   [(V8HI &quot;TARGET_AVX512VL&quot;) (V16HI &quot;TARGET_AVX512VL&quot;) V32HI])</span>
<span class="lineNum">     395 </span><span class="lineCov">        850 : </span>
<span class="lineNum">     396 </span><span class="lineCov">       3065 : (define_mode_iterator VI1_AVX512VL_F</span>
<span class="lineNum">     397 </span><span class="lineCov">        573 :   [V32QI (V16QI &quot;TARGET_AVX512VL&quot;) (V64QI &quot;TARGET_AVX512F&quot;)])</span>
<span class="lineNum">     398 </span><span class="lineCov">       1296 : </span>
<a name="399"><span class="lineNum">     399 </span><span class="lineCov">      16958 : (define_mode_iterator VI8_AVX2_AVX512BW</span></a>
<span class="lineNum">     400 </span><span class="lineCov">      13546 :   [(V8DI &quot;TARGET_AVX512BW&quot;) (V4DI &quot;TARGET_AVX2&quot;) V2DI])</span>
<span class="lineNum">     401 </span><span class="lineCov">     614733 : </span>
<span class="lineNum">     402 </span><span class="lineCov">       2747 : (define_mode_iterator VI8_AVX2</span>
<span class="lineNum">     403 </span><span class="lineCov">       2288 :   [(V4DI &quot;TARGET_AVX2&quot;) V2DI])</span>
<span class="lineNum">     404 </span><span class="lineCov">       2049 : </span>
<span class="lineNum">     405 </span><span class="lineCov">       3404 : (define_mode_iterator VI8_AVX2_AVX512F</span>
<span class="lineNum">     406 </span><span class="lineCov">        774 :   [(V8DI &quot;TARGET_AVX512F&quot;) (V4DI &quot;TARGET_AVX2&quot;) V2DI])</span>
<span class="lineNum">     407 </span><span class="lineCov">     268557 : </span>
<span class="lineNum">     408 </span><span class="lineCov">     606164 : (define_mode_iterator VI8_AVX_AVX512F</span>
<a name="409"><span class="lineNum">     409 </span><span class="lineCov">       4359 :   [(V8DI &quot;TARGET_AVX512F&quot;) (V4DI &quot;TARGET_AVX&quot;)])</span></a>
<span class="lineNum">     410 </span><span class="lineCov">      10842 : </span>
<span class="lineNum">     411 </span><span class="lineCov">     591269 : (define_mode_iterator VI4_128_8_256</span>
<span class="lineNum">     412 </span><span class="lineCov">        540 :   [V4SI V4DI])</span>
<span class="lineNum">     413 </span><span class="lineCov">       1047 : </span>
<span class="lineNum">     414 </span><span class="lineCov">        632 : ;; All V8D* modes</span>
<span class="lineNum">     415 </span><span class="lineNoCov">          0 : (define_mode_iterator V8FI</span>
<span class="lineNum">     416 </span><span class="lineCov">     591134 :   [V8DF V8DI])</span>
<span class="lineNum">     417 </span><span class="lineCov">     849145 : </span>
<span class="lineNum">     418 </span><span class="lineCov">    1185045 : ;; All V16S* modes</span>
<span class="lineNum">     419 </span><span class="lineCov">    1185045 : (define_mode_iterator V16FI</span>
<span class="lineNum">     420 </span><span class="lineCov">    1185045 :   [V16SF V16SI])</span>
<span class="lineNum">     421 </span><span class="lineCov">    1185045 : </span>
<span class="lineNum">     422 </span>            : ;; ??? We should probably use TImode instead.
<span class="lineNum">     423 </span><span class="lineCov">     181035 : (define_mode_iterator VIMAX_AVX2_AVX512BW</span>
<span class="lineNum">     424 </span><span class="lineCov">     180983 :   [(V4TI &quot;TARGET_AVX512BW&quot;) (V2TI &quot;TARGET_AVX2&quot;) V1TI])</span>
<span class="lineNum">     425 </span><span class="lineCov">     180983 : </span>
<span class="lineNum">     426 </span><span class="lineCov">         52 : ;; Suppose TARGET_AVX512BW as baseline</span>
<span class="lineNum">     427 </span>            : (define_mode_iterator VIMAX_AVX512VL
<span class="lineNum">     428 </span><span class="lineCov">         13 :   [V4TI (V2TI &quot;TARGET_AVX512VL&quot;) (V1TI &quot;TARGET_AVX512VL&quot;)])</span>
<span class="lineNum">     429 </span><span class="lineCov">         13 : </span>
<span class="lineNum">     430 </span><span class="lineCov">      72785 : (define_mode_iterator VIMAX_AVX2</span>
<span class="lineNum">     431 </span><span class="lineCov">      72785 :   [(V2TI &quot;TARGET_AVX2&quot;) V1TI])</span>
<span class="lineNum">     432 </span><span class="lineCov">         39 : </span>
<span class="lineNum">     433 </span>            : ;; ??? This should probably be dropped in favor of VIMAX_AVX2_AVX512BW.
<span class="lineNum">     434 </span>            : (define_mode_iterator SSESCALARMODE
<span class="lineNum">     435 </span><span class="lineCov">     114994 :   [(V4TI &quot;TARGET_AVX512BW&quot;) (V2TI &quot;TARGET_AVX2&quot;) TI])</span>
<span class="lineNum">     436 </span><span class="lineCov">     114994 : </span>
<span class="lineNum">     437 </span><span class="lineCov">     114994 : (define_mode_iterator VI12_AVX2</span>
<span class="lineNum">     438 </span><span class="lineCov">         36 :   [(V64QI &quot;TARGET_AVX512BW&quot;) (V32QI &quot;TARGET_AVX2&quot;) V16QI</span>
<span class="lineNum">     439 </span><span class="lineCov">         60 :    (V32HI &quot;TARGET_AVX512BW&quot;) (V16HI &quot;TARGET_AVX2&quot;) V8HI])</span>
<span class="lineNum">     440 </span><span class="lineCov">        235 : </span>
<span class="lineNum">     441 </span><span class="lineCov">        171 : (define_mode_iterator VI24_AVX2</span>
<span class="lineNum">     442 </span><span class="lineCov">      20822 :   [(V16HI &quot;TARGET_AVX2&quot;) V8HI</span>
<span class="lineNum">     443 </span><span class="lineCov">      23930 :    (V8SI &quot;TARGET_AVX2&quot;) V4SI])</span>
<span class="lineNum">     444 </span><span class="lineCov">       4049 : </span>
<span class="lineNum">     445 </span><span class="lineCov">        584 : (define_mode_iterator VI124_AVX2_24_AVX512F_1_AVX512BW</span>
<span class="lineNum">     446 </span><span class="lineCov">        156 :   [(V64QI &quot;TARGET_AVX512BW&quot;) (V32QI &quot;TARGET_AVX2&quot;) V16QI</span>
<span class="lineNum">     447 </span><span class="lineCov">        161 :    (V32HI &quot;TARGET_AVX512F&quot;) (V16HI &quot;TARGET_AVX2&quot;) V8HI</span>
<span class="lineNum">     448 </span><span class="lineCov">        161 :    (V16SI &quot;TARGET_AVX512F&quot;) (V8SI &quot;TARGET_AVX2&quot;) V4SI])</span>
<span class="lineNum">     449 </span><span class="lineCov">        138 : </span>
<span class="lineNum">     450 </span><span class="lineCov">         23 : (define_mode_iterator VI124_AVX2</span>
<span class="lineNum">     451 </span><span class="lineCov">         23 :   [(V32QI &quot;TARGET_AVX2&quot;) V16QI</span>
<span class="lineNum">     452 </span><span class="lineCov">         25 :    (V16HI &quot;TARGET_AVX2&quot;) V8HI</span>
<span class="lineNum">     453 </span><span class="lineCov">          2 :    (V8SI &quot;TARGET_AVX2&quot;) V4SI])</span>
<span class="lineNum">     454 </span><span class="lineCov">        675 : </span>
<span class="lineNum">     455 </span><span class="lineCov">        673 : (define_mode_iterator VI2_AVX2_AVX512BW</span>
<span class="lineNum">     456 </span><span class="lineCov">         60 :   [(V32HI &quot;TARGET_AVX512BW&quot;) (V16HI &quot;TARGET_AVX2&quot;) V8HI])</span>
<span class="lineNum">     457 </span><span class="lineCov">         74 : </span>
<span class="lineNum">     458 </span><span class="lineCov">         74 : (define_mode_iterator VI248_AVX512VL</span>
<span class="lineNum">     459 </span><span class="lineCov">         37 :   [V32HI V16SI V8DI</span>
<span class="lineNum">     460 </span><span class="lineCov">         23 :    (V16HI &quot;TARGET_AVX512VL&quot;) (V8SI &quot;TARGET_AVX512VL&quot;)</span>
<span class="lineNum">     461 </span><span class="lineCov">         23 :    (V4DI &quot;TARGET_AVX512VL&quot;) (V8HI &quot;TARGET_AVX512VL&quot;)</span>
<span class="lineNum">     462 </span><span class="lineCov">     178624 :    (V4SI &quot;TARGET_AVX512VL&quot;) (V2DI &quot;TARGET_AVX512VL&quot;)])</span>
<span class="lineNum">     463 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">     464 </span><span class="lineCov">     179580 : (define_mode_iterator VI48_AVX2</span>
<span class="lineNum">     465 </span><span class="lineCov">        956 :   [(V8SI &quot;TARGET_AVX2&quot;) V4SI</span>
<span class="lineNum">     466 </span><span class="lineCov">        982 :    (V4DI &quot;TARGET_AVX2&quot;) V2DI])</span>
<span class="lineNum">     467 </span><span class="lineCov">        450 : </span>
<span class="lineNum">     468 </span><span class="lineCov">     178624 : (define_mode_iterator VI248_AVX2</span>
<span class="lineNum">     469 </span><span class="lineCov">     178624 :   [(V16HI &quot;TARGET_AVX2&quot;) V8HI</span>
<span class="lineNum">     470 </span><span class="lineCov">       5090 :    (V8SI &quot;TARGET_AVX2&quot;) V4SI</span>
<span class="lineNum">     471 </span><span class="lineCov">     183793 :    (V4DI &quot;TARGET_AVX2&quot;) V2DI])</span>
<span class="lineNum">     472 </span><span class="lineCov">        443 : </span>
<span class="lineNum">     473 </span><span class="lineCov">       1044 : (define_mode_iterator VI248_AVX2_8_AVX512F_24_AVX512BW</span>
<span class="lineNum">     474 </span><span class="lineCov">       2871 :   [(V32HI &quot;TARGET_AVX512BW&quot;) (V16HI &quot;TARGET_AVX2&quot;) V8HI</span>
<span class="lineNum">     475 </span><span class="lineCov">       4203 :    (V16SI &quot;TARGET_AVX512BW&quot;) (V8SI &quot;TARGET_AVX2&quot;) V4SI</span>
<span class="lineNum">     476 </span>            :    (V8DI &quot;TARGET_AVX512F&quot;) (V4DI &quot;TARGET_AVX2&quot;) V2DI])
<span class="lineNum">     477 </span>            : 
<span class="lineNum">     478 </span>            : (define_mode_iterator VI248_AVX512BW
<span class="lineNum">     479 </span>            :   [(V32HI &quot;TARGET_AVX512BW&quot;) V16SI V8DI])
<span class="lineNum">     480 </span>            : 
<span class="lineNum">     481 </span><span class="lineCov">        381 : (define_mode_iterator VI248_AVX512BW_AVX512VL</span>
<span class="lineNum">     482 </span><span class="lineCov">        372 :   [(V32HI &quot;TARGET_AVX512BW&quot;) </span>
<span class="lineNum">     483 </span><span class="lineCov">        681 :    (V4DI &quot;TARGET_AVX512VL&quot;) V16SI V8DI])</span>
<span class="lineNum">     484 </span><span class="lineCov">        186 : </span>
<span class="lineNum">     485 </span><span class="lineCov">        310 : ;; Suppose TARGET_AVX512VL as baseline</span>
<span class="lineNum">     486 </span><span class="lineCov">        457 : (define_mode_iterator VI248_AVX512BW_1</span>
<span class="lineNum">     487 </span><span class="lineCov">        245 :  [(V16HI &quot;TARGET_AVX512BW&quot;) (V8HI &quot;TARGET_AVX512BW&quot;)</span>
<span class="lineNum">     488 </span>            :   V8SI V4SI
<span class="lineNum">     489 </span><span class="lineCov">       1842 :   V2DI])</span>
<span class="lineNum">     490 </span><span class="lineCov">        274 :    </span>
<span class="lineNum">     491 </span><span class="lineCov">       1407 : (define_mode_iterator VI248_AVX512BW_2</span>
<span class="lineNum">     492 </span><span class="lineCov">        859 :  [(V16HI &quot;TARGET_AVX512BW&quot;) (V8HI &quot;TARGET_AVX512BW&quot;)</span>
<span class="lineNum">     493 </span>            :   V8SI V4SI
<span class="lineNum">     494 </span><span class="lineCov">       9379 :   V4DI V2DI])</span>
<span class="lineNum">     495 </span><span class="lineCov">        548 :    </span>
<span class="lineNum">     496 </span><span class="lineCov">       7511 : (define_mode_iterator VI48_AVX512F</span>
<span class="lineNum">     497 </span><span class="lineCov">       6415 :   [(V16SI &quot;TARGET_AVX512F&quot;) V8SI V4SI</span>
<span class="lineNum">     498 </span><span class="lineCov">        173 :    (V8DI &quot;TARGET_AVX512F&quot;) V4DI V2DI])</span>
<span class="lineNum">     499 </span><span class="lineCov">        777 : </span>
<span class="lineNum">     500 </span>            : (define_mode_iterator VI48_AVX_AVX512F
<span class="lineNum">     501 </span><span class="lineCov">       5995 :   [(V16SI &quot;TARGET_AVX512F&quot;) (V8SI &quot;TARGET_AVX&quot;) V4SI</span>
<span class="lineNum">     502 </span><span class="lineCov">       4298 :    (V8DI &quot;TARGET_AVX512F&quot;) (V4DI &quot;TARGET_AVX&quot;) V2DI])</span>
<span class="lineNum">     503 </span><span class="lineCov">       3104 : </span>
<span class="lineNum">     504 </span><span class="lineCov">       4135 : (define_mode_iterator VI12_AVX_AVX512F</span>
<span class="lineNum">     505 </span><span class="lineCov">      34355 :   [ (V64QI &quot;TARGET_AVX512F&quot;) (V32QI &quot;TARGET_AVX&quot;) V16QI</span>
<a name="506"><span class="lineNum">     506 </span><span class="lineCov">      19673 :     (V32HI &quot;TARGET_AVX512F&quot;) (V16HI &quot;TARGET_AVX&quot;) V8HI])</span></a>
<span class="lineNum">     507 </span><span class="lineCov">      22470 : </span>
<span class="lineNum">     508 </span><span class="lineCov">      10295 : (define_mode_iterator V48_AVX2</span>
<span class="lineNum">     509 </span><span class="lineCov">       9126 :   [V4SF V2DF</span>
<span class="lineNum">     510 </span><span class="lineCov">       1345 :    V8SF V4DF</span>
<span class="lineNum">     511 </span><span class="lineCov">      16296 :    (V4SI &quot;TARGET_AVX2&quot;) (V2DI &quot;TARGET_AVX2&quot;)</span>
<span class="lineNum">     512 </span><span class="lineCov">      15242 :    (V8SI &quot;TARGET_AVX2&quot;) (V4DI &quot;TARGET_AVX2&quot;)])</span>
<span class="lineNum">     513 </span><span class="lineCov">        161 : </span>
<span class="lineNum">     514 </span><span class="lineCov">       8276 : (define_mode_iterator VI1_AVX512VLBW</span>
<span class="lineNum">     515 </span><span class="lineCov">       8803 :   [(V64QI &quot;TARGET_AVX512BW&quot;) (V32QI  &quot;TARGET_AVX512VL&quot;)</span>
<span class="lineNum">     516 </span><span class="lineCov">       4760 :         (V16QI  &quot;TARGET_AVX512VL&quot;)])</span>
<span class="lineNum">     517 </span><span class="lineCov">        685 : </span>
<span class="lineNum">     518 </span><span class="lineCov">         90 : (define_mode_attr avx512</span>
<span class="lineNum">     519 </span><span class="lineCov">       4415 :   [(V16QI &quot;avx512vl&quot;) (V32QI &quot;avx512vl&quot;) (V64QI &quot;avx512bw&quot;)</span>
<a name="520"><span class="lineNum">     520 </span><span class="lineCov">        439 :    (V8HI  &quot;avx512vl&quot;) (V16HI  &quot;avx512vl&quot;) (V32HI &quot;avx512bw&quot;)</span></a>
<span class="lineNum">     521 </span><span class="lineCov">        647 :    (V4SI  &quot;avx512vl&quot;) (V8SI  &quot;avx512vl&quot;) (V16SI &quot;avx512f&quot;)</span>
<span class="lineNum">     522 </span><span class="lineCov">      28415 :    (V2DI  &quot;avx512vl&quot;) (V4DI  &quot;avx512vl&quot;) (V8DI &quot;avx512f&quot;)</span>
<span class="lineNum">     523 </span><span class="lineCov">       1490 :    (V4SF &quot;avx512vl&quot;) (V8SF &quot;avx512vl&quot;) (V16SF &quot;avx512f&quot;)</span>
<a name="524"><span class="lineNum">     524 </span><span class="lineCov">      41090 :    (V2DF &quot;avx512vl&quot;) (V4DF &quot;avx512vl&quot;) (V8DF &quot;avx512f&quot;)])</span></a>
<span class="lineNum">     525 </span><span class="lineCov">      41254 : </span>
<span class="lineNum">     526 </span><span class="lineCov">      14253 : (define_mode_attr sse2_avx_avx512f</span>
<span class="lineNum">     527 </span><span class="lineCov">      26837 :   [(V16QI &quot;sse2&quot;) (V32QI &quot;avx&quot;) (V64QI &quot;avx512f&quot;)</span>
<span class="lineNum">     528 </span><span class="lineCov">      28506 :    (V8HI  &quot;avx512vl&quot;) (V16HI  &quot;avx512vl&quot;) (V32HI &quot;avx512bw&quot;)</span>
<span class="lineNum">     529 </span><span class="lineCov">         49 :    (V4SI  &quot;sse2&quot;) (V8SI  &quot;avx&quot;) (V16SI &quot;avx512f&quot;)</span>
<span class="lineNum">     530 </span><span class="lineNoCov">          0 :    (V2DI  &quot;avx512vl&quot;) (V4DI  &quot;avx512vl&quot;) (V8DI &quot;avx512f&quot;)</span>
<span class="lineNum">     531 </span><span class="lineCov">       7004 :    (V16SF &quot;avx512f&quot;) (V8SF &quot;avx&quot;) (V4SF &quot;avx&quot;)</span>
<span class="lineNum">     532 </span><span class="lineCov">      17806 :    (V8DF &quot;avx512f&quot;) (V4DF &quot;avx&quot;) (V2DF &quot;avx&quot;)])</span>
<span class="lineNum">     533 </span><span class="lineCov">      24324 : </span>
<span class="lineNum">     534 </span><span class="lineCov">      24508 : (define_mode_attr sse2_avx2</span>
<a name="535"><span class="lineNum">     535 </span><span class="lineCov">        549 :   [(V16QI &quot;sse2&quot;) (V32QI &quot;avx2&quot;) (V64QI &quot;avx512bw&quot;)</span></a>
<span class="lineNum">     536 </span><span class="lineCov">    1050940 :    (V8HI &quot;sse2&quot;) (V16HI &quot;avx2&quot;) (V32HI &quot;avx512bw&quot;)</span>
<span class="lineNum">     537 </span><span class="lineCov">      80593 :    (V4SI &quot;sse2&quot;) (V8SI &quot;avx2&quot;) (V16SI &quot;avx512f&quot;)</span>
<span class="lineNum">     538 </span><span class="lineCov">       6757 :    (V2DI &quot;sse2&quot;) (V4DI &quot;avx2&quot;) (V8DI &quot;avx512f&quot;)</span>
<span class="lineNum">     539 </span><span class="lineCov">       6676 :    (V1TI &quot;sse2&quot;) (V2TI &quot;avx2&quot;) (V4TI &quot;avx512bw&quot;)])</span>
<span class="lineNum">     540 </span><span class="lineCov">       6670 : </span>
<span class="lineNum">     541 </span><span class="lineCov">     619910 : (define_mode_attr ssse3_avx2</span>
<span class="lineNum">     542 </span><span class="lineCov">         94 :    [(V16QI &quot;ssse3&quot;) (V32QI &quot;avx2&quot;) (V64QI &quot;avx512bw&quot;)</span>
<span class="lineNum">     543 </span><span class="lineCov">          7 :     (V4HI &quot;ssse3&quot;) (V8HI &quot;ssse3&quot;) (V16HI &quot;avx2&quot;) (V32HI &quot;avx512bw&quot;)</span>
<span class="lineNum">     544 </span><span class="lineCov">      95514 :     (V4SI &quot;ssse3&quot;) (V8SI &quot;avx2&quot;)</span>
<span class="lineNum">     545 </span>            :     (V2DI &quot;ssse3&quot;) (V4DI &quot;avx2&quot;)
<span class="lineNum">     546 </span><span class="lineCov">      73836 :     (TI &quot;ssse3&quot;) (V2TI &quot;avx2&quot;) (V4TI &quot;avx512bw&quot;)])</span>
<span class="lineNum">     547 </span><span class="lineCov">      73836 : </span>
<span class="lineNum">     548 </span><span class="lineCov">      73836 : (define_mode_attr sse4_1_avx2</span>
<span class="lineNum">     549 </span><span class="lineCov">      73836 :    [(V16QI &quot;sse4_1&quot;) (V32QI &quot;avx2&quot;) (V64QI &quot;avx512bw&quot;)</span>
<span class="lineNum">     550 </span><span class="lineCov">      73836 :     (V8HI &quot;sse4_1&quot;) (V16HI &quot;avx2&quot;) (V32HI &quot;avx512bw&quot;)</span>
<span class="lineNum">     551 </span><span class="lineCov">      73836 :     (V4SI &quot;sse4_1&quot;) (V8SI &quot;avx2&quot;) (V16SI &quot;avx512f&quot;)</span>
<span class="lineNum">     552 </span>            :     (V2DI &quot;sse4_1&quot;) (V4DI &quot;avx2&quot;) (V8DI &quot;avx512dq&quot;)])
<span class="lineNum">     553 </span><span class="lineCov">      52511 : </span>
<span class="lineNum">     554 </span><span class="lineCov">      52511 : (define_mode_attr avx_avx2</span>
<span class="lineNum">     555 </span><span class="lineCov">    2099106 :   [(V4SF &quot;avx&quot;) (V2DF &quot;avx&quot;)</span>
<span class="lineNum">     556 </span><span class="lineCov">      52511 :    (V8SF &quot;avx&quot;) (V4DF &quot;avx&quot;)</span>
<span class="lineNum">     557 </span>            :    (V4SI &quot;avx2&quot;) (V2DI &quot;avx2&quot;)
<span class="lineNum">     558 </span><span class="lineCov">      13780 :    (V8SI &quot;avx2&quot;) (V4DI &quot;avx2&quot;)])</span>
<span class="lineNum">     559 </span><span class="lineCov">      14047 : </span>
<span class="lineNum">     560 </span><span class="lineCov">    2046595 : (define_mode_attr vec_avx2</span>
<span class="lineNum">     561 </span><span class="lineCov">    2046595 :   [(V16QI &quot;vec&quot;) (V32QI &quot;avx2&quot;)</span>
<span class="lineNum">     562 </span><span class="lineCov">    2046595 :    (V8HI &quot;vec&quot;) (V16HI &quot;avx2&quot;)</span>
<span class="lineNum">     563 </span><span class="lineCov">    2046595 :    (V4SI &quot;vec&quot;) (V8SI &quot;avx2&quot;)</span>
<span class="lineNum">     564 </span>            :    (V2DI &quot;vec&quot;) (V4DI &quot;avx2&quot;)])
<span class="lineNum">     565 </span><span class="lineCov">         32 : </span>
<span class="lineNum">     566 </span><span class="lineCov">         32 : (define_mode_attr avx2_avx512</span>
<span class="lineNum">     567 </span>            :   [(V4SI &quot;avx2&quot;) (V8SI &quot;avx2&quot;) (V16SI &quot;avx512f&quot;)
<span class="lineNum">     568 </span><span class="lineNoCov">          0 :    (V2DI &quot;avx2&quot;) (V4DI &quot;avx2&quot;) (V8DI &quot;avx512f&quot;)</span>
<span class="lineNum">     569 </span><span class="lineNoCov">          0 :    (V4SF &quot;avx2&quot;) (V8SF &quot;avx2&quot;) (V16SF &quot;avx512f&quot;)</span>
<span class="lineNum">     570 </span><span class="lineNoCov">          0 :    (V2DF &quot;avx2&quot;) (V4DF &quot;avx2&quot;) (V8DF &quot;avx512f&quot;)</span>
<span class="lineNum">     571 </span><span class="lineNoCov">          0 :    (V8HI &quot;avx512vl&quot;) (V16HI &quot;avx512vl&quot;) (V32HI &quot;avx512bw&quot;)])</span>
<span class="lineNum">     572 </span>            : 
<span class="lineNum">     573 </span>            : (define_mode_attr shuffletype
<span class="lineNum">     574 </span>            :   [(V16SF &quot;f&quot;) (V16SI &quot;i&quot;) (V8DF &quot;f&quot;) (V8DI &quot;i&quot;)
<span class="lineNum">     575 </span>            :   (V8SF &quot;f&quot;) (V8SI &quot;i&quot;) (V4DF &quot;f&quot;) (V4DI &quot;i&quot;)
<span class="lineNum">     576 </span>            :   (V4SF &quot;f&quot;) (V4SI &quot;i&quot;) (V2DF &quot;f&quot;) (V2DI &quot;i&quot;)
<span class="lineNum">     577 </span>            :   (V32HI &quot;i&quot;) (V16HI &quot;i&quot;) (V8HI &quot;i&quot;)
<span class="lineNum">     578 </span>            :   (V64QI &quot;i&quot;) (V32QI &quot;i&quot;) (V16QI &quot;i&quot;)
<span class="lineNum">     579 </span>            :   (V4TI &quot;i&quot;) (V2TI &quot;i&quot;) (V1TI &quot;i&quot;)])
<span class="lineNum">     580 </span>            : 
<span class="lineNum">     581 </span>            : (define_mode_attr ssequartermode
<span class="lineNum">     582 </span>            :   [(V16SF &quot;V4SF&quot;) (V8DF &quot;V2DF&quot;) (V16SI &quot;V4SI&quot;) (V8DI &quot;V2DI&quot;)])
<span class="lineNum">     583 </span>            : 
<span class="lineNum">     584 </span>            : (define_mode_attr ssequarterinsnmode
<span class="lineNum">     585 </span>            :   [(V16SF &quot;V4SF&quot;) (V8DF &quot;V2DF&quot;) (V16SI &quot;TI&quot;) (V8DI &quot;TI&quot;)])
<span class="lineNum">     586 </span>            : 
<span class="lineNum">     587 </span>            : (define_mode_attr ssedoublemodelower
<span class="lineNum">     588 </span>            :   [(V16QI &quot;v16hi&quot;) (V32QI &quot;v32hi&quot;) (V64QI &quot;v64hi&quot;)
<span class="lineNum">     589 </span>            :    (V8HI &quot;v8si&quot;)   (V16HI &quot;v16si&quot;) (V32HI &quot;v32si&quot;)
<span class="lineNum">     590 </span>            :    (V4SI &quot;v4di&quot;)   (V8SI &quot;v8di&quot;)   (V16SI &quot;v16di&quot;)])
<span class="lineNum">     591 </span>            : 
<span class="lineNum">     592 </span>            : (define_mode_attr ssedoublemode
<span class="lineNum">     593 </span>            :   [(V4SF &quot;V8SF&quot;) (V8SF &quot;V16SF&quot;) (V16SF &quot;V32SF&quot;)
<span class="lineNum">     594 </span>            :    (V2DF &quot;V4DF&quot;) (V4DF &quot;V8DF&quot;) (V8DF &quot;V16DF&quot;)
<span class="lineNum">     595 </span>            :    (V16QI &quot;V16HI&quot;) (V32QI &quot;V32HI&quot;) (V64QI &quot;V64HI&quot;)
<span class="lineNum">     596 </span>            :    (V4HI &quot;V4SI&quot;) (V8HI &quot;V8SI&quot;) (V16HI &quot;V16SI&quot;) (V32HI &quot;V32SI&quot;)
<span class="lineNum">     597 </span>            :    (V4SI &quot;V4DI&quot;) (V8SI &quot;V16SI&quot;) (V16SI &quot;V32SI&quot;)
<span class="lineNum">     598 </span>            :    (V4DI &quot;V8DI&quot;) (V8DI &quot;V16DI&quot;)])
<span class="lineNum">     599 </span>            : 
<span class="lineNum">     600 </span>            : (define_mode_attr ssebytemode
<span class="lineNum">     601 </span>            :   [(V8DI &quot;V64QI&quot;) (V4DI &quot;V32QI&quot;) (V2DI &quot;V16QI&quot;)])
<span class="lineNum">     602 </span>            : 
<span class="lineNum">     603 </span>            : ;; All 128bit vector integer modes
<span class="lineNum">     604 </span>            : (define_mode_iterator VI_128 [V16QI V8HI V4SI V2DI])
<span class="lineNum">     605 </span>            : 
<span class="lineNum">     606 </span>            : ;; All 256bit vector integer modes
<span class="lineNum">     607 </span>            : (define_mode_iterator VI_256 [V32QI V16HI V8SI V4DI])
<span class="lineNum">     608 </span>            : 
<span class="lineNum">     609 </span>            : ;; Various 128bit vector integer mode combinations
<span class="lineNum">     610 </span>            : (define_mode_iterator VI12_128 [V16QI V8HI])
<span class="lineNum">     611 </span>            : (define_mode_iterator VI14_128 [V16QI V4SI])
<span class="lineNum">     612 </span>            : (define_mode_iterator VI124_128 [V16QI V8HI V4SI])
<span class="lineNum">     613 </span>            : (define_mode_iterator VI24_128 [V8HI V4SI])
<span class="lineNum">     614 </span>            : (define_mode_iterator VI248_128 [V8HI V4SI V2DI])
<span class="lineNum">     615 </span>            : (define_mode_iterator VI48_128 [V4SI V2DI])
<span class="lineNum">     616 </span>            : 
<span class="lineNum">     617 </span>            : ;; Various 256bit and 512 vector integer mode combinations
<span class="lineNum">     618 </span>            : (define_mode_iterator VI124_256 [V32QI V16HI V8SI])
<span class="lineNum">     619 </span>            : (define_mode_iterator VI124_256_AVX512F_AVX512BW
<span class="lineNum">     620 </span>            :   [V32QI V16HI V8SI
<span class="lineNum">     621 </span>            :    (V64QI &quot;TARGET_AVX512BW&quot;)
<span class="lineNum">     622 </span>            :    (V32HI &quot;TARGET_AVX512BW&quot;)
<span class="lineNum">     623 </span>            :    (V16SI &quot;TARGET_AVX512F&quot;)])
<span class="lineNum">     624 </span>            : (define_mode_iterator VI48_256 [V8SI V4DI])
<span class="lineNum">     625 </span>            : (define_mode_iterator VI48_512 [V16SI V8DI])
<span class="lineNum">     626 </span>            : (define_mode_iterator VI4_256_8_512 [V8SI V8DI])
<span class="lineNum">     627 </span>            : (define_mode_iterator VI_AVX512BW
<span class="lineNum">     628 </span>            :   [V16SI V8DI (V32HI &quot;TARGET_AVX512BW&quot;) (V64QI &quot;TARGET_AVX512BW&quot;)])
<span class="lineNum">     629 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">     630 </span>            : ;; Int-float size matches
<span class="lineNum">     631 </span>            : (define_mode_iterator VI4F_128 [V4SI V4SF])
<span class="lineNum">     632 </span>            : (define_mode_iterator VI8F_128 [V2DI V2DF])
<span class="lineNum">     633 </span>            : (define_mode_iterator VI4F_256 [V8SI V8SF])
<span class="lineNum">     634 </span>            : (define_mode_iterator VI8F_256 [V4DI V4DF])
<span class="lineNum">     635 </span>            : (define_mode_iterator VI4F_256_512
<span class="lineNum">     636 </span><span class="lineCov">         81 :   [V8SI V8SF</span>
<span class="lineNum">     637 </span><span class="lineCov">         81 :    (V16SI &quot;TARGET_AVX512F&quot;) (V16SF &quot;TARGET_AVX512F&quot;)])</span>
<span class="lineNum">     638 </span><span class="lineCov">         81 : (define_mode_iterator VI48F_256_512</span>
<span class="lineNum">     639 </span><span class="lineCov">        162 :   [V8SI V8SF</span>
<span class="lineNum">     640 </span>            :   (V16SI &quot;TARGET_AVX512F&quot;) (V16SF &quot;TARGET_AVX512F&quot;)
<span class="lineNum">     641 </span><span class="lineCov">        215 :   (V8DI  &quot;TARGET_AVX512F&quot;) (V8DF  &quot;TARGET_AVX512F&quot;)</span>
<span class="lineNum">     642 </span><span class="lineCov">        172 :   (V4DI  &quot;TARGET_AVX512VL&quot;) (V4DF  &quot;TARGET_AVX512VL&quot;)])</span>
<span class="lineNum">     643 </span><span class="lineCov">        169 : (define_mode_iterator VF48_I1248</span>
<span class="lineNum">     644 </span><span class="lineCov">         59 :   [V16SI V16SF V8DI V8DF V32HI V64QI])</span>
<span class="lineNum">     645 </span><span class="lineCov">        777 : (define_mode_iterator VI48F</span>
<span class="lineNum">     646 </span><span class="lineCov">       1151 :   [V16SI V16SF V8DI V8DF</span>
<span class="lineNum">     647 </span><span class="lineCov">       1157 :    (V8SI &quot;TARGET_AVX512VL&quot;) (V8SF &quot;TARGET_AVX512VL&quot;)</span>
<span class="lineNum">     648 </span><span class="lineCov">        943 :    (V4DI &quot;TARGET_AVX512VL&quot;) (V4DF &quot;TARGET_AVX512VL&quot;)</span>
<span class="lineNum">     649 </span><span class="lineCov">        632 :    (V4SI &quot;TARGET_AVX512VL&quot;) (V4SF &quot;TARGET_AVX512VL&quot;)</span>
<span class="lineNum">     650 </span><span class="lineCov">        601 :    (V2DI &quot;TARGET_AVX512VL&quot;) (V2DF &quot;TARGET_AVX512VL&quot;)])</span>
<span class="lineNum">     651 </span><span class="lineCov">        171 : (define_mode_iterator VI48F_256 [V8SI V8SF V4DI V4DF])</span>
<span class="lineNum">     652 </span><span class="lineCov">        732 : </span>
<span class="lineNum">     653 </span><span class="lineCov">       1476 : ;; Mapping from float mode to required SSE level</span>
<span class="lineNum">     654 </span><span class="lineCov">       1473 : (define_mode_attr sse</span>
<span class="lineNum">     655 </span><span class="lineCov">       1406 :   [(SF &quot;sse&quot;) (DF &quot;sse2&quot;)</span>
<span class="lineNum">     656 </span><span class="lineCov">        777 :    (V4SF &quot;sse&quot;) (V2DF &quot;sse2&quot;)</span>
<span class="lineNum">     657 </span><span class="lineCov">        258 :    (V16SF &quot;avx512f&quot;) (V8SF &quot;avx&quot;)</span>
<span class="lineNum">     658 </span><span class="lineCov">        319 :    (V8DF &quot;avx512f&quot;) (V4DF &quot;avx&quot;)])</span>
<span class="lineNum">     659 </span><span class="lineCov">        276 : </span>
<span class="lineNum">     660 </span><span class="lineCov">        274 : (define_mode_attr sse2</span>
<span class="lineNum">     661 </span><span class="lineCov">         82 :   [(V16QI &quot;sse2&quot;) (V32QI &quot;avx&quot;) (V64QI &quot;avx512f&quot;)</span>
<span class="lineNum">     662 </span><span class="lineNoCov">          0 :    (V2DI &quot;sse2&quot;) (V4DI &quot;avx&quot;) (V8DI &quot;avx512f&quot;)])</span>
<a name="663"><span class="lineNum">     663 </span><span class="lineNoCov">          0 : </span></a>
<span class="lineNum">     664 </span><span class="lineNoCov">          0 : (define_mode_attr sse3</span>
<span class="lineNum">     665 </span><span class="lineCov">        801 :   [(V16QI &quot;sse3&quot;) (V32QI &quot;avx&quot;)])</span>
<a name="666"><span class="lineNum">     666 </span><span class="lineNoCov">          0 : </span></a>
<span class="lineNum">     667 </span><span class="lineNoCov">          0 : (define_mode_attr sse4_1</span>
<span class="lineNum">     668 </span><span class="lineCov">    2661602 :   [(V4SF &quot;sse4_1&quot;) (V2DF &quot;sse4_1&quot;)</span>
<span class="lineNum">     669 </span><span class="lineCov">        801 :    (V8SF &quot;avx&quot;) (V4DF &quot;avx&quot;)</span>
<span class="lineNum">     670 </span><span class="lineCov">        801 :    (V8DF &quot;avx512f&quot;)</span>
<span class="lineNum">     671 </span><span class="lineCov">        801 :    (V4DI &quot;avx&quot;) (V2DI &quot;sse4_1&quot;)</span>
<span class="lineNum">     672 </span><span class="lineCov">      56084 :    (V8SI &quot;avx&quot;) (V4SI &quot;sse4_1&quot;)</span>
<span class="lineNum">     673 </span><span class="lineCov">    2662403 :    (V16QI &quot;sse4_1&quot;) (V32QI &quot;avx&quot;)</span>
<span class="lineNum">     674 </span><span class="lineCov">    2662403 :    (V8HI &quot;sse4_1&quot;) (V16HI &quot;avx&quot;)])</span>
<span class="lineNum">     675 </span><span class="lineCov">    2662403 : </span>
<span class="lineNum">     676 </span><span class="lineCov">    2662403 : (define_mode_attr avxsizesuffix</span>
<span class="lineNum">     677 </span><span class="lineCov">    2662403 :   [(V64QI &quot;512&quot;) (V32HI &quot;512&quot;) (V16SI &quot;512&quot;) (V8DI &quot;512&quot;)</span>
<span class="lineNum">     678 </span><span class="lineCov">    2662403 :    (V32QI &quot;256&quot;) (V16HI &quot;256&quot;) (V8SI &quot;256&quot;) (V4DI &quot;256&quot;)</span>
<span class="lineNum">     679 </span><span class="lineCov">    2662403 :    (V16QI &quot;&quot;) (V8HI &quot;&quot;) (V4SI &quot;&quot;) (V2DI &quot;&quot;)</span>
<span class="lineNum">     680 </span>            :    (V16SF &quot;512&quot;) (V8DF &quot;512&quot;)
<span class="lineNum">     681 </span><span class="lineCov">    1336959 :    (V8SF &quot;256&quot;) (V4DF &quot;256&quot;)</span>
<span class="lineNum">     682 </span><span class="lineCov">         73 :    (V4SF &quot;&quot;) (V2DF &quot;&quot;)])</span>
<span class="lineNum">     683 </span><span class="lineCov">         73 : </span>
<span class="lineNum">     684 </span><span class="lineCov">    1336886 : ;; SSE instruction mode</span>
<span class="lineNum">     685 </span><span class="lineCov">    1336886 : (define_mode_attr sseinsnmode</span>
<span class="lineNum">     686 </span>            :   [(V64QI &quot;XI&quot;) (V32HI &quot;XI&quot;) (V16SI &quot;XI&quot;) (V8DI &quot;XI&quot;) (V4TI &quot;XI&quot;)
<span class="lineNum">     687 </span><span class="lineCov">      17901 :    (V32QI &quot;OI&quot;) (V16HI &quot;OI&quot;) (V8SI &quot;OI&quot;) (V4DI &quot;OI&quot;) (V2TI &quot;OI&quot;)</span>
<span class="lineNum">     688 </span><span class="lineCov">      17901 :    (V16QI &quot;TI&quot;) (V8HI &quot;TI&quot;) (V4SI &quot;TI&quot;) (V2DI &quot;TI&quot;) (V1TI &quot;TI&quot;)</span>
<span class="lineNum">     689 </span>            :    (V16SF &quot;V16SF&quot;) (V8DF &quot;V8DF&quot;)
<span class="lineNum">     690 </span><span class="lineCov">      17901 :    (V8SF &quot;V8SF&quot;) (V4DF &quot;V4DF&quot;)</span>
<span class="lineNum">     691 </span><span class="lineCov">      17901 :    (V4SF &quot;V4SF&quot;) (V2DF &quot;V2DF&quot;)</span>
<span class="lineNum">     692 </span>            :    (TI &quot;TI&quot;)])
<span class="lineNum">     693 </span><span class="lineCov">      17901 : </span>
<span class="lineNum">     694 </span>            : ;; Mapping of vector modes to corresponding mask size
<span class="lineNum">     695 </span><span class="lineCov">         11 : (define_mode_attr avx512fmaskmode</span>
<span class="lineNum">     696 </span><span class="lineCov">         11 :   [(V64QI &quot;DI&quot;) (V32QI &quot;SI&quot;) (V16QI &quot;HI&quot;)</span>
<span class="lineNum">     697 </span><span class="lineCov">          5 :    (V32HI &quot;SI&quot;) (V16HI &quot;HI&quot;) (V8HI  &quot;QI&quot;) (V4HI &quot;QI&quot;)</span>
<span class="lineNum">     698 </span><span class="lineCov">         16 :    (V16SI &quot;HI&quot;) (V8SI  &quot;QI&quot;) (V4SI  &quot;QI&quot;)</span>
<span class="lineNum">     699 </span>            :    (V8DI  &quot;QI&quot;) (V4DI  &quot;QI&quot;) (V2DI  &quot;QI&quot;)
<span class="lineNum">     700 </span>            :    (V16SF &quot;HI&quot;) (V8SF  &quot;QI&quot;) (V4SF  &quot;QI&quot;)
<span class="lineNum">     701 </span>            :    (V8DF  &quot;QI&quot;) (V4DF  &quot;QI&quot;) (V2DF  &quot;QI&quot;)])
<span class="lineNum">     702 </span>            : 
<span class="lineNum">     703 </span>            : ;; Mapping of vector modes to corresponding mask size
<span class="lineNum">     704 </span>            : (define_mode_attr avx512fmaskmodelower
<span class="lineNum">     705 </span>            :   [(V64QI &quot;di&quot;) (V32QI &quot;si&quot;) (V16QI &quot;hi&quot;)
<span class="lineNum">     706 </span>            :    (V32HI &quot;si&quot;) (V16HI &quot;hi&quot;) (V8HI  &quot;qi&quot;) (V4HI &quot;qi&quot;)
<span class="lineNum">     707 </span>            :    (V16SI &quot;hi&quot;) (V8SI  &quot;qi&quot;) (V4SI  &quot;qi&quot;)
<span class="lineNum">     708 </span>            :    (V8DI  &quot;qi&quot;) (V4DI  &quot;qi&quot;) (V2DI  &quot;qi&quot;)
<span class="lineNum">     709 </span>            :    (V16SF &quot;hi&quot;) (V8SF  &quot;qi&quot;) (V4SF  &quot;qi&quot;)
<span class="lineNum">     710 </span>            :    (V8DF  &quot;qi&quot;) (V4DF  &quot;qi&quot;) (V2DF  &quot;qi&quot;)])
<span class="lineNum">     711 </span>            : 
<span class="lineNum">     712 </span>            : ;; Mapping of vector float modes to an integer mode of the same size
<span class="lineNum">     713 </span>            : (define_mode_attr sseintvecmode
<span class="lineNum">     714 </span>            :   [(V16SF &quot;V16SI&quot;) (V8DF  &quot;V8DI&quot;)
<span class="lineNum">     715 </span>            :    (V8SF  &quot;V8SI&quot;)  (V4DF  &quot;V4DI&quot;)
<span class="lineNum">     716 </span>            :    (V4SF  &quot;V4SI&quot;)  (V2DF  &quot;V2DI&quot;)
<span class="lineNum">     717 </span>            :    (V16SI &quot;V16SI&quot;) (V8DI  &quot;V8DI&quot;)
<span class="lineNum">     718 </span>            :    (V8SI  &quot;V8SI&quot;)  (V4DI  &quot;V4DI&quot;)
<span class="lineNum">     719 </span>            :    (V4SI  &quot;V4SI&quot;)  (V2DI  &quot;V2DI&quot;)
<span class="lineNum">     720 </span>            :    (V16HI &quot;V16HI&quot;) (V8HI  &quot;V8HI&quot;)
<span class="lineNum">     721 </span>            :    (V32HI &quot;V32HI&quot;) (V64QI &quot;V64QI&quot;)
<span class="lineNum">     722 </span>            :    (V32QI &quot;V32QI&quot;) (V16QI &quot;V16QI&quot;)])
<span class="lineNum">     723 </span>            : 
<span class="lineNum">     724 </span>            : (define_mode_attr sseintvecmode2
<span class="lineNum">     725 </span>            :   [(V8DF &quot;XI&quot;) (V4DF &quot;OI&quot;) (V2DF &quot;TI&quot;)
<span class="lineNum">     726 </span>            :    (V8SF &quot;OI&quot;) (V4SF &quot;TI&quot;)])
<span class="lineNum">     727 </span>            : 
<span class="lineNum">     728 </span>            : (define_mode_attr sseintvecmodelower
<span class="lineNum">     729 </span>            :   [(V16SF &quot;v16si&quot;) (V8DF &quot;v8di&quot;)
<span class="lineNum">     730 </span>            :    (V8SF &quot;v8si&quot;) (V4DF &quot;v4di&quot;)
<span class="lineNum">     731 </span>            :    (V4SF &quot;v4si&quot;) (V2DF &quot;v2di&quot;)
<span class="lineNum">     732 </span>            :    (V8SI &quot;v8si&quot;) (V4DI &quot;v4di&quot;)
<span class="lineNum">     733 </span>            :    (V4SI &quot;v4si&quot;) (V2DI &quot;v2di&quot;)
<span class="lineNum">     734 </span>            :    (V16HI &quot;v16hi&quot;) (V8HI &quot;v8hi&quot;)
<span class="lineNum">     735 </span>            :    (V32QI &quot;v32qi&quot;) (V16QI &quot;v16qi&quot;)])
<span class="lineNum">     736 </span>            : 
<span class="lineNum">     737 </span>            : ;; Mapping of vector modes to a vector mode of double size
<span class="lineNum">     738 </span>            : (define_mode_attr ssedoublevecmode
<span class="lineNum">     739 </span>            :   [(V32QI &quot;V64QI&quot;) (V16HI &quot;V32HI&quot;) (V8SI &quot;V16SI&quot;) (V4DI &quot;V8DI&quot;)
<span class="lineNum">     740 </span>            :    (V16QI &quot;V32QI&quot;) (V8HI &quot;V16HI&quot;) (V4SI &quot;V8SI&quot;) (V2DI &quot;V4DI&quot;)
<span class="lineNum">     741 </span>            :    (V8SF &quot;V16SF&quot;) (V4DF &quot;V8DF&quot;)
<span class="lineNum">     742 </span>            :    (V4SF &quot;V8SF&quot;) (V2DF &quot;V4DF&quot;)])
<span class="lineNum">     743 </span>            : 
<span class="lineNum">     744 </span>            : ;; Mapping of vector modes to a vector mode of half size
<span class="lineNum">     745 </span>            : (define_mode_attr ssehalfvecmode
<span class="lineNum">     746 </span>            :   [(V64QI &quot;V32QI&quot;) (V32HI &quot;V16HI&quot;) (V16SI &quot;V8SI&quot;) (V8DI &quot;V4DI&quot;) (V4TI &quot;V2TI&quot;)
<span class="lineNum">     747 </span>            :    (V32QI &quot;V16QI&quot;) (V16HI  &quot;V8HI&quot;) (V8SI  &quot;V4SI&quot;) (V4DI &quot;V2DI&quot;)
<span class="lineNum">     748 </span>            :    (V16QI  &quot;V8QI&quot;) (V8HI   &quot;V4HI&quot;) (V4SI  &quot;V2SI&quot;)
<span class="lineNum">     749 </span>            :    (V16SF &quot;V8SF&quot;) (V8DF &quot;V4DF&quot;)
<span class="lineNum">     750 </span>            :    (V8SF  &quot;V4SF&quot;) (V4DF &quot;V2DF&quot;)
<span class="lineNum">     751 </span>            :    (V4SF  &quot;V2SF&quot;)])
<span class="lineNum">     752 </span>            : 
<span class="lineNum">     753 </span>            : (define_mode_attr ssehalfvecmodelower
<span class="lineNum">     754 </span>            :   [(V64QI &quot;v32qi&quot;) (V32HI &quot;v16hi&quot;) (V16SI &quot;v8si&quot;) (V8DI &quot;v4di&quot;) (V4TI &quot;v2ti&quot;)
<span class="lineNum">     755 </span>            :    (V32QI &quot;v16qi&quot;) (V16HI  &quot;v8hi&quot;) (V8SI  &quot;v4si&quot;) (V4DI &quot;v2di&quot;)
<span class="lineNum">     756 </span>            :    (V16QI  &quot;v8qi&quot;) (V8HI   &quot;v4hi&quot;) (V4SI  &quot;v2si&quot;)
<span class="lineNum">     757 </span>            :    (V16SF &quot;v8sf&quot;) (V8DF &quot;v4df&quot;)
<span class="lineNum">     758 </span>            :    (V8SF  &quot;v4sf&quot;) (V4DF &quot;v2df&quot;)
<span class="lineNum">     759 </span>            :    (V4SF  &quot;v2sf&quot;)])
<span class="lineNum">     760 </span>            : 
<span class="lineNum">     761 </span>            : ;; Mapping of vector modes ti packed single mode of the same size
<span class="lineNum">     762 </span>            : (define_mode_attr ssePSmode
<span class="lineNum">     763 </span>            :   [(V16SI &quot;V16SF&quot;) (V8DF &quot;V16SF&quot;)
<span class="lineNum">     764 </span>            :    (V16SF &quot;V16SF&quot;) (V8DI &quot;V16SF&quot;)
<span class="lineNum">     765 </span>            :    (V64QI &quot;V16SF&quot;) (V32QI &quot;V8SF&quot;) (V16QI &quot;V4SF&quot;)
<span class="lineNum">     766 </span>            :    (V32HI &quot;V16SF&quot;) (V16HI &quot;V8SF&quot;) (V8HI &quot;V4SF&quot;)
<span class="lineNum">     767 </span>            :    (V8SI &quot;V8SF&quot;) (V4SI &quot;V4SF&quot;)
<span class="lineNum">     768 </span>            :    (V4DI &quot;V8SF&quot;) (V2DI &quot;V4SF&quot;)
<span class="lineNum">     769 </span>            :    (V4TI &quot;V16SF&quot;) (V2TI &quot;V8SF&quot;) (V1TI &quot;V4SF&quot;)
<span class="lineNum">     770 </span>            :    (V8SF &quot;V8SF&quot;) (V4SF &quot;V4SF&quot;)
<span class="lineNum">     771 </span>            :    (V4DF &quot;V8SF&quot;) (V2DF &quot;V4SF&quot;)])
<span class="lineNum">     772 </span>            : 
<span class="lineNum">     773 </span>            : (define_mode_attr ssePSmode2
<span class="lineNum">     774 </span>            :   [(V8DI &quot;V8SF&quot;) (V4DI &quot;V4SF&quot;)])
<span class="lineNum">     775 </span>            : 
<span class="lineNum">     776 </span>            : ;; Mapping of vector modes back to the scalar modes
<span class="lineNum">     777 </span>            : (define_mode_attr ssescalarmode
<span class="lineNum">     778 </span>            :   [(V64QI &quot;QI&quot;) (V32QI &quot;QI&quot;) (V16QI &quot;QI&quot;)
<span class="lineNum">     779 </span>            :    (V32HI &quot;HI&quot;) (V16HI &quot;HI&quot;) (V8HI &quot;HI&quot;)
<span class="lineNum">     780 </span>            :    (V16SI &quot;SI&quot;) (V8SI &quot;SI&quot;)  (V4SI &quot;SI&quot;)
<span class="lineNum">     781 </span>            :    (V8DI &quot;DI&quot;)  (V4DI &quot;DI&quot;)  (V2DI &quot;DI&quot;)
<span class="lineNum">     782 </span>            :    (V16SF &quot;SF&quot;) (V8SF &quot;SF&quot;)  (V4SF &quot;SF&quot;)
<span class="lineNum">     783 </span>            :    (V8DF &quot;DF&quot;)  (V4DF &quot;DF&quot;)  (V2DF &quot;DF&quot;)
<span class="lineNum">     784 </span>            :    (V4TI &quot;TI&quot;)  (V2TI &quot;TI&quot;)])
<span class="lineNum">     785 </span>            : 
<span class="lineNum">     786 </span>            : ;; Mapping of vector modes back to the scalar modes
<span class="lineNum">     787 </span>            : (define_mode_attr ssescalarmodelower
<span class="lineNum">     788 </span>            :   [(V64QI &quot;qi&quot;) (V32QI &quot;qi&quot;) (V16QI &quot;qi&quot;)
<span class="lineNum">     789 </span>            :    (V32HI &quot;hi&quot;) (V16HI &quot;hi&quot;) (V8HI &quot;hi&quot;)
<span class="lineNum">     790 </span>            :    (V16SI &quot;si&quot;) (V8SI &quot;si&quot;)  (V4SI &quot;si&quot;)
<span class="lineNum">     791 </span>            :    (V8DI &quot;di&quot;)  (V4DI &quot;di&quot;)  (V2DI &quot;di&quot;)
<span class="lineNum">     792 </span>            :    (V16SF &quot;sf&quot;) (V8SF &quot;sf&quot;)  (V4SF &quot;sf&quot;)
<span class="lineNum">     793 </span>            :    (V8DF &quot;df&quot;)  (V4DF &quot;df&quot;)  (V2DF &quot;df&quot;)
<span class="lineNum">     794 </span>            :    (V4TI &quot;ti&quot;)  (V2TI &quot;ti&quot;)])
<span class="lineNum">     795 </span>            : 
<span class="lineNum">     796 </span>            : ;; Mapping of vector modes to the 128bit modes
<span class="lineNum">     797 </span>            : (define_mode_attr ssexmmmode
<span class="lineNum">     798 </span>            :   [(V64QI &quot;V16QI&quot;) (V32QI &quot;V16QI&quot;) (V16QI &quot;V16QI&quot;)
<span class="lineNum">     799 </span>            :    (V32HI &quot;V8HI&quot;)  (V16HI &quot;V8HI&quot;) (V8HI &quot;V8HI&quot;)
<span class="lineNum">     800 </span>            :    (V16SI &quot;V4SI&quot;)  (V8SI &quot;V4SI&quot;)  (V4SI &quot;V4SI&quot;)
<span class="lineNum">     801 </span>            :    (V8DI &quot;V2DI&quot;)   (V4DI &quot;V2DI&quot;)  (V2DI &quot;V2DI&quot;)
<span class="lineNum">     802 </span>            :    (V16SF &quot;V4SF&quot;)  (V8SF &quot;V4SF&quot;)  (V4SF &quot;V4SF&quot;)
<span class="lineNum">     803 </span>            :    (V8DF &quot;V2DF&quot;)   (V4DF &quot;V2DF&quot;)  (V2DF &quot;V2DF&quot;)])
<span class="lineNum">     804 </span>            : 
<span class="lineNum">     805 </span>            : ;; Pointer size override for scalar modes (Intel asm dialect)
<span class="lineNum">     806 </span>            : (define_mode_attr iptr
<span class="lineNum">     807 </span>            :   [(V64QI &quot;b&quot;) (V32HI &quot;w&quot;) (V16SI &quot;k&quot;) (V8DI &quot;q&quot;)
<span class="lineNum">     808 </span>            :    (V32QI &quot;b&quot;) (V16HI &quot;w&quot;) (V8SI &quot;k&quot;) (V4DI &quot;q&quot;)
<span class="lineNum">     809 </span>            :    (V16QI &quot;b&quot;) (V8HI &quot;w&quot;) (V4SI &quot;k&quot;) (V2DI &quot;q&quot;)
<span class="lineNum">     810 </span>            :    (V16SF &quot;k&quot;) (V8DF &quot;q&quot;)
<span class="lineNum">     811 </span>            :    (V8SF &quot;k&quot;) (V4DF &quot;q&quot;)
<span class="lineNum">     812 </span>            :    (V4SF &quot;k&quot;) (V2DF &quot;q&quot;)
<span class="lineNum">     813 </span>            :    (SF &quot;k&quot;) (DF &quot;q&quot;)])
<span class="lineNum">     814 </span>            : 
<span class="lineNum">     815 </span>            : ;; Number of scalar elements in each vector type
<span class="lineNum">     816 </span>            : (define_mode_attr ssescalarnum
<span class="lineNum">     817 </span>            :   [(V64QI &quot;64&quot;) (V16SI &quot;16&quot;) (V8DI &quot;8&quot;)
<span class="lineNum">     818 </span>            :    (V32QI &quot;32&quot;) (V16HI &quot;16&quot;) (V8SI &quot;8&quot;) (V4DI &quot;4&quot;)
<span class="lineNum">     819 </span>            :    (V16QI &quot;16&quot;) (V8HI &quot;8&quot;) (V4SI &quot;4&quot;) (V2DI &quot;2&quot;)
<span class="lineNum">     820 </span>            :    (V16SF &quot;16&quot;) (V8DF &quot;8&quot;)
<span class="lineNum">     821 </span>            :    (V8SF &quot;8&quot;) (V4DF &quot;4&quot;)
<span class="lineNum">     822 </span>            :    (V4SF &quot;4&quot;) (V2DF &quot;2&quot;)])
<span class="lineNum">     823 </span>            : 
<span class="lineNum">     824 </span>            : ;; Mask of scalar elements in each vector type
<span class="lineNum">     825 </span>            : (define_mode_attr ssescalarnummask
<span class="lineNum">     826 </span>            :   [(V32QI &quot;31&quot;) (V16HI &quot;15&quot;) (V8SI &quot;7&quot;) (V4DI &quot;3&quot;)
<span class="lineNum">     827 </span>            :    (V16QI &quot;15&quot;) (V8HI &quot;7&quot;) (V4SI &quot;3&quot;) (V2DI &quot;1&quot;)
<span class="lineNum">     828 </span>            :    (V8SF &quot;7&quot;) (V4DF &quot;3&quot;)
<span class="lineNum">     829 </span>            :    (V4SF &quot;3&quot;) (V2DF &quot;1&quot;)])
<span class="lineNum">     830 </span>            : 
<span class="lineNum">     831 </span>            : (define_mode_attr ssescalarsize
<span class="lineNum">     832 </span>            :   [(V4TI  &quot;64&quot;) (V2TI  &quot;64&quot;) (V1TI  &quot;64&quot;)
<span class="lineNum">     833 </span>            :    (V8DI  &quot;64&quot;) (V4DI  &quot;64&quot;) (V2DI  &quot;64&quot;)
<span class="lineNum">     834 </span>            :    (V64QI &quot;8&quot;) (V32QI &quot;8&quot;) (V16QI &quot;8&quot;)
<span class="lineNum">     835 </span>            :    (V32HI &quot;16&quot;) (V16HI &quot;16&quot;) (V8HI &quot;16&quot;)
<span class="lineNum">     836 </span>            :    (V16SI &quot;32&quot;) (V8SI &quot;32&quot;) (V4SI &quot;32&quot;)
<span class="lineNum">     837 </span>            :    (V16SF &quot;32&quot;) (V8SF &quot;32&quot;) (V4SF &quot;32&quot;)
<span class="lineNum">     838 </span>            :    (V8DF &quot;64&quot;) (V4DF &quot;64&quot;) (V2DF &quot;64&quot;)])
<span class="lineNum">     839 </span>            : 
<span class="lineNum">     840 </span>            : ;; SSE prefix for integer vector modes
<span class="lineNum">     841 </span>            : (define_mode_attr sseintprefix
<span class="lineNum">     842 </span>            :   [(V2DI  &quot;p&quot;) (V2DF  &quot;&quot;)
<span class="lineNum">     843 </span>            :    (V4DI  &quot;p&quot;) (V4DF  &quot;&quot;)
<span class="lineNum">     844 </span>            :    (V8DI  &quot;p&quot;) (V8DF  &quot;&quot;)
<span class="lineNum">     845 </span>            :    (V4SI  &quot;p&quot;) (V4SF  &quot;&quot;)
<span class="lineNum">     846 </span>            :    (V8SI  &quot;p&quot;) (V8SF  &quot;&quot;)
<span class="lineNum">     847 </span>            :    (V16SI &quot;p&quot;) (V16SF &quot;&quot;)
<span class="lineNum">     848 </span>            :    (V16QI &quot;p&quot;) (V8HI &quot;p&quot;)
<span class="lineNum">     849 </span>            :    (V32QI &quot;p&quot;) (V16HI &quot;p&quot;)
<span class="lineNum">     850 </span>            :    (V64QI &quot;p&quot;) (V32HI &quot;p&quot;)])
<span class="lineNum">     851 </span>            : 
<span class="lineNum">     852 </span>            : ;; SSE scalar suffix for vector modes
<span class="lineNum">     853 </span>            : (define_mode_attr ssescalarmodesuffix
<span class="lineNum">     854 </span>            :   [(SF &quot;ss&quot;) (DF &quot;sd&quot;)
<span class="lineNum">     855 </span>            :    (V16SF &quot;ss&quot;) (V8DF &quot;sd&quot;)
<span class="lineNum">     856 </span>            :    (V8SF &quot;ss&quot;) (V4DF &quot;sd&quot;)
<span class="lineNum">     857 </span>            :    (V4SF &quot;ss&quot;) (V2DF &quot;sd&quot;)
<span class="lineNum">     858 </span>            :    (V16SI &quot;d&quot;) (V8DI &quot;q&quot;)
<span class="lineNum">     859 </span>            :    (V8SI &quot;d&quot;) (V4DI &quot;q&quot;)
<span class="lineNum">     860 </span>            :    (V4SI &quot;d&quot;) (V2DI &quot;q&quot;)])
<span class="lineNum">     861 </span>            : 
<span class="lineNum">     862 </span>            : ;; Pack/unpack vector modes
<span class="lineNum">     863 </span>            : (define_mode_attr sseunpackmode
<span class="lineNum">     864 </span>            :   [(V16QI &quot;V8HI&quot;) (V8HI &quot;V4SI&quot;) (V4SI &quot;V2DI&quot;)
<span class="lineNum">     865 </span>            :    (V32QI &quot;V16HI&quot;) (V16HI &quot;V8SI&quot;) (V8SI &quot;V4DI&quot;)
<span class="lineNum">     866 </span>            :    (V32HI &quot;V16SI&quot;) (V64QI &quot;V32HI&quot;) (V16SI &quot;V8DI&quot;)])
<span class="lineNum">     867 </span>            : 
<span class="lineNum">     868 </span>            : (define_mode_attr ssepackmode
<span class="lineNum">     869 </span>            :   [(V8HI &quot;V16QI&quot;) (V4SI &quot;V8HI&quot;) (V2DI &quot;V4SI&quot;)
<span class="lineNum">     870 </span>            :    (V16HI &quot;V32QI&quot;) (V8SI &quot;V16HI&quot;) (V4DI &quot;V8SI&quot;)
<span class="lineNum">     871 </span>            :    (V32HI &quot;V64QI&quot;) (V16SI &quot;V32HI&quot;) (V8DI &quot;V16SI&quot;)])
<span class="lineNum">     872 </span>            : 
<span class="lineNum">     873 </span>            : ;; Mapping of the max integer size for xop rotate immediate constraint
<span class="lineNum">     874 </span>            : (define_mode_attr sserotatemax
<span class="lineNum">     875 </span>            :   [(V16QI &quot;7&quot;) (V8HI &quot;15&quot;) (V4SI &quot;31&quot;) (V2DI &quot;63&quot;)])
<span class="lineNum">     876 </span>            : 
<span class="lineNum">     877 </span>            : ;; Mapping of mode to cast intrinsic name
<span class="lineNum">     878 </span>            : (define_mode_attr castmode
<span class="lineNum">     879 </span>            :  [(V8SI &quot;si&quot;) (V8SF &quot;ps&quot;) (V4DF &quot;pd&quot;)
<span class="lineNum">     880 </span>            :   (V16SI &quot;si&quot;) (V16SF &quot;ps&quot;) (V8DF &quot;pd&quot;)])
<span class="lineNum">     881 </span>            : 
<span class="lineNum">     882 </span>            : ;; Instruction suffix for sign and zero extensions.
<span class="lineNum">     883 </span>            : (define_code_attr extsuffix [(sign_extend &quot;sx&quot;) (zero_extend &quot;zx&quot;)])
<span class="lineNum">     884 </span>            : 
<span class="lineNum">     885 </span>            : ;; i128 for integer vectors and TARGET_AVX2, f128 otherwise.
<span class="lineNum">     886 </span>            : ;; i64x4 or f64x4 for 512bit modes.
<span class="lineNum">     887 </span>            : (define_mode_attr i128
<span class="lineNum">     888 </span>            :   [(V16SF &quot;f64x4&quot;) (V8SF &quot;f128&quot;) (V8DF &quot;f64x4&quot;) (V4DF &quot;f128&quot;)
<span class="lineNum">     889 </span>            :    (V64QI &quot;i64x4&quot;) (V32QI &quot;%~128&quot;) (V32HI &quot;i64x4&quot;) (V16HI &quot;%~128&quot;)
<span class="lineNum">     890 </span>            :    (V16SI &quot;i64x4&quot;) (V8SI &quot;%~128&quot;) (V8DI &quot;i64x4&quot;) (V4DI &quot;%~128&quot;)])
<span class="lineNum">     891 </span>            : 
<span class="lineNum">     892 </span>            : ;; For 256-bit modes for TARGET_AVX512VL &amp;&amp; TARGET_AVX512DQ
<span class="lineNum">     893 </span>            : ;; i32x4, f32x4, i64x2 or f64x2 suffixes.
<span class="lineNum">     894 </span>            : (define_mode_attr i128vldq
<span class="lineNum">     895 </span>            :   [(V8SF &quot;f32x4&quot;) (V4DF &quot;f64x2&quot;)
<span class="lineNum">     896 </span>            :    (V32QI &quot;i32x4&quot;) (V16HI &quot;i32x4&quot;) (V8SI &quot;i32x4&quot;) (V4DI &quot;i64x2&quot;)])
<span class="lineNum">     897 </span>            : 
<span class="lineNum">     898 </span>            : ;; Mix-n-match
<span class="lineNum">     899 </span>            : (define_mode_iterator AVX256MODE2P [V8SI V8SF V4DF])
<span class="lineNum">     900 </span>            : (define_mode_iterator AVX512MODE2P [V16SI V16SF V8DF])
<span class="lineNum">     901 </span>            : 
<span class="lineNum">     902 </span>            : ;; Mapping for dbpsabbw modes
<span class="lineNum">     903 </span>            : (define_mode_attr dbpsadbwmode
<span class="lineNum">     904 </span>            :   [(V32HI &quot;V64QI&quot;) (V16HI &quot;V32QI&quot;) (V8HI &quot;V16QI&quot;)])
<span class="lineNum">     905 </span>            : 
<span class="lineNum">     906 </span>            : ;; Mapping suffixes for broadcast
<span class="lineNum">     907 </span>            : (define_mode_attr bcstscalarsuff
<span class="lineNum">     908 </span>            :   [(V64QI &quot;b&quot;)  (V32QI &quot;b&quot;) (V16QI &quot;b&quot;)
<span class="lineNum">     909 </span>            :    (V32HI &quot;w&quot;)  (V16HI &quot;w&quot;) (V8HI &quot;w&quot;)
<span class="lineNum">     910 </span>            :    (V16SI &quot;d&quot;)  (V8SI &quot;d&quot;)  (V4SI &quot;d&quot;)
<span class="lineNum">     911 </span>            :    (V8DI &quot;q&quot;)   (V4DI &quot;q&quot;)  (V2DI &quot;q&quot;)
<span class="lineNum">     912 </span>            :    (V16SF &quot;ss&quot;) (V8SF &quot;ss&quot;) (V4SF &quot;ss&quot;)
<span class="lineNum">     913 </span>            :    (V8DF &quot;sd&quot;)  (V4DF &quot;sd&quot;) (V2DF &quot;sd&quot;)])
<span class="lineNum">     914 </span>            : 
<span class="lineNum">     915 </span>            : ;; Tie mode of assembler operand to mode iterator
<span class="lineNum">     916 </span>            : (define_mode_attr xtg_mode
<span class="lineNum">     917 </span>            :   [(V16QI &quot;x&quot;) (V8HI &quot;x&quot;) (V4SI &quot;x&quot;) (V2DI &quot;x&quot;) (V4SF &quot;x&quot;) (V2DF &quot;x&quot;)
<span class="lineNum">     918 </span>            :    (V32QI &quot;t&quot;) (V16HI &quot;t&quot;) (V8SI &quot;t&quot;) (V4DI &quot;t&quot;) (V8SF &quot;t&quot;) (V4DF &quot;t&quot;)
<span class="lineNum">     919 </span>            :    (V64QI &quot;g&quot;) (V32HI &quot;g&quot;) (V16SI &quot;g&quot;) (V8DI &quot;g&quot;) (V16SF &quot;g&quot;) (V8DF &quot;g&quot;)])
<span class="lineNum">     920 </span>            : 
<span class="lineNum">     921 </span>            : ;; Half mask mode for unpacks
<span class="lineNum">     922 </span>            : (define_mode_attr HALFMASKMODE
<span class="lineNum">     923 </span>            :   [(DI &quot;SI&quot;) (SI &quot;HI&quot;)])
<span class="lineNum">     924 </span>            : 
<span class="lineNum">     925 </span>            : ;; Double mask mode for packs
<span class="lineNum">     926 </span>            : (define_mode_attr DOUBLEMASKMODE
<span class="lineNum">     927 </span>            :   [(HI &quot;SI&quot;) (SI &quot;DI&quot;)])
<span class="lineNum">     928 </span>            : 
<span class="lineNum">     929 </span>            : 
<span class="lineNum">     930 </span>            : ;; Include define_subst patterns for instructions with mask
<span class="lineNum">     931 </span>            : (include &quot;subst.md&quot;)
<span class="lineNum">     932 </span>            : 
<span class="lineNum">     933 </span>            : ;; Patterns whose name begins with &quot;sse{,2,3}_&quot; are invoked by intrinsics.
<span class="lineNum">     934 </span>            : 
<span class="lineNum">     935 </span>            : ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
<span class="lineNum">     936 </span>            : ;;
<span class="lineNum">     937 </span>            : ;; Move patterns
<span class="lineNum">     938 </span>            : ;;
<span class="lineNum">     939 </span>            : ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
<span class="lineNum">     940 </span>            : 
<span class="lineNum">     941 </span>            : ;; All of these patterns are enabled for SSE1 as well as SSE2.
<span class="lineNum">     942 </span>            : ;; This is essential for maintaining stable calling conventions.
<span class="lineNum">     943 </span>            : 
<span class="lineNum">     944 </span>            : (define_expand &quot;mov&lt;mode&gt;&quot;
<span class="lineNum">     945 </span>            :   [(set (match_operand:VMOVE 0 &quot;nonimmediate_operand&quot;)
<span class="lineNum">     946 </span>            :         (match_operand:VMOVE 1 &quot;nonimmediate_operand&quot;))]
<span class="lineNum">     947 </span>            :   &quot;TARGET_SSE&quot;
<span class="lineNum">     948 </span><span class="lineCov">    1323602 : {</span>
<span class="lineNum">     949 </span><span class="lineCov">       5407 :   ix86_expand_vector_move (&lt;MODE&gt;mode, operands);</span>
<span class="lineNum">     950 </span><span class="lineCov">    2647204 :   DONE;</span>
<span class="lineNum">     951 </span>            : })
<span class="lineNum">     952 </span>            : 
<span class="lineNum">     953 </span>            : (define_insn &quot;mov&lt;mode&gt;_internal&quot;
<span class="lineNum">     954 </span>            :   [(set (match_operand:VMOVE 0 &quot;nonimmediate_operand&quot;
<span class="lineNum">     955 </span>            :          &quot;=v,v ,v ,m&quot;)
<span class="lineNum">     956 </span>            :         (match_operand:VMOVE 1 &quot;nonimmediate_or_sse_const_operand&quot;
<span class="lineNum">     957 </span>            :          &quot; C,BC,vm,v&quot;))]
<span class="lineNum">     958 </span><span class="lineCov">   22857796 :   &quot;TARGET_SSE</span>
<span class="lineNum">     959 </span><span class="lineCov">    2027100 :    &amp;&amp; (register_operand (operands[0], &lt;MODE&gt;mode)</span>
<span class="lineNum">     960 </span><span class="lineCov">    3704478 :        || register_operand (operands[1], &lt;MODE&gt;mode))&quot;</span>
<span class="lineNum">     961 </span><span class="lineCov">    3838024 : {</span>
<span class="lineNum">     962 </span><span class="lineCov">    1011039 :   switch (get_attr_type (insn))</span>
<span class="lineNum">     963 </span>            :     {
<span class="lineNum">     964 </span><span class="lineCov">    1062431 :     case TYPE_SSELOG1:</span>
<span class="lineNum">     965 </span><span class="lineCov">    1062431 :       return standard_sse_constant_opcode (insn, operands);</span>
<a name="966"><span class="lineNum">     966 </span><span class="lineCov">     994615 : </span></a>
<a name="967"><span class="lineNum">     967 </span><span class="lineCov">    3599993 :     case TYPE_SSEMOV:</span></a>
<a name="968"><span class="lineNum">     968 </span><span class="lineCov">    1318195 :       /* There is no evex-encoded vmov* for sizes smaller than 64-bytes</span></a>
<span class="lineNum">     969 </span><span class="lineNoCov">          0 :          in avx512f, so we need to use workarounds, to access sse registers</span>
<span class="lineNum">     970 </span><span class="lineCov">      30146 :          16-31, which are evex-only. In avx512vl we don't need workarounds.  */</span>
<span class="lineNum">     971 </span><span class="lineCov">    2264147 :       if (TARGET_AVX512F &amp;&amp; &lt;MODE_SIZE&gt; &lt; 64 &amp;&amp; !TARGET_AVX512VL</span>
<span class="lineNum">     972 </span><span class="lineCov">    2224116 :           &amp;&amp; (EXT_REX_SSE_REG_P (operands[0])</span>
<span class="lineNum">     973 </span><span class="lineCov">       8372 :               || EXT_REX_SSE_REG_P (operands[1])))</span>
<span class="lineNum">     974 </span><span class="lineCov">      30234 :         {</span>
<span class="lineNum">     975 </span><span class="lineCov">    1348341 :           if (memory_operand (operands[0], &lt;MODE&gt;mode))</span>
<span class="lineNum">     976 </span><span class="lineCov">    1348341 :             {</span>
<span class="lineNum">     977 </span><span class="lineCov">      30146 :               if (&lt;MODE_SIZE&gt; == 32)</span>
<span class="lineNum">     978 </span><span class="lineCov">      30146 :                 return &quot;vextract&lt;shuffletype&gt;64x4\t{$0x0, %g1, %0|%0, %g1, 0x0}&quot;;</span>
<span class="lineNum">     979 </span><span class="lineCov">      30146 :               else if (&lt;MODE_SIZE&gt; == 16)</span>
<span class="lineNum">     980 </span><span class="lineCov">      30146 :                 return &quot;vextract&lt;shuffletype&gt;32x4\t{$0x0, %g1, %0|%0, %g1, 0x0}&quot;;</span>
<span class="lineNum">     981 </span><span class="lineCov">      30146 :               else</span>
<span class="lineNum">     982 </span><span class="lineCov">      30146 :                 gcc_unreachable ();</span>
<span class="lineNum">     983 </span>            :             }
<span class="lineNum">     984 </span><span class="lineCov">        280 :           else if (memory_operand (operands[1], &lt;MODE&gt;mode))</span>
<span class="lineNum">     985 </span><span class="lineCov">        280 :             {</span>
<span class="lineNum">     986 </span><span class="lineCov">        280 :               if (&lt;MODE_SIZE&gt; == 32)</span>
<span class="lineNum">     987 </span>            :                 return &quot;vbroadcast&lt;shuffletype&gt;64x4\t{%1, %g0|%g0, %1}&quot;;
<span class="lineNum">     988 </span><span class="lineCov">         18 :               else if (&lt;MODE_SIZE&gt; == 16)</span>
<span class="lineNum">     989 </span><span class="lineCov">         36 :                 return &quot;vbroadcast&lt;shuffletype&gt;32x4\t{%1, %g0|%g0, %1}&quot;;</span>
<span class="lineNum">     990 </span>            :               else
<span class="lineNum">     991 </span>            :                 gcc_unreachable ();
<span class="lineNum">     992 </span>            :             }
<span class="lineNum">     993 </span>            :           else
<span class="lineNum">     994 </span>            :             /* Reg -&gt; reg move is always aligned.  Just use wider move.  */
<span class="lineNum">     995 </span><span class="lineNoCov">          0 :             switch (get_attr_mode (insn))</span>
<span class="lineNum">     996 </span>            :               {
<span class="lineNum">     997 </span>            :               case MODE_V8SF:
<span class="lineNum">     998 </span>            :               case MODE_V4SF:
<span class="lineNum">     999 </span>            :                 return &quot;vmovaps\t{%g1, %g0|%g0, %g1}&quot;;
<span class="lineNum">    1000 </span>            :               case MODE_V4DF:
<span class="lineNum">    1001 </span>            :               case MODE_V2DF:
<span class="lineNum">    1002 </span>            :                 return &quot;vmovapd\t{%g1, %g0|%g0, %g1}&quot;;
<span class="lineNum">    1003 </span>            :               case MODE_OI:
<span class="lineNum">    1004 </span>            :               case MODE_TI:
<span class="lineNum">    1005 </span>            :                 return &quot;vmovdqa64\t{%g1, %g0|%g0, %g1}&quot;;
<span class="lineNum">    1006 </span><span class="lineNoCov">          0 :               default:</span>
<span class="lineNum">    1007 </span><span class="lineNoCov">          0 :                 gcc_unreachable ();</span>
<span class="lineNum">    1008 </span>            :               }
<span class="lineNum">    1009 </span>            :         }
<span class="lineNum">    1010 </span>            : 
<span class="lineNum">    1011 </span><span class="lineCov">     945952 :       switch (get_attr_mode (insn))</span>
<span class="lineNum">    1012 </span>            :         {
<span class="lineNum">    1013 </span><span class="lineCov">     580007 :         case MODE_V16SF:</span>
<span class="lineNum">    1014 </span><span class="lineCov">     580007 :         case MODE_V8SF:</span>
<span class="lineNum">    1015 </span><span class="lineCov">     580007 :         case MODE_V4SF:</span>
<span class="lineNum">    1016 </span><span class="lineCov">     580007 :           if (misaligned_operand (operands[0], &lt;MODE&gt;mode)</span>
<span class="lineNum">    1017 </span><span class="lineCov">     580007 :               || misaligned_operand (operands[1], &lt;MODE&gt;mode))</span>
<span class="lineNum">    1018 </span><span class="lineCov">     103331 :             return &quot;%vmovups\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    1019 </span>            :           else
<span class="lineNum">    1020 </span>            :             return &quot;%vmovaps\t{%1, %0|%0, %1}&quot;;
<span class="lineNum">    1021 </span>            : 
<span class="lineNum">    1022 </span><span class="lineCov">      31295 :         case MODE_V8DF:</span>
<span class="lineNum">    1023 </span><span class="lineCov">      31295 :         case MODE_V4DF:</span>
<span class="lineNum">    1024 </span><span class="lineCov">      31295 :         case MODE_V2DF:</span>
<span class="lineNum">    1025 </span><span class="lineCov">      31295 :           if (misaligned_operand (operands[0], &lt;MODE&gt;mode)</span>
<span class="lineNum">    1026 </span><span class="lineCov">      31295 :               || misaligned_operand (operands[1], &lt;MODE&gt;mode))</span>
<span class="lineNum">    1027 </span><span class="lineCov">       9101 :             return &quot;%vmovupd\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    1028 </span>            :           else
<span class="lineNum">    1029 </span>            :             return &quot;%vmovapd\t{%1, %0|%0, %1}&quot;;
<span class="lineNum">    1030 </span>            : 
<span class="lineNum">    1031 </span><span class="lineCov">     311087 :         case MODE_OI:</span>
<span class="lineNum">    1032 </span><span class="lineCov">     311087 :         case MODE_TI:</span>
<span class="lineNum">    1033 </span><span class="lineCov">     311087 :           if (misaligned_operand (operands[0], &lt;MODE&gt;mode)</span>
<span class="lineNum">    1034 </span><span class="lineCov">     311087 :               || misaligned_operand (operands[1], &lt;MODE&gt;mode))</span>
<span class="lineNum">    1035 </span><span class="lineCov">      68578 :             return TARGET_AVX512VL</span>
<span class="lineNum">    1036 </span>            :                    &amp;&amp; (&lt;MODE&gt;mode == V4SImode
<span class="lineNum">    1037 </span>            :                        || &lt;MODE&gt;mode == V2DImode
<span class="lineNum">    1038 </span>            :                        || &lt;MODE&gt;mode == V8SImode
<span class="lineNum">    1039 </span>            :                        || &lt;MODE&gt;mode == V4DImode
<span class="lineNum">    1040 </span><span class="lineCov">         14 :                        || TARGET_AVX512BW)</span>
<span class="lineNum">    1041 </span><span class="lineCov">      65155 :                    ? &quot;vmovdqu&lt;ssescalarsize&gt;\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">    1042 </span><span class="lineCov">      72001 :                    : &quot;%vmovdqu\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    1043 </span>            :           else
<span class="lineNum">    1044 </span><span class="lineCov">     242509 :             return TARGET_AVX512VL ? &quot;vmovdqa64\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">    1045 </span><span class="lineCov">     242509 :                                    : &quot;%vmovdqa\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    1046 </span><span class="lineCov">      23563 :         case MODE_XI:</span>
<span class="lineNum">    1047 </span><span class="lineCov">      23563 :           if (misaligned_operand (operands[0], &lt;MODE&gt;mode)</span>
<span class="lineNum">    1048 </span><span class="lineCov">      23563 :               || misaligned_operand (operands[1], &lt;MODE&gt;mode))</span>
<span class="lineNum">    1049 </span><span class="lineCov">       1130 :             return (&lt;MODE&gt;mode == V16SImode</span>
<span class="lineNum">    1050 </span>            :                     || &lt;MODE&gt;mode == V8DImode
<span class="lineNum">    1051 </span><span class="lineCov">        181 :                     || TARGET_AVX512BW)</span>
<span class="lineNum">    1052 </span>            :                    ? &quot;vmovdqu&lt;ssescalarsize&gt;\t{%1, %0|%0, %1}&quot;
<span class="lineNum">    1053 </span><span class="lineCov">       1130 :                    : &quot;vmovdqu64\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    1054 </span>            :           else
<span class="lineNum">    1055 </span>            :             return &quot;vmovdqa64\t{%1, %0|%0, %1}&quot;;
<span class="lineNum">    1056 </span>            : 
<span class="lineNum">    1057 </span><span class="lineNoCov">          0 :         default:</span>
<span class="lineNum">    1058 </span><span class="lineNoCov">          0 :           gcc_unreachable ();</span>
<span class="lineNum">    1059 </span>            :         }
<span class="lineNum">    1060 </span>            : 
<span class="lineNum">    1061 </span><span class="lineNoCov">          0 :     default:</span>
<span class="lineNum">    1062 </span><span class="lineNoCov">          0 :       gcc_unreachable ();</span>
<span class="lineNum">    1063 </span>            :     }
<span class="lineNum">    1064 </span>            : }
<span class="lineNum">    1065 </span>            :   [(set_attr &quot;type&quot; &quot;sselog1,sselog1,ssemov,ssemov&quot;)
<a name="1066"><span class="lineNum">    1066 </span>            :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)</a>
<span class="lineNum">    1067 </span>            :    (set (attr &quot;mode&quot;)
<span class="lineNum">    1068 </span><span class="lineCov">    1009726 :         (cond [(and (eq_attr &quot;alternative&quot; &quot;1&quot;)</span>
<span class="lineNum">    1069 </span>            :                     (match_test &quot;TARGET_AVX512VL&quot;))
<span class="lineNum">    1070 </span>            :                  (const_string &quot;&lt;sseinsnmode&gt;&quot;)
<span class="lineNum">    1071 </span>            :                (and (match_test &quot;&lt;MODE_SIZE&gt; == 16&quot;)
<span class="lineNum">    1072 </span>            :                     (ior (match_test &quot;TARGET_SSE_PACKED_SINGLE_INSN_OPTIMAL&quot;)
<span class="lineNum">    1073 </span>            :                          (and (eq_attr &quot;alternative&quot; &quot;3&quot;)
<span class="lineNum">    1074 </span><span class="lineCov">   12050368 :                               (match_test &quot;TARGET_SSE_TYPELESS_STORES&quot;))))</span>
<span class="lineNum">    1075 </span>            :                  (const_string &quot;&lt;ssePSmode&gt;&quot;)
<span class="lineNum">    1076 </span>            :                (match_test &quot;TARGET_AVX&quot;)
<span class="lineNum">    1077 </span>            :                  (const_string &quot;&lt;sseinsnmode&gt;&quot;)
<span class="lineNum">    1078 </span><span class="lineCov">   37525634 :                (ior (not (match_test &quot;TARGET_SSE2&quot;))</span>
<span class="lineNum">    1079 </span>            :                     (match_test &quot;optimize_function_for_size_p (cfun)&quot;))
<span class="lineNum">    1080 </span><span class="lineCov">       2572 :                  (const_string &quot;V4SF&quot;)</span>
<span class="lineNum">    1081 </span>            :                (and (eq_attr &quot;alternative&quot; &quot;0&quot;)
<span class="lineNum">    1082 </span><span class="lineCov">    1290026 :                     (match_test &quot;TARGET_SSE_LOAD0_BY_PXOR&quot;))</span>
<span class="lineNum">    1083 </span><span class="lineCov">     704808 :                  (const_string &quot;TI&quot;)</span>
<span class="lineNum">    1084 </span><span class="lineCov">     704808 :               ]</span>
<span class="lineNum">    1085 </span><span class="lineCov">     704808 :               (const_string &quot;&lt;sseinsnmode&gt;&quot;)))</span>
<span class="lineNum">    1086 </span>            :    (set (attr &quot;enabled&quot;)
<span class="lineNum">    1087 </span>            :         (cond [(and (match_test &quot;&lt;MODE_SIZE&gt; == 16&quot;)
<span class="lineNum">    1088 </span><span class="lineCov">    3938850 :                     (eq_attr &quot;alternative&quot; &quot;1&quot;))</span>
<span class="lineNum">    1089 </span><span class="lineCov">     704808 :                  (symbol_ref &quot;TARGET_SSE2&quot;)</span>
<span class="lineNum">    1090 </span><span class="lineCov">     479512 :                (and (match_test &quot;&lt;MODE_SIZE&gt; == 32&quot;)</span>
<span class="lineNum">    1091 </span><span class="lineCov">   19572405 :                     (eq_attr &quot;alternative&quot; &quot;1&quot;))</span>
<span class="lineNum">    1092 </span><span class="lineCov">    8971871 :                  (symbol_ref &quot;TARGET_AVX2&quot;)</span>
<span class="lineNum">    1093 </span><span class="lineCov">   13432343 :               ]</span>
<span class="lineNum">    1094 </span><span class="lineCov">     124970 :               (symbol_ref &quot;true&quot;)))])</span>
<span class="lineNum">    1095 </span><span class="lineCov">     124970 : </span>
<span class="lineNum">    1096 </span><span class="lineCov">     124904 : (define_insn &quot;&lt;avx512&gt;_load&lt;mode&gt;_mask&quot;</span>
<span class="lineNum">    1097 </span><span class="lineCov">     124970 :   [(set (match_operand:V48_AVX512VL 0 &quot;register_operand&quot; &quot;=v,v&quot;)</span>
<span class="lineNum">    1098 </span><span class="lineCov">         66 :         (vec_merge:V48_AVX512VL</span>
<span class="lineNum">    1099 </span>            :           (match_operand:V48_AVX512VL 1 &quot;nonimmediate_operand&quot; &quot;v,m&quot;)
<span class="lineNum">    1100 </span>            :           (match_operand:V48_AVX512VL 2 &quot;vector_move_operand&quot; &quot;0C,0C&quot;)
<span class="lineNum">    1101 </span>            :           (match_operand:&lt;avx512fmaskmode&gt; 3 &quot;register_operand&quot; &quot;Yk,Yk&quot;)))]
<span class="lineNum">    1102 </span><span class="lineCov">       4660 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    1103 </span><span class="lineCov">       1475 : {</span>
<span class="lineNum">    1104 </span><span class="lineCov">       4717 :   if (FLOAT_MODE_P (GET_MODE_INNER (&lt;MODE&gt;mode)))</span>
<span class="lineNum">    1105 </span><span class="lineCov">       1506 :     {</span>
<span class="lineNum">    1106 </span><span class="lineCov">       2200 :       if (misaligned_operand (operands[1], &lt;MODE&gt;mode))</span>
<span class="lineNum">    1107 </span><span class="lineCov">       1506 :         return &quot;vmovu&lt;ssemodesuffix&gt;\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}&quot;;</span>
<span class="lineNum">    1108 </span>            :       else
<span class="lineNum">    1109 </span><span class="lineCov">        562 :         return &quot;vmova&lt;ssemodesuffix&gt;\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}&quot;;</span>
<span class="lineNum">    1110 </span>            :     }
<span class="lineNum">    1111 </span>            :   else
<span class="lineNum">    1112 </span>            :     {
<span class="lineNum">    1113 </span><span class="lineCov">        781 :       if (misaligned_operand (operands[1], &lt;MODE&gt;mode))</span>
<span class="lineNum">    1114 </span>            :         return &quot;vmovdqu&lt;ssescalarsize&gt;\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}&quot;;
<span class="lineNum">    1115 </span>            :       else
<span class="lineNum">    1116 </span><span class="lineCov">        613 :         return &quot;vmovdqa&lt;ssescalarsize&gt;\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}&quot;;</span>
<span class="lineNum">    1117 </span>            :     }
<span class="lineNum">    1118 </span>            : }
<span class="lineNum">    1119 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<a name="1120"><span class="lineNum">    1120 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</a>
<span class="lineNum">    1121 </span>            :    (set_attr &quot;memory&quot; &quot;none,load&quot;)
<span class="lineNum">    1122 </span><span class="lineCov">       1263 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">    1123 </span>            : 
<span class="lineNum">    1124 </span>            : (define_insn &quot;&lt;avx512&gt;_load&lt;mode&gt;_mask&quot;
<span class="lineNum">    1125 </span>            :   [(set (match_operand:VI12_AVX512VL 0 &quot;register_operand&quot; &quot;=v,v&quot;)
<span class="lineNum">    1126 </span>            :         (vec_merge:VI12_AVX512VL
<span class="lineNum">    1127 </span>            :           (match_operand:VI12_AVX512VL 1 &quot;nonimmediate_operand&quot; &quot;v,m&quot;)
<span class="lineNum">    1128 </span>            :           (match_operand:VI12_AVX512VL 2 &quot;vector_move_operand&quot; &quot;0C,0C&quot;)
<span class="lineNum">    1129 </span>            :           (match_operand:&lt;avx512fmaskmode&gt; 3 &quot;register_operand&quot; &quot;Yk,Yk&quot;)))]
<span class="lineNum">    1130 </span><span class="lineCov">       1222 :   &quot;TARGET_AVX512BW&quot;</span>
<span class="lineNum">    1131 </span>            :   &quot;vmovdqu&lt;ssescalarsize&gt;\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}&quot;
<span class="lineNum">    1132 </span><span class="lineCov">        369 :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">    1133 </span><span class="lineCov">        369 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    1134 </span><span class="lineCov">        369 :    (set_attr &quot;memory&quot; &quot;none,load&quot;)</span>
<span class="lineNum">    1135 </span><span class="lineCov">        369 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">    1136 </span>            : 
<span class="lineNum">    1137 </span>            : (define_insn &quot;&lt;avx512&gt;_blendm&lt;mode&gt;&quot;
<span class="lineNum">    1138 </span>            :   [(set (match_operand:V48_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    1139 </span>            :         (vec_merge:V48_AVX512VL
<span class="lineNum">    1140 </span>            :           (match_operand:V48_AVX512VL 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;)
<span class="lineNum">    1141 </span>            :           (match_operand:V48_AVX512VL 1 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">    1142 </span>            :           (match_operand:&lt;avx512fmaskmode&gt; 3 &quot;register_operand&quot; &quot;Yk&quot;)))]
<span class="lineNum">    1143 </span><span class="lineNoCov">          0 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    1144 </span>            :   &quot;v&lt;sseintprefix&gt;blendm&lt;ssemodesuffix&gt;\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}&quot;
<span class="lineNum">    1145 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">    1146 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    1147 </span><span class="lineCov">       2237 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">    1148 </span><span class="lineCov">       2237 : </span>
<span class="lineNum">    1149 </span>            : (define_insn &quot;&lt;avx512&gt;_blendm&lt;mode&gt;&quot;
<span class="lineNum">    1150 </span><span class="lineCov">        596 :   [(set (match_operand:VI12_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    1151 </span><span class="lineCov">        596 :         (vec_merge:VI12_AVX512VL</span>
<span class="lineNum">    1152 </span><span class="lineCov">        596 :           (match_operand:VI12_AVX512VL 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;)</span>
<span class="lineNum">    1153 </span>            :           (match_operand:VI12_AVX512VL 1 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">    1154 </span><span class="lineCov">        547 :           (match_operand:&lt;avx512fmaskmode&gt; 3 &quot;register_operand&quot; &quot;Yk&quot;)))]</span>
<span class="lineNum">    1155 </span><span class="lineCov">        547 :   &quot;TARGET_AVX512BW&quot;</span>
<span class="lineNum">    1156 </span><span class="lineCov">        547 :   &quot;vpblendm&lt;ssemodesuffix&gt;\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}&quot;</span>
<span class="lineNum">    1157 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">    1158 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    1159 </span><span class="lineCov">        746 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">    1160 </span><span class="lineCov">        746 : </span>
<span class="lineNum">    1161 </span>            : (define_insn &quot;&lt;avx512&gt;_store&lt;mode&gt;_mask&quot;
<span class="lineNum">    1162 </span><span class="lineCov">        377 :   [(set (match_operand:V48_AVX512VL 0 &quot;memory_operand&quot; &quot;=m&quot;)</span>
<span class="lineNum">    1163 </span><span class="lineCov">        377 :         (vec_merge:V48_AVX512VL</span>
<span class="lineNum">    1164 </span><span class="lineCov">        377 :           (match_operand:V48_AVX512VL 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">    1165 </span>            :           (match_dup 0)
<span class="lineNum">    1166 </span><span class="lineCov">        282 :           (match_operand:&lt;avx512fmaskmode&gt; 2 &quot;register_operand&quot; &quot;Yk&quot;)))]</span>
<span class="lineNum">    1167 </span><span class="lineCov">        658 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    1168 </span><span class="lineCov">        797 : {</span>
<span class="lineNum">    1169 </span><span class="lineCov">        737 :   if (FLOAT_MODE_P (GET_MODE_INNER (&lt;MODE&gt;mode)))</span>
<span class="lineNum">    1170 </span>            :     {
<span class="lineNum">    1171 </span><span class="lineCov">       1641 :       if (misaligned_operand (operands[0], &lt;MODE&gt;mode))</span>
<span class="lineNum">    1172 </span><span class="lineCov">       1481 :         return &quot;vmovu&lt;ssemodesuffix&gt;\t{%1, %0%{%2%}|%0%{%2%}, %1}&quot;;</span>
<span class="lineNum">    1173 </span><span class="lineCov">       1481 :       else</span>
<span class="lineNum">    1174 </span><span class="lineCov">         86 :         return &quot;vmova&lt;ssemodesuffix&gt;\t{%1, %0%{%2%}|%0%{%2%}, %1}&quot;;</span>
<span class="lineNum">    1175 </span><span class="lineCov">       1481 :     }</span>
<span class="lineNum">    1176 </span><span class="lineCov">       1481 :   else</span>
<span class="lineNum">    1177 </span>            :     {
<span class="lineNum">    1178 </span><span class="lineCov">       1665 :       if (misaligned_operand (operands[0], &lt;MODE&gt;mode))</span>
<span class="lineNum">    1179 </span><span class="lineCov">       1481 :         return &quot;vmovdqu&lt;ssescalarsize&gt;\t{%1, %0%{%2%}|%0%{%2%}, %1}&quot;;</span>
<span class="lineNum">    1180 </span>            :       else
<span class="lineNum">    1181 </span><span class="lineCov">       1190 :         return &quot;vmovdqa&lt;ssescalarsize&gt;\t{%1, %0%{%2%}|%0%{%2%}, %1}&quot;;</span>
<span class="lineNum">    1182 </span><span class="lineCov">       1096 :     }</span>
<span class="lineNum">    1183 </span>            : }
<span class="lineNum">    1184 </span><span class="lineCov">       1090 :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<a name="1185"><span class="lineNum">    1185 </span><span class="lineCov">       1090 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span></a>
<span class="lineNum">    1186 </span><span class="lineCov">       1090 :    (set_attr &quot;memory&quot; &quot;store&quot;)</span>
<span class="lineNum">    1187 </span><span class="lineCov">       1396 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">    1188 </span><span class="lineCov">       1090 : </span>
<span class="lineNum">    1189 </span>            : (define_insn &quot;&lt;avx512&gt;_store&lt;mode&gt;_mask&quot;
<span class="lineNum">    1190 </span>            :   [(set (match_operand:VI12_AVX512VL 0 &quot;memory_operand&quot; &quot;=m&quot;)
<span class="lineNum">    1191 </span>            :         (vec_merge:VI12_AVX512VL
<span class="lineNum">    1192 </span>            :           (match_operand:VI12_AVX512VL 1 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">    1193 </span>            :           (match_dup 0)
<span class="lineNum">    1194 </span>            :           (match_operand:&lt;avx512fmaskmode&gt; 2 &quot;register_operand&quot; &quot;Yk&quot;)))]
<span class="lineNum">    1195 </span><span class="lineCov">        186 :   &quot;TARGET_AVX512BW&quot;</span>
<span class="lineNum">    1196 </span><span class="lineCov">         96 :   &quot;vmovdqu&lt;ssescalarsize&gt;\t{%1, %0%{%2%}|%0%{%2%}, %1}&quot;</span>
<span class="lineNum">    1197 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">    1198 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    1199 </span><span class="lineCov">        529 :    (set_attr &quot;memory&quot; &quot;store&quot;)</span>
<span class="lineNum">    1200 </span><span class="lineCov">        265 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">    1201 </span><span class="lineCov">        264 : </span>
<span class="lineNum">    1202 </span><span class="lineCov">        273 : (define_insn &quot;sse2_movq128&quot;</span>
<span class="lineNum">    1203 </span><span class="lineCov">        273 :   [(set (match_operand:V2DI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    1204 </span><span class="lineCov">        264 :         (vec_concat:V2DI</span>
<span class="lineNum">    1205 </span>            :           (vec_select:DI
<span class="lineNum">    1206 </span><span class="lineCov">        264 :             (match_operand:V2DI 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)</span>
<span class="lineNum">    1207 </span><span class="lineCov">        264 :             (parallel [(const_int 0)]))</span>
<span class="lineNum">    1208 </span>            :           (const_int 0)))]
<a name="1209"><span class="lineNum">    1209 </span><span class="lineCov">        259 :   &quot;TARGET_SSE2&quot;</span></a>
<span class="lineNum">    1210 </span><span class="lineCov">        224 :   &quot;%vmovq\t{%1, %0|%0, %q1}&quot;</span>
<span class="lineNum">    1211 </span><span class="lineCov">      23138 :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">    1212 </span><span class="lineCov">        224 :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)</span>
<span class="lineNum">    1213 </span><span class="lineCov">        389 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">    1214 </span><span class="lineCov">        389 : </span>
<span class="lineNum">    1215 </span><span class="lineCov">        224 : ;; Move a DI from a 32-bit register pair (e.g. %edx:%eax) to an xmm.</span>
<span class="lineNum">    1216 </span><span class="lineCov">        224 : ;; We'd rather avoid this entirely; if the 32-bit reg pair was loaded</span>
<span class="lineNum">    1217 </span><span class="lineCov">        165 : ;; from memory, we'd prefer to load the memory directly into the %xmm</span>
<span class="lineNum">    1218 </span><span class="lineCov">         67 : ;; register.  To facilitate this happy circumstance, this pattern won't</span>
<span class="lineNum">    1219 </span><span class="lineCov">        165 : ;; split until after register allocation.  If the 64-bit value didn't</span>
<span class="lineNum">    1220 </span><span class="lineCov">      23138 : ;; come from memory, this is the best we can do.  This is much better</span>
<span class="lineNum">    1221 </span>            : ;; than storing %edx:%eax into a stack temporary and loading an %xmm
<span class="lineNum">    1222 </span><span class="lineCov">      11365 : ;; from there.</span>
<span class="lineNum">    1223 </span><span class="lineCov">      11365 : </span>
<span class="lineNum">    1224 </span><span class="lineCov">      11365 : (define_insn_and_split &quot;movdi_to_sse&quot;</span>
<span class="lineNum">    1225 </span>            :   [(parallel
<span class="lineNum">    1226 </span><span class="lineCov">      10943 :     [(set (match_operand:V4SI 0 &quot;register_operand&quot; &quot;=?x,x&quot;)</span>
<span class="lineNum">    1227 </span><span class="lineCov">      10943 :           (subreg:V4SI (match_operand:DI 1 &quot;nonimmediate_operand&quot; &quot;r,m&quot;) 0))</span>
<span class="lineNum">    1228 </span><span class="lineCov">      10943 :      (clobber (match_scratch:V4SI 2 &quot;=&amp;x,X&quot;))])]</span>
<span class="lineNum">    1229 </span><span class="lineNoCov">          0 :   &quot;!TARGET_64BIT &amp;&amp; TARGET_SSE2 &amp;&amp; TARGET_INTER_UNIT_MOVES_TO_VEC&quot;</span>
<span class="lineNum">    1230 </span><span class="lineNoCov">          0 :   &quot;#&quot;</span>
<span class="lineNum">    1231 </span><span class="lineCov">      10943 :   &quot;&amp;&amp; reload_completed&quot;</span>
<span class="lineNum">    1232 </span><span class="lineNoCov">          0 :   [(const_int 0)]</span>
<span class="lineNum">    1233 </span><span class="lineCov">       1909 : {</span>
<span class="lineNum">    1234 </span><span class="lineCov">    1087574 :  if (register_operand (operands[1], DImode))</span>
<span class="lineNum">    1235 </span><span class="lineCov">    1087574 :    {</span>
<span class="lineNum">    1236 </span><span class="lineCov">        272 :       /* The DImode arrived in a pair of integral registers (e.g. %edx:%eax).</span>
<span class="lineNum">    1237 </span><span class="lineCov">        240 :          Assemble the 64-bit DImode value in an xmm register.  */</span>
<span class="lineNum">    1238 </span><span class="lineCov">    2778273 :       emit_insn (gen_sse2_loadld (operands[0], CONST0_RTX (V4SImode),</span>
<span class="lineNum">    1239 </span><span class="lineCov">      53943 :                                   gen_lowpart (SImode, operands[1])));</span>
<span class="lineNum">    1240 </span><span class="lineCov">        272 :       emit_insn (gen_sse2_loadld (operands[2], CONST0_RTX (V4SImode),</span>
<span class="lineNum">    1241 </span><span class="lineCov">    1109445 :                                   gen_highpart (SImode, operands[1])));</span>
<span class="lineNum">    1242 </span><span class="lineCov">       1010 :       emit_insn (gen_vec_interleave_lowv4si (operands[0], operands[0],</span>
<span class="lineNum">    1243 </span><span class="lineCov">     837197 :                                              operands[2]));</span>
<span class="lineNum">    1244 </span><span class="lineCov">     838207 :    }</span>
<span class="lineNum">    1245 </span><span class="lineNoCov">          0 :  else if (memory_operand (operands[1], DImode))</span>
<span class="lineNum">    1246 </span><span class="lineCov">     105303 :    emit_insn (gen_vec_concatv2di (gen_lowpart (V2DImode, operands[0]),</span>
<span class="lineNum">    1247 </span><span class="lineCov">       1290 :                                   operands[1], const0_rtx));</span>
<span class="lineNum">    1248 </span><span class="lineCov">       7474 :  else</span>
<span class="lineNum">    1249 </span><span class="lineCov">      97184 :    gcc_unreachable ();</span>
<span class="lineNum">    1250 </span><span class="lineCov">      97543 :  DONE;</span>
<span class="lineNum">    1251 </span><span class="lineCov">      97543 : })</span>
<span class="lineNum">    1252 </span><span class="lineCov">      97373 : </span>
<span class="lineNum">    1253 </span><span class="lineCov">        359 : (define_split</span>
<span class="lineNum">    1254 </span><span class="lineCov">         33 :   [(set (match_operand:V4SF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    1255 </span><span class="lineCov">         33 :         (match_operand:V4SF 1 &quot;zero_extended_scalar_load_operand&quot;))]</span>
<span class="lineNum">    1256 </span><span class="lineCov">      16195 :   &quot;TARGET_SSE &amp;&amp; reload_completed&quot;</span>
<span class="lineNum">    1257 </span><span class="lineCov">       8506 :   [(set (match_dup 0)</span>
<span class="lineNum">    1258 </span>            :         (vec_merge:V4SF
<span class="lineNum">    1259 </span>            :           (vec_duplicate:V4SF (match_dup 1))
<span class="lineNum">    1260 </span><span class="lineCov">     136125 :           (match_dup 2)</span>
<span class="lineNum">    1261 </span><span class="lineCov">     136125 :           (const_int 1)))]</span>
<span class="lineNum">    1262 </span><span class="lineCov">     109507 : {</span>
<span class="lineNum">    1263 </span><span class="lineCov">     153137 :   operands[1] = gen_lowpart (SFmode, operands[1]);</span>
<span class="lineNum">    1264 </span><span class="lineCov">       8506 :   operands[2] = CONST0_RTX (V4SFmode);</span>
<span class="lineNum">    1265 </span><span class="lineCov">       8506 : })</span>
<span class="lineNum">    1266 </span><span class="lineCov">       8506 : </span>
<span class="lineNum">    1267 </span><span class="lineCov">       8506 : (define_split</span>
<span class="lineNum">    1268 </span><span class="lineCov">      17012 :   [(set (match_operand:V2DF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    1269 </span><span class="lineCov">       8506 :         (match_operand:V2DF 1 &quot;zero_extended_scalar_load_operand&quot;))]</span>
<span class="lineNum">    1270 </span><span class="lineCov">      23264 :   &quot;TARGET_SSE2 &amp;&amp; reload_completed&quot;</span>
<span class="lineNum">    1271 </span><span class="lineCov">      20635 :   [(set (match_dup 0) (vec_concat:V2DF (match_dup 1) (match_dup 2)))]</span>
<span class="lineNum">    1272 </span><span class="lineCov">      20635 : {</span>
<span class="lineNum">    1273 </span><span class="lineCov">      24258 :   operands[1] = gen_lowpart (DFmode, operands[1]);</span>
<span class="lineNum">    1274 </span><span class="lineCov">      20815 :   operands[2] = CONST0_RTX (DFmode);</span>
<span class="lineNum">    1275 </span><span class="lineCov">        180 : })</span>
<span class="lineNum">    1276 </span><span class="lineCov">        180 : </span>
<span class="lineNum">    1277 </span><span class="lineCov">        180 : (define_expand &quot;movmisalign&lt;mode&gt;&quot;</span>
<span class="lineNum">    1278 </span><span class="lineCov">      12129 :   [(set (match_operand:VMOVE 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    1279 </span><span class="lineCov">      12129 :         (match_operand:VMOVE 1 &quot;nonimmediate_operand&quot;))]</span>
<span class="lineNum">    1280 </span><span class="lineCov">       8506 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">    1281 </span><span class="lineCov">       8506 : {</span>
<span class="lineNum">    1282 </span><span class="lineCov">      73193 :   ix86_expand_vector_move_misalign (&lt;MODE&gt;mode, operands);</span>
<span class="lineNum">    1283 </span><span class="lineCov">     105116 :   DONE;</span>
<span class="lineNum">    1284 </span><span class="lineCov">      12129 : })</span>
<span class="lineNum">    1285 </span>            : 
<span class="lineNum">    1286 </span>            : ;; Merge movsd/movhpd to movupd for TARGET_SSE_UNALIGNED_LOAD_OPTIMAL targets.
<span class="lineNum">    1287 </span>            : (define_peephole2
<span class="lineNum">    1288 </span><span class="lineCov">      12129 :   [(set (match_operand:V2DF 0 &quot;sse_reg_operand&quot;)</span>
<span class="lineNum">    1289 </span><span class="lineCov">      12129 :         (vec_concat:V2DF (match_operand:DF 1 &quot;memory_operand&quot;)</span>
<span class="lineNum">    1290 </span><span class="lineCov">      24258 :                          (match_operand:DF 4 &quot;const0_operand&quot;)))</span>
<span class="lineNum">    1291 </span><span class="lineCov">      12129 :    (set (match_operand:V2DF 2 &quot;sse_reg_operand&quot;)</span>
<span class="lineNum">    1292 </span><span class="lineCov">      12129 :         (vec_concat:V2DF (vec_select:DF (match_dup 2)</span>
<a name="1293"><span class="lineNum">    1293 </span><span class="lineCov">      12129 :                                         (parallel [(const_int 0)]))</span></a>
<span class="lineNum">    1294 </span><span class="lineCov">      12129 :                          (match_operand:DF 3 &quot;memory_operand&quot;)))]</span>
<span class="lineNum">    1295 </span><span class="lineNoCov">          0 :   &quot;TARGET_SSE2 &amp;&amp; TARGET_SSE_UNALIGNED_LOAD_OPTIMAL</span>
<span class="lineNum">    1296 </span><span class="lineCov">      12129 :    &amp;&amp; ix86_operands_ok_for_move_multiple (operands, true, DFmode)&quot;</span>
<span class="lineNum">    1297 </span><span class="lineNoCov">          0 :   [(set (match_dup 2) (match_dup 5))]</span>
<span class="lineNum">    1298 </span><span class="lineNoCov">          0 :   &quot;operands[5] = adjust_address (operands[1], V2DFmode, 0);&quot;)</span>
<a name="1299"><span class="lineNum">    1299 </span><span class="lineCov">        112 : </span></a>
<span class="lineNum">    1300 </span><span class="lineCov">        112 : (define_peephole2</span>
<span class="lineNum">    1301 </span><span class="lineCov">     318298 :   [(set (match_operand:DF 0 &quot;sse_reg_operand&quot;)</span>
<span class="lineNum">    1302 </span><span class="lineCov">     531592 :         (match_operand:DF 1 &quot;memory_operand&quot;))</span>
<span class="lineNum">    1303 </span><span class="lineCov">     265852 :    (set (match_operand:V2DF 2 &quot;sse_reg_operand&quot;)</span>
<span class="lineNum">    1304 </span><span class="lineCov">     198851 :         (vec_concat:V2DF (match_operand:DF 4 &quot;sse_reg_operand&quot;)</span>
<span class="lineNum">    1305 </span><span class="lineCov">     175755 :                          (match_operand:DF 3 &quot;memory_operand&quot;)))]</span>
<span class="lineNum">    1306 </span><span class="lineCov">      53518 :   &quot;TARGET_SSE2 &amp;&amp; TARGET_SSE_UNALIGNED_LOAD_OPTIMAL</span>
<span class="lineNum">    1307 </span><span class="lineCov">      55662 :    &amp;&amp; REGNO (operands[4]) == REGNO (operands[2])</span>
<span class="lineNum">    1308 </span><span class="lineCov">      53984 :    &amp;&amp; ix86_operands_ok_for_move_multiple (operands, true, DFmode)&quot;</span>
<span class="lineNum">    1309 </span><span class="lineCov">      53582 :   [(set (match_dup 2) (match_dup 5))]</span>
<span class="lineNum">    1310 </span><span class="lineCov">        292 :   &quot;operands[5] = adjust_address (operands[1], V2DFmode, 0);&quot;)</span>
<span class="lineNum">    1311 </span><span class="lineCov">         79 : </span>
<span class="lineNum">    1312 </span><span class="lineCov">          6 : ;; Merge movlpd/movhpd to movupd for TARGET_SSE_UNALIGNED_STORE_OPTIMAL targets.</span>
<a name="1313"><span class="lineNum">    1313 </span><span class="lineNoCov">          0 : (define_peephole2</span></a>
<span class="lineNum">    1314 </span><span class="lineCov">         79 :   [(set (match_operand:DF 0 &quot;memory_operand&quot;)</span>
<span class="lineNum">    1315 </span><span class="lineCov">          6 :         (vec_select:DF (match_operand:V2DF 1 &quot;sse_reg_operand&quot;)</span>
<span class="lineNum">    1316 </span><span class="lineCov">          6 :                        (parallel [(const_int 0)])))</span>
<span class="lineNum">    1317 </span><span class="lineCov">         79 :    (set (match_operand:DF 2 &quot;memory_operand&quot;)</span>
<span class="lineNum">    1318 </span><span class="lineCov">         73 :         (vec_select:DF (match_operand:V2DF 3 &quot;sse_reg_operand&quot;)</span>
<span class="lineNum">    1319 </span><span class="lineCov">      80842 :                        (parallel [(const_int 1)])))]</span>
<span class="lineNum">    1320 </span><span class="lineCov">        551 :   &quot;TARGET_SSE2 &amp;&amp; TARGET_SSE_UNALIGNED_STORE_OPTIMAL</span>
<span class="lineNum">    1321 </span><span class="lineCov">       1033 :    &amp;&amp; ix86_operands_ok_for_move_multiple (operands, false, DFmode)&quot;</span>
<span class="lineNum">    1322 </span><span class="lineCov">        546 :   [(set (match_dup 4) (match_dup 1))]</span>
<span class="lineNum">    1323 </span><span class="lineCov">    2607146 :   &quot;operands[4] = adjust_address (operands[0], V2DFmode, 0);&quot;)</span>
<span class="lineNum">    1324 </span><span class="lineCov">         90 : </span>
<span class="lineNum">    1325 </span><span class="lineCov">     664105 : (define_insn &quot;&lt;sse3&gt;_lddqu&lt;avxsizesuffix&gt;&quot;</span>
<span class="lineNum">    1326 </span><span class="lineCov">     664116 :   [(set (match_operand:VI1 0 &quot;register_operand&quot; &quot;=x&quot;)</span>
<span class="lineNum">    1327 </span><span class="lineCov">     847648 :         (unspec:VI1 [(match_operand:VI1 1 &quot;memory_operand&quot; &quot;m&quot;)]</span>
<span class="lineNum">    1328 </span><span class="lineCov">   11865267 :                     UNSPEC_LDDQU))]</span>
<span class="lineNum">    1329 </span><span class="lineCov">        191 :   &quot;TARGET_SSE3&quot;</span>
<span class="lineNum">    1330 </span><span class="lineCov">         83 :   &quot;%vlddqu\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">    1331 </span><span class="lineCov">         78 :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">    1332 </span><span class="lineCov">      25466 :    (set_attr &quot;movu&quot; &quot;1&quot;)</span>
<span class="lineNum">    1333 </span><span class="lineCov">   11865194 :    (set (attr &quot;prefix_data16&quot;)</span>
<span class="lineNum">    1334 </span><span class="lineCov">         73 :      (if_then_else</span>
<span class="lineNum">    1335 </span><span class="lineCov">   11865204 :        (match_test &quot;TARGET_AVX&quot;)</span>
<span class="lineNum">    1336 </span><span class="lineCov">   11865199 :      (const_string &quot;*&quot;)</span>
<span class="lineNum">    1337 </span><span class="lineCov">          5 :      (const_string &quot;0&quot;)))</span>
<span class="lineNum">    1338 </span><span class="lineCov">        261 :    (set (attr &quot;prefix_rep&quot;)</span>
<span class="lineNum">    1339 </span><span class="lineCov">   23730393 :      (if_then_else</span>
<span class="lineNum">    1340 </span><span class="lineCov">        245 :        (match_test &quot;TARGET_AVX&quot;)</span>
<span class="lineNum">    1341 </span><span class="lineCov">        240 :      (const_string &quot;*&quot;)</span>
<span class="lineNum">    1342 </span><span class="lineCov">     240849 :      (const_string &quot;1&quot;)))</span>
<span class="lineNum">    1343 </span><span class="lineCov">     240849 :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)</span>
<span class="lineNum">    1344 </span><span class="lineCov">     240880 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">    1345 </span><span class="lineCov">          5 : </span>
<span class="lineNum">    1346 </span><span class="lineCov">     232332 : (define_insn &quot;sse2_movnti&lt;mode&gt;&quot;</span>
<span class="lineNum">    1347 </span><span class="lineCov">     232332 :   [(set (match_operand:SWI48 0 &quot;memory_operand&quot; &quot;=m&quot;)</span>
<span class="lineNum">    1348 </span><span class="lineCov">     232332 :         (unspec:SWI48 [(match_operand:SWI48 1 &quot;register_operand&quot; &quot;r&quot;)]</span>
<span class="lineNum">    1349 </span>            :                       UNSPEC_MOVNT))]
<span class="lineNum">    1350 </span><span class="lineCov">         55 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">    1351 </span><span class="lineCov">         42 :   &quot;movnti\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">    1352 </span><span class="lineCov">     115278 :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">    1353 </span><span class="lineCov">     115278 :    (set_attr &quot;prefix_data16&quot; &quot;0&quot;)</span>
<span class="lineNum">    1354 </span><span class="lineCov">         16 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    1355 </span><span class="lineCov">         16 : </span>
<span class="lineNum">    1356 </span><span class="lineCov">     115294 : (define_insn &quot;&lt;sse&gt;_movnt&lt;mode&gt;&quot;</span>
<span class="lineNum">    1357 </span><span class="lineCov">         34 :   [(set (match_operand:VF 0 &quot;memory_operand&quot; &quot;=m&quot;)</span>
<span class="lineNum">    1358 </span><span class="lineCov">         32 :         (unspec:VF</span>
<span class="lineNum">    1359 </span><span class="lineCov">     115278 :           [(match_operand:VF 1 &quot;register_operand&quot; &quot;v&quot;)]</span>
<span class="lineNum">    1360 </span><span class="lineCov">     115296 :           UNSPEC_MOVNT))]</span>
<span class="lineNum">    1361 </span><span class="lineCov">         18 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">    1362 </span><span class="lineCov">      92887 :   &quot;%vmovnt&lt;ssemodesuffix&gt;\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">    1363 </span><span class="lineCov">      92881 :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">    1364 </span>            :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)
<span class="lineNum">    1365 </span><span class="lineCov">      77701 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    1366 </span><span class="lineCov">         26 : </span>
<span class="lineNum">    1367 </span><span class="lineCov">      77697 : (define_insn &quot;&lt;sse2&gt;_movnt&lt;mode&gt;&quot;</span>
<span class="lineNum">    1368 </span><span class="lineCov">         22 :   [(set (match_operand:VI8 0 &quot;memory_operand&quot; &quot;=m&quot;)</span>
<span class="lineNum">    1369 </span><span class="lineCov">         47 :         (unspec:VI8 [(match_operand:VI8 1 &quot;register_operand&quot; &quot;v&quot;)]</span>
<span class="lineNum">    1370 </span><span class="lineCov">      25362 :                     UNSPEC_MOVNT))]</span>
<span class="lineNum">    1371 </span><span class="lineCov">      25380 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">    1372 </span><span class="lineCov">          6 :   &quot;%vmovntdq\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">    1373 </span><span class="lineCov">      25362 :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)</span>
<span class="lineNum">    1374 </span><span class="lineCov">      25362 :    (set (attr &quot;prefix_data16&quot;)</span>
<span class="lineNum">    1375 </span><span class="lineCov">      69811 :      (if_then_else</span>
<span class="lineNum">    1376 </span>            :        (match_test &quot;TARGET_AVX&quot;)
<span class="lineNum">    1377 </span>            :      (const_string &quot;*&quot;)
<span class="lineNum">    1378 </span>            :      (const_string &quot;1&quot;)))
<a name="1379"><span class="lineNum">    1379 </span>            :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)</a>
<span class="lineNum">    1380 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])
<span class="lineNum">    1381 </span><span class="lineCov">       1631 : </span>
<span class="lineNum">    1382 </span>            : ; Expand patterns for non-temporal stores.  At the moment, only those
<span class="lineNum">    1383 </span>            : ; that directly map to insns are defined; it would be possible to
<span class="lineNum">    1384 </span><span class="lineNoCov">          0 : ; define patterns for other modes that would expand to several insns.</span>
<span class="lineNum">    1385 </span><span class="lineCov">        372 : </span>
<span class="lineNum">    1386 </span><span class="lineCov">       1631 : ;; Modes handled by storent patterns.</span>
<span class="lineNum">    1387 </span><span class="lineCov">       1631 : (define_mode_iterator STORENT_MODE</span>
<span class="lineNum">    1388 </span><span class="lineCov">       1631 :   [(DI &quot;TARGET_SSE2 &amp;&amp; TARGET_64BIT&quot;) (SI &quot;TARGET_SSE2&quot;)</span>
<span class="lineNum">    1389 </span><span class="lineCov">       1631 :    (SF &quot;TARGET_SSE4A&quot;) (DF &quot;TARGET_SSE4A&quot;)</span>
<span class="lineNum">    1390 </span><span class="lineCov">       1631 :    (V8DI &quot;TARGET_AVX512F&quot;) (V4DI &quot;TARGET_AVX&quot;) (V2DI &quot;TARGET_SSE2&quot;)</span>
<span class="lineNum">    1391 </span><span class="lineCov">       1631 :    (V16SF &quot;TARGET_AVX512F&quot;) (V8SF &quot;TARGET_AVX&quot;) V4SF</span>
<span class="lineNum">    1392 </span><span class="lineCov">       1631 :    (V8DF &quot;TARGET_AVX512F&quot;) (V4DF &quot;TARGET_AVX&quot;) (V2DF &quot;TARGET_SSE2&quot;)])</span>
<span class="lineNum">    1393 </span><span class="lineCov">       1631 : </span>
<span class="lineNum">    1394 </span><span class="lineCov">       1631 : (define_expand &quot;storent&lt;mode&gt;&quot;</span>
<span class="lineNum">    1395 </span><span class="lineCov">       1631 :   [(set (match_operand:STORENT_MODE 0 &quot;memory_operand&quot;)</span>
<span class="lineNum">    1396 </span><span class="lineCov">       1631 :         (unspec:STORENT_MODE</span>
<span class="lineNum">    1397 </span>            :           [(match_operand:STORENT_MODE 1 &quot;register_operand&quot;)]
<span class="lineNum">    1398 </span><span class="lineCov">       1063 :           UNSPEC_MOVNT))]</span>
<span class="lineNum">    1399 </span><span class="lineCov">       1063 :   &quot;TARGET_SSE&quot;)</span>
<span class="lineNum">    1400 </span><span class="lineCov">       1063 : </span>
<span class="lineNum">    1401 </span>            : ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
<span class="lineNum">    1402 </span><span class="lineCov">       1063 : ;;</span>
<span class="lineNum">    1403 </span><span class="lineCov">       1063 : ;; Mask operations</span>
<span class="lineNum">    1404 </span>            : ;;
<span class="lineNum">    1405 </span><span class="lineCov">        849 : ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span>
<span class="lineNum">    1406 </span><span class="lineCov">        849 : </span>
<span class="lineNum">    1407 </span><span class="lineCov">        849 : ;; All integer modes with AVX512BW/DQ.</span>
<span class="lineNum">    1408 </span><span class="lineCov">        849 : (define_mode_iterator SWI1248_AVX512BWDQ</span>
<span class="lineNum">    1409 </span><span class="lineCov">        849 :   [(QI &quot;TARGET_AVX512DQ&quot;) HI (SI &quot;TARGET_AVX512BW&quot;) (DI &quot;TARGET_AVX512BW&quot;)])</span>
<span class="lineNum">    1410 </span><span class="lineCov">        849 : </span>
<span class="lineNum">    1411 </span>            : ;; All integer modes with AVX512BW, where HImode operation
<span class="lineNum">    1412 </span><span class="lineCov">        248 : ;; can be used instead of QImode.</span>
<span class="lineNum">    1413 </span><span class="lineCov">        624 : (define_mode_iterator SWI1248_AVX512BW</span>
<span class="lineNum">    1414 </span><span class="lineCov">         46 :   [QI HI (SI &quot;TARGET_AVX512BW&quot;) (DI &quot;TARGET_AVX512BW&quot;)])</span>
<span class="lineNum">    1415 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    1416 </span><span class="lineCov">    1390704 : ;; All integer modes with AVX512BW/DQ, even HImode requires DQ.</span>
<span class="lineNum">    1417 </span><span class="lineCov">      20255 : (define_mode_iterator SWI1248_AVX512BWDQ2</span>
<span class="lineNum">    1418 </span><span class="lineCov">    1399519 :   [(QI &quot;TARGET_AVX512DQ&quot;) (HI &quot;TARGET_AVX512DQ&quot;)</span>
<span class="lineNum">    1419 </span><span class="lineCov">    1051481 :    (SI &quot;TARGET_AVX512BW&quot;) (DI &quot;TARGET_AVX512BW&quot;)])</span>
<span class="lineNum">    1420 </span><span class="lineCov">         36 : </span>
<span class="lineNum">    1421 </span><span class="lineCov">     269047 : (define_expand &quot;kmov&lt;mskmodesuffix&gt;&quot;</span>
<span class="lineNum">    1422 </span><span class="lineCov">        124 :   [(set (match_operand:SWI1248_AVX512BWDQ 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    1423 </span><span class="lineCov">     820664 :         (match_operand:SWI1248_AVX512BWDQ 1 &quot;nonimmediate_operand&quot;))]</span>
<span class="lineNum">    1424 </span><span class="lineCov">     268497 :   &quot;TARGET_AVX512F</span>
<span class="lineNum">    1425 </span><span class="lineCov">       7831 :    &amp;&amp; !(MEM_P (operands[0]) &amp;&amp; MEM_P (operands[1]))&quot;)</span>
<span class="lineNum">    1426 </span><span class="lineCov">    3110988 : </span>
<span class="lineNum">    1427 </span><span class="lineCov">    3803740 : (define_insn &quot;k&lt;code&gt;&lt;mode&gt;&quot;</span>
<span class="lineNum">    1428 </span><span class="lineCov">    1385737 :   [(set (match_operand:SWI1248_AVX512BW 0 &quot;register_operand&quot; &quot;=k&quot;)</span>
<span class="lineNum">    1429 </span><span class="lineCov">     145251 :         (any_logic:SWI1248_AVX512BW</span>
<span class="lineNum">    1430 </span><span class="lineCov">     144989 :           (match_operand:SWI1248_AVX512BW 1 &quot;register_operand&quot; &quot;k&quot;)</span>
<span class="lineNum">    1431 </span><span class="lineCov">     981436 :           (match_operand:SWI1248_AVX512BW 2 &quot;register_operand&quot; &quot;k&quot;)))</span>
<span class="lineNum">    1432 </span><span class="lineCov">     692848 :    (unspec [(const_int 0)] UNSPEC_MASKOP)]</span>
<span class="lineNum">    1433 </span><span class="lineCov">        114 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    1434 </span><span class="lineCov">        235 : {</span>
<span class="lineNum">    1435 </span><span class="lineCov">     950282 :   if (get_attr_mode (insn) == MODE_HI)</span>
<span class="lineNum">    1436 </span><span class="lineCov">     584148 :     return &quot;k&lt;logic&gt;w\t{%2, %1, %0|%0, %1, %2}&quot;;</span>
<span class="lineNum">    1437 </span><span class="lineCov">         58 :   else</span>
<span class="lineNum">    1438 </span><span class="lineCov">        263 :     return &quot;k&lt;logic&gt;&lt;mskmodesuffix&gt;\t{%2, %1, %0|%0, %1, %2}&quot;;</span>
<span class="lineNum">    1439 </span><span class="lineCov">     423212 : }</span>
<span class="lineNum">    1440 </span><span class="lineCov">     366035 :   [(set_attr &quot;type&quot; &quot;msklog&quot;)</span>
<a name="1441"><span class="lineNum">    1441 </span><span class="lineCov">     366556 :    (set_attr &quot;prefix&quot; &quot;vex&quot;)</span></a>
<span class="lineNum">    1442 </span><span class="lineCov">     366556 :    (set (attr &quot;mode&quot;)</span>
<span class="lineNum">    1443 </span><span class="lineCov">     366692 :      (cond [(and (match_test &quot;&lt;MODE&gt;mode == QImode&quot;)</span>
<span class="lineNum">    1444 </span><span class="lineCov">        521 :                  (not (match_test &quot;TARGET_AVX512DQ&quot;)))</span>
<span class="lineNum">    1445 </span><span class="lineCov">     366035 :                (const_string &quot;HI&quot;)</span>
<span class="lineNum">    1446 </span><span class="lineCov">     366526 :            ]</span>
<span class="lineNum">    1447 </span><span class="lineCov">     366526 :            (const_string &quot;&lt;MODE&gt;&quot;)))])</span>
<span class="lineNum">    1448 </span><span class="lineCov">        491 : </span>
<span class="lineNum">    1449 </span><span class="lineCov">     724988 : (define_insn &quot;kandn&lt;mode&gt;&quot;</span>
<span class="lineNum">    1450 </span><span class="lineCov">     545679 :   [(set (match_operand:SWI1248_AVX512BW 0 &quot;register_operand&quot; &quot;=k&quot;)</span>
<span class="lineNum">    1451 </span>            :         (and:SWI1248_AVX512BW
<span class="lineNum">    1452 </span><span class="lineCov">     179644 :           (not:SWI1248_AVX512BW</span>
<span class="lineNum">    1453 </span><span class="lineCov">     179644 :             (match_operand:SWI1248_AVX512BW 1 &quot;register_operand&quot; &quot;k&quot;))</span>
<span class="lineNum">    1454 </span>            :           (match_operand:SWI1248_AVX512BW 2 &quot;register_operand&quot; &quot;k&quot;)))
<span class="lineNum">    1455 </span>            :    (unspec [(const_int 0)] UNSPEC_MASKOP)]
<span class="lineNum">    1456 </span><span class="lineCov">         32 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    1457 </span><span class="lineCov">     336281 : {</span>
<span class="lineNum">    1458 </span><span class="lineCov">     336269 :   if (get_attr_mode (insn) == MODE_HI)</span>
<span class="lineNum">    1459 </span>            :     return &quot;kandnw\t{%2, %1, %0|%0, %1, %2}&quot;;
<span class="lineNum">    1460 </span><span class="lineCov">         54 :   else</span>
<span class="lineNum">    1461 </span><span class="lineCov">         87 :     return &quot;kandn&lt;mskmodesuffix&gt;\t{%2, %1, %0|%0, %1, %2}&quot;;</span>
<span class="lineNum">    1462 </span><span class="lineCov">         54 : }</span>
<span class="lineNum">    1463 </span>            :   [(set_attr &quot;type&quot; &quot;msklog&quot;)
<a name="1464"><span class="lineNum">    1464 </span>            :    (set_attr &quot;prefix&quot; &quot;vex&quot;)</a>
<span class="lineNum">    1465 </span><span class="lineNoCov">          0 :    (set (attr &quot;mode&quot;)</span>
<span class="lineNum">    1466 </span><span class="lineCov">         45 :      (cond [(and (match_test &quot;&lt;MODE&gt;mode == QImode&quot;)</span>
<span class="lineNum">    1467 </span>            :                  (not (match_test &quot;TARGET_AVX512DQ&quot;)))
<span class="lineNum">    1468 </span><span class="lineNoCov">          0 :               (const_string &quot;HI&quot;)</span>
<span class="lineNum">    1469 </span>            :            ]
<span class="lineNum">    1470 </span>            :            (const_string &quot;&lt;MODE&gt;&quot;)))])
<span class="lineNum">    1471 </span>            : 
<span class="lineNum">    1472 </span>            : (define_insn &quot;kxnor&lt;mode&gt;&quot;
<span class="lineNum">    1473 </span>            :   [(set (match_operand:SWI1248_AVX512BW 0 &quot;register_operand&quot; &quot;=k&quot;)
<span class="lineNum">    1474 </span>            :         (not:SWI1248_AVX512BW
<span class="lineNum">    1475 </span>            :           (xor:SWI1248_AVX512BW
<span class="lineNum">    1476 </span>            :             (match_operand:SWI1248_AVX512BW 1 &quot;register_operand&quot; &quot;k&quot;)
<span class="lineNum">    1477 </span><span class="lineNoCov">          0 :             (match_operand:SWI1248_AVX512BW 2 &quot;register_operand&quot; &quot;k&quot;))))</span>
<span class="lineNum">    1478 </span>            :    (unspec [(const_int 0)] UNSPEC_MASKOP)]
<span class="lineNum">    1479 </span><span class="lineCov">         32 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    1480 </span><span class="lineCov">         45 : {</span>
<span class="lineNum">    1481 </span><span class="lineCov">         33 :   if (get_attr_mode (insn) == MODE_HI)</span>
<span class="lineNum">    1482 </span>            :     return &quot;kxnorw\t{%2, %1, %0|%0, %1, %2}&quot;;
<span class="lineNum">    1483 </span><span class="lineCov">         54 :   else</span>
<span class="lineNum">    1484 </span><span class="lineCov">         87 :     return &quot;kxnor&lt;mskmodesuffix&gt;\t{%2, %1, %0|%0, %1, %2}&quot;;</span>
<span class="lineNum">    1485 </span><span class="lineCov">         54 : }</span>
<span class="lineNum">    1486 </span>            :   [(set_attr &quot;type&quot; &quot;msklog&quot;)
<a name="1487"><span class="lineNum">    1487 </span>            :    (set_attr &quot;prefix&quot; &quot;vex&quot;)</a>
<span class="lineNum">    1488 </span>            :    (set (attr &quot;mode&quot;)
<span class="lineNum">    1489 </span><span class="lineCov">         45 :      (cond [(and (match_test &quot;&lt;MODE&gt;mode == QImode&quot;)</span>
<span class="lineNum">    1490 </span>            :                  (not (match_test &quot;TARGET_AVX512DQ&quot;)))
<span class="lineNum">    1491 </span>            :               (const_string &quot;HI&quot;)
<span class="lineNum">    1492 </span><span class="lineNoCov">          0 :            ]</span>
<span class="lineNum">    1493 </span>            :            (const_string &quot;&lt;MODE&gt;&quot;)))])
<span class="lineNum">    1494 </span>            : 
<span class="lineNum">    1495 </span>            : (define_insn &quot;knot&lt;mode&gt;&quot;
<span class="lineNum">    1496 </span>            :   [(set (match_operand:SWI1248_AVX512BW 0 &quot;register_operand&quot; &quot;=k&quot;)
<span class="lineNum">    1497 </span>            :         (not:SWI1248_AVX512BW
<span class="lineNum">    1498 </span>            :           (match_operand:SWI1248_AVX512BW 1 &quot;register_operand&quot; &quot;k&quot;)))
<span class="lineNum">    1499 </span>            :    (unspec [(const_int 0)] UNSPEC_MASKOP)]
<span class="lineNum">    1500 </span><span class="lineCov">         25 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    1501 </span><span class="lineCov">         89 : {</span>
<span class="lineNum">    1502 </span><span class="lineCov">         33 :   if (get_attr_mode (insn) == MODE_HI)</span>
<span class="lineNum">    1503 </span>            :     return &quot;knotw\t{%1, %0|%0, %1}&quot;;
<span class="lineNum">    1504 </span><span class="lineCov">         90 :   else</span>
<span class="lineNum">    1505 </span><span class="lineCov">         79 :     return &quot;knot&lt;mskmodesuffix&gt;\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    1506 </span>            : }
<span class="lineNum">    1507 </span>            :   [(set_attr &quot;type&quot; &quot;msklog&quot;)
<a name="1508"><span class="lineNum">    1508 </span>            :    (set_attr &quot;prefix&quot; &quot;vex&quot;)</a>
<span class="lineNum">    1509 </span>            :    (set (attr &quot;mode&quot;)
<span class="lineNum">    1510 </span><span class="lineCov">        750 :      (cond [(and (match_test &quot;&lt;MODE&gt;mode == QImode&quot;)</span>
<span class="lineNum">    1511 </span>            :                  (not (match_test &quot;TARGET_AVX512DQ&quot;)))
<span class="lineNum">    1512 </span>            :                (const_string &quot;HI&quot;)
<span class="lineNum">    1513 </span><span class="lineCov">         56 :            ]</span>
<span class="lineNum">    1514 </span>            :            (const_string &quot;&lt;MODE&gt;&quot;)))])
<span class="lineNum">    1515 </span>            : 
<span class="lineNum">    1516 </span>            : (define_insn &quot;kadd&lt;mode&gt;&quot;
<span class="lineNum">    1517 </span>            :   [(set (match_operand:SWI1248_AVX512BWDQ2 0 &quot;register_operand&quot; &quot;=k&quot;)
<span class="lineNum">    1518 </span>            :         (plus:SWI1248_AVX512BWDQ2
<span class="lineNum">    1519 </span><span class="lineCov">         44 :           (match_operand:SWI1248_AVX512BWDQ2 1 &quot;register_operand&quot; &quot;k&quot;)</span>
<span class="lineNum">    1520 </span>            :           (match_operand:SWI1248_AVX512BWDQ2 2 &quot;register_operand&quot; &quot;k&quot;)))
<span class="lineNum">    1521 </span>            :    (unspec [(const_int 0)] UNSPEC_MASKOP)]
<span class="lineNum">    1522 </span><span class="lineCov">         44 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    1523 </span>            :   &quot;kadd&lt;mskmodesuffix&gt;\t{%2, %1, %0|%0, %1, %2}&quot;
<span class="lineNum">    1524 </span>            :   [(set_attr &quot;type&quot; &quot;msklog&quot;)
<span class="lineNum">    1525 </span>            :    (set_attr &quot;prefix&quot; &quot;vex&quot;)
<span class="lineNum">    1526 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])
<span class="lineNum">    1527 </span>            : 
<span class="lineNum">    1528 </span><span class="lineCov">         48 : ;; Mask variant shift mnemonics</span>
<span class="lineNum">    1529 </span>            : (define_code_attr mshift [(ashift &quot;shiftl&quot;) (lshiftrt &quot;shiftr&quot;)])
<span class="lineNum">    1530 </span>            : 
<span class="lineNum">    1531 </span><span class="lineCov">         48 : (define_insn &quot;k&lt;code&gt;&lt;mode&gt;&quot;</span>
<span class="lineNum">    1532 </span>            :   [(set (match_operand:SWI1248_AVX512BWDQ 0 &quot;register_operand&quot; &quot;=k&quot;)
<span class="lineNum">    1533 </span>            :         (any_lshift:SWI1248_AVX512BWDQ
<span class="lineNum">    1534 </span>            :           (match_operand:SWI1248_AVX512BWDQ 1 &quot;register_operand&quot; &quot;k&quot;)
<a name="1535"><span class="lineNum">    1535 </span>            :           (match_operand:QI 2 &quot;immediate_operand&quot; &quot;n&quot;)))</a>
<span class="lineNum">    1536 </span>            :    (unspec [(const_int 0)] UNSPEC_MASKOP)]
<span class="lineNum">    1537 </span><span class="lineCov">        181 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    1538 </span>            :   &quot;k&lt;mshift&gt;&lt;mskmodesuffix&gt;\t{%2, %1, %0|%0, %1, %2}&quot;
<span class="lineNum">    1539 </span>            :   [(set_attr &quot;type&quot; &quot;msklog&quot;)
<span class="lineNum">    1540 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix&quot; &quot;vex&quot;)</span>
<span class="lineNum">    1541 </span><span class="lineCov">         56 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    1542 </span><span class="lineCov">         56 : </span>
<span class="lineNum">    1543 </span><span class="lineNoCov">          0 : (define_insn &quot;ktest&lt;mode&gt;&quot;</span>
<span class="lineNum">    1544 </span><span class="lineNoCov">          0 :   [(set (reg:CC FLAGS_REG)</span>
<span class="lineNum">    1545 </span><span class="lineNoCov">          0 :         (unspec:CC</span>
<span class="lineNum">    1546 </span>            :           [(match_operand:SWI1248_AVX512BWDQ2 0 &quot;register_operand&quot; &quot;k&quot;)
<span class="lineNum">    1547 </span>            :            (match_operand:SWI1248_AVX512BWDQ2 1 &quot;register_operand&quot; &quot;k&quot;)]
<span class="lineNum">    1548 </span>            :           UNSPEC_KTEST))]
<span class="lineNum">    1549 </span>            :   &quot;TARGET_AVX512F&quot;
<span class="lineNum">    1550 </span>            :   &quot;ktest&lt;mskmodesuffix&gt;\t{%1, %0|%0, %1}&quot;
<span class="lineNum">    1551 </span>            :   [(set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)
<span class="lineNum">    1552 </span>            :    (set_attr &quot;type&quot; &quot;msklog&quot;)
<span class="lineNum">    1553 </span>            :    (set_attr &quot;prefix&quot; &quot;vex&quot;)])
<span class="lineNum">    1554 </span>            : 
<span class="lineNum">    1555 </span>            : (define_insn &quot;kortest&lt;mode&gt;&quot;
<span class="lineNum">    1556 </span>            :   [(set (reg:CC FLAGS_REG)
<span class="lineNum">    1557 </span>            :         (unspec:CC
<span class="lineNum">    1558 </span>            :           [(match_operand:SWI1248_AVX512BWDQ 0 &quot;register_operand&quot; &quot;k&quot;)
<span class="lineNum">    1559 </span>            :            (match_operand:SWI1248_AVX512BWDQ 1 &quot;register_operand&quot; &quot;k&quot;)]
<span class="lineNum">    1560 </span>            :           UNSPEC_KORTEST))]
<span class="lineNum">    1561 </span><span class="lineCov">        187 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    1562 </span><span class="lineNoCov">          0 :   &quot;kortest&lt;mskmodesuffix&gt;\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">    1563 </span>            :   [(set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)
<span class="lineNum">    1564 </span>            :    (set_attr &quot;type&quot; &quot;msklog&quot;)
<span class="lineNum">    1565 </span><span class="lineCov">         44 :    (set_attr &quot;prefix&quot; &quot;vex&quot;)])</span>
<span class="lineNum">    1566 </span><span class="lineCov">         44 : </span>
<span class="lineNum">    1567 </span>            : (define_insn &quot;kunpckhi&quot;
<span class="lineNum">    1568 </span>            :   [(set (match_operand:HI 0 &quot;register_operand&quot; &quot;=k&quot;)
<span class="lineNum">    1569 </span>            :         (ior:HI
<span class="lineNum">    1570 </span>            :           (ashift:HI
<span class="lineNum">    1571 </span>            :             (zero_extend:HI (match_operand:QI 1 &quot;register_operand&quot; &quot;k&quot;))
<span class="lineNum">    1572 </span>            :             (const_int 8))
<span class="lineNum">    1573 </span>            :           (zero_extend:HI (match_operand:QI 2 &quot;register_operand&quot; &quot;k&quot;))))]
<span class="lineNum">    1574 </span><span class="lineCov">         77 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    1575 </span><span class="lineNoCov">          0 :   &quot;kunpckbw\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">    1576 </span>            :   [(set_attr &quot;mode&quot; &quot;HI&quot;)
<span class="lineNum">    1577 </span>            :    (set_attr &quot;type&quot; &quot;msklog&quot;)
<span class="lineNum">    1578 </span>            :    (set_attr &quot;prefix&quot; &quot;vex&quot;)])
<span class="lineNum">    1579 </span>            : 
<span class="lineNum">    1580 </span>            : (define_insn &quot;kunpcksi&quot;
<span class="lineNum">    1581 </span>            :   [(set (match_operand:SI 0 &quot;register_operand&quot; &quot;=k&quot;)
<span class="lineNum">    1582 </span>            :         (ior:SI
<span class="lineNum">    1583 </span>            :           (ashift:SI
<span class="lineNum">    1584 </span>            :             (zero_extend:SI (match_operand:HI 1 &quot;register_operand&quot; &quot;k&quot;))
<span class="lineNum">    1585 </span>            :             (const_int 16))
<span class="lineNum">    1586 </span><span class="lineCov">     251008 :           (zero_extend:SI (match_operand:HI 2 &quot;register_operand&quot; &quot;k&quot;))))]</span>
<span class="lineNum">    1587 </span><span class="lineCov">         73 :   &quot;TARGET_AVX512BW&quot;</span>
<span class="lineNum">    1588 </span><span class="lineNoCov">          0 :   &quot;kunpckwd\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">    1589 </span><span class="lineCov">     251008 :   [(set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">    1590 </span>            : 
<span class="lineNum">    1591 </span><span class="lineCov">       9969 : (define_insn &quot;kunpckdi&quot;</span>
<span class="lineNum">    1592 </span><span class="lineCov">       9969 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=k&quot;)</span>
<span class="lineNum">    1593 </span><span class="lineCov">        130 :         (ior:DI</span>
<span class="lineNum">    1594 </span>            :           (ashift:DI
<span class="lineNum">    1595 </span>            :             (zero_extend:DI (match_operand:SI 1 &quot;register_operand&quot; &quot;k&quot;))
<span class="lineNum">    1596 </span>            :             (const_int 32))
<span class="lineNum">    1597 </span>            :           (zero_extend:DI (match_operand:SI 2 &quot;register_operand&quot; &quot;k&quot;))))]
<span class="lineNum">    1598 </span><span class="lineCov">        130 :   &quot;TARGET_AVX512BW&quot;</span>
<span class="lineNum">    1599 </span><span class="lineNoCov">          0 :   &quot;kunpckdq\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">    1600 </span>            :   [(set_attr &quot;mode&quot; &quot;DI&quot;)])
<span class="lineNum">    1601 </span>            : 
<span class="lineNum">    1602 </span>            : 
<span class="lineNum">    1603 </span>            : ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
<span class="lineNum">    1604 </span>            : ;;
<span class="lineNum">    1605 </span>            : ;; Parallel floating point arithmetic
<span class="lineNum">    1606 </span>            : ;;
<span class="lineNum">    1607 </span>            : ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
<span class="lineNum">    1608 </span>            : 
<span class="lineNum">    1609 </span>            : (define_expand &quot;&lt;code&gt;&lt;mode&gt;2&quot;
<span class="lineNum">    1610 </span><span class="lineCov">     213068 :   [(set (match_operand:VF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    1611 </span><span class="lineCov">     213068 :         (absneg:VF</span>
<span class="lineNum">    1612 </span><span class="lineCov">     213068 :           (match_operand:VF 1 &quot;register_operand&quot;)))]</span>
<span class="lineNum">    1613 </span><span class="lineCov">     213068 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">    1614 </span><span class="lineCov">       4966 :   &quot;ix86_expand_fp_absneg_operator (&lt;CODE&gt;, &lt;MODE&gt;mode, operands); DONE;&quot;)</span>
<span class="lineNum">    1615 </span><span class="lineCov">     174529 : </span>
<span class="lineNum">    1616 </span><span class="lineCov">     174529 : (define_insn_and_split &quot;*absneg&lt;mode&gt;2&quot;</span>
<span class="lineNum">    1617 </span>            :   [(set (match_operand:VF 0 &quot;register_operand&quot; &quot;=x,x,v,v&quot;)
<span class="lineNum">    1618 </span><span class="lineCov">      75441 :         (match_operator:VF 3 &quot;absneg_operator&quot;</span>
<span class="lineNum">    1619 </span><span class="lineCov">      75441 :           [(match_operand:VF 1 &quot;vector_operand&quot; &quot;0,  xBm,v, m&quot;)]))</span>
<span class="lineNum">    1620 </span><span class="lineCov">      75441 :    (use (match_operand:VF 2 &quot;vector_operand&quot;    &quot;xBm,0,  vm,v&quot;))]</span>
<span class="lineNum">    1621 </span><span class="lineCov">        999 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">    1622 </span><span class="lineCov">        482 :   &quot;#&quot;</span>
<span class="lineNum">    1623 </span><span class="lineCov">        198 :   &quot;&amp;&amp; reload_completed&quot;</span>
<span class="lineNum">    1624 </span>            :   [(const_int 0)]
<span class="lineNum">    1625 </span><span class="lineCov">       2962 : {</span>
<span class="lineNum">    1626 </span><span class="lineCov">       2076 :   enum rtx_code absneg_op;</span>
<span class="lineNum">    1627 </span><span class="lineCov">       2076 :   rtx op1, op2;</span>
<span class="lineNum">    1628 </span><span class="lineCov">       4245 :   rtx t;</span>
<span class="lineNum">    1629 </span><span class="lineCov">       2764 : </span>
<a name="1630"><span class="lineNum">    1630 </span><span class="lineCov">       1481 :   if (TARGET_AVX)</span></a>
<span class="lineNum">    1631 </span><span class="lineCov">      82045 :     {</span>
<span class="lineNum">    1632 </span><span class="lineCov">      85804 :       if (MEM_P (operands[1]))</span>
<span class="lineNum">    1633 </span><span class="lineCov">      82333 :         op1 = operands[2], op2 = operands[1];</span>
<span class="lineNum">    1634 </span>            :       else
<span class="lineNum">    1635 </span><span class="lineCov">      29956 :         op1 = operands[1], op2 = operands[2];</span>
<span class="lineNum">    1636 </span><span class="lineCov">      31550 :     }</span>
<span class="lineNum">    1637 </span><span class="lineCov">      28968 :   else</span>
<span class="lineNum">    1638 </span><span class="lineCov">      29067 :     {</span>
<span class="lineNum">    1639 </span><span class="lineCov">       2688 :       op1 = operands[0];</span>
<span class="lineNum">    1640 </span><span class="lineCov">       2688 :       if (rtx_equal_p (operands[0], operands[1]))</span>
<span class="lineNum">    1641 </span><span class="lineCov">        184 :         op2 = operands[2];</span>
<span class="lineNum">    1642 </span>            :       else
<span class="lineNum">    1643 </span><span class="lineCov">         21 :         op2 = operands[1];</span>
<span class="lineNum">    1644 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1645 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    1646 </span><span class="lineCov">       1481 :   absneg_op = GET_CODE (operands[3]) == NEG ? XOR : AND;</span>
<span class="lineNum">    1647 </span><span class="lineCov">       1481 :   t = gen_rtx_fmt_ee (absneg_op, &lt;MODE&gt;mode, op1, op2);</span>
<span class="lineNum">    1648 </span><span class="lineCov">       1481 :   t = gen_rtx_SET (operands[0], t);</span>
<span class="lineNum">    1649 </span><span class="lineCov">       1481 :   emit_insn (t);</span>
<span class="lineNum">    1650 </span><span class="lineCov">       2962 :   DONE;</span>
<span class="lineNum">    1651 </span>            : }
<span class="lineNum">    1652 </span>            :   [(set_attr &quot;isa&quot; &quot;noavx,noavx,avx,avx&quot;)])
<span class="lineNum">    1653 </span>            : 
<span class="lineNum">    1654 </span>            : (define_expand &quot;&lt;plusminus_insn&gt;&lt;mode&gt;3&lt;mask_name&gt;&lt;round_name&gt;&quot;
<span class="lineNum">    1655 </span>            :   [(set (match_operand:VF 0 &quot;register_operand&quot;)
<span class="lineNum">    1656 </span>            :         (plusminus:VF
<span class="lineNum">    1657 </span>            :           (match_operand:VF 1 &quot;&lt;round_nimm_predicate&gt;&quot;)
<span class="lineNum">    1658 </span>            :           (match_operand:VF 2 &quot;&lt;round_nimm_predicate&gt;&quot;)))]
<span class="lineNum">    1659 </span>            :   &quot;TARGET_SSE &amp;&amp; &lt;mask_mode512bit_condition&gt; &amp;&amp; &lt;round_mode512bit_condition&gt;&quot;
<span class="lineNum">    1660 </span><span class="lineCov">      16414 :   &quot;ix86_fixup_binary_operands_no_copy (&lt;CODE&gt;, &lt;MODE&gt;mode, operands);&quot;)</span>
<span class="lineNum">    1661 </span>            : 
<span class="lineNum">    1662 </span><span class="lineCov">       1441 : (define_insn &quot;*&lt;plusminus_insn&gt;&lt;mode&gt;3&lt;mask_name&gt;&lt;round_name&gt;&quot;</span>
<span class="lineNum">    1663 </span><span class="lineCov">      17796 :   [(set (match_operand:VF 0 &quot;register_operand&quot; &quot;=x,v&quot;)</span>
<span class="lineNum">    1664 </span><span class="lineCov">      16414 :         (plusminus:VF</span>
<span class="lineNum">    1665 </span><span class="lineCov">      17796 :           (match_operand:VF 1 &quot;&lt;round_nimm_predicate&gt;&quot; &quot;&lt;comm&gt;0,v&quot;)</span>
<span class="lineNum">    1666 </span><span class="lineCov">       1382 :           (match_operand:VF 2 &quot;&lt;round_nimm_predicate&gt;&quot; &quot;xBm,&lt;round_constraint&gt;&quot;)))]</span>
<span class="lineNum">    1667 </span><span class="lineCov">      93431 :   &quot;TARGET_SSE &amp;&amp; ix86_binary_operator_ok (&lt;CODE&gt;, &lt;MODE&gt;mode, operands)</span>
<span class="lineNum">    1668 </span><span class="lineCov">      69969 :    &amp;&amp; &lt;mask_mode512bit_condition&gt; &amp;&amp; &lt;round_mode512bit_condition&gt;&quot;</span>
<span class="lineNum">    1669 </span><span class="lineCov">       2235 :   &quot;@</span>
<span class="lineNum">    1670 </span><span class="lineCov">      15945 :    &lt;plusminus_mnemonic&gt;&lt;ssemodesuffix&gt;\t{%2, %0|%0, %2}</span>
<span class="lineNum">    1671 </span><span class="lineCov">       2618 :    v&lt;plusminus_mnemonic&gt;&lt;ssemodesuffix&gt;\t{&lt;round_mask_op3&gt;%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2&lt;round_mask_op3&gt;}&quot;</span>
<span class="lineNum">    1672 </span><span class="lineCov">       1441 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<span class="lineNum">    1673 </span><span class="lineCov">      15673 :    (set_attr &quot;type&quot; &quot;sseadd&quot;)</span>
<span class="lineNum">    1674 </span><span class="lineCov">      16137 :    (set_attr &quot;prefix&quot; &quot;&lt;mask_prefix3&gt;&quot;)</span>
<span class="lineNum">    1675 </span><span class="lineCov">      16295 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    1676 </span><span class="lineCov">        977 : </span>
<span class="lineNum">    1677 </span>            : (define_insn &quot;&lt;sse&gt;_vm&lt;plusminus_insn&gt;&lt;mode&gt;3&lt;mask_scalar_name&gt;&lt;round_scalar_name&gt;&quot;
<span class="lineNum">    1678 </span>            :   [(set (match_operand:VF_128 0 &quot;register_operand&quot; &quot;=x,v&quot;)
<span class="lineNum">    1679 </span>            :         (vec_merge:VF_128
<span class="lineNum">    1680 </span><span class="lineNoCov">          0 :           (plusminus:VF_128</span>
<span class="lineNum">    1681 </span><span class="lineCov">        192 :             (match_operand:VF_128 1 &quot;register_operand&quot; &quot;0,v&quot;)</span>
<span class="lineNum">    1682 </span><span class="lineCov">        192 :             (match_operand:VF_128 2 &quot;vector_operand&quot; &quot;xBm,&lt;round_scalar_constraint&gt;&quot;))</span>
<span class="lineNum">    1683 </span><span class="lineCov">        192 :           (match_dup 1)</span>
<span class="lineNum">    1684 </span>            :           (const_int 1)))]
<span class="lineNum">    1685 </span><span class="lineCov">         56 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">    1686 </span><span class="lineNoCov">          0 :   &quot;@</span>
<span class="lineNum">    1687 </span><span class="lineCov">        277 :    &lt;plusminus_mnemonic&gt;&lt;ssescalarmodesuffix&gt;\t{%2, %0|%0, %&lt;iptr&gt;2}</span>
<span class="lineNum">    1688 </span><span class="lineCov">      10853 :    v&lt;plusminus_mnemonic&gt;&lt;ssescalarmodesuffix&gt;\t{&lt;round_scalar_mask_op3&gt;%2, %1, %0&lt;mask_scalar_operand3&gt;|%0&lt;mask_scalar_operand3&gt;, %1, %&lt;iptr&gt;2&lt;round_scalar_mask_op3&gt;}&quot;</span>
<span class="lineNum">    1689 </span><span class="lineCov">       1011 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<span class="lineNum">    1690 </span><span class="lineCov">        734 :    (set_attr &quot;type&quot; &quot;sseadd&quot;)</span>
<span class="lineNum">    1691 </span><span class="lineCov">        192 :    (set_attr &quot;prefix&quot; &quot;&lt;round_scalar_prefix&gt;&quot;)</span>
<span class="lineNum">    1692 </span><span class="lineCov">      10576 :    (set_attr &quot;mode&quot; &quot;&lt;ssescalarmode&gt;&quot;)])</span>
<span class="lineNum">    1693 </span><span class="lineCov">      10384 : </span>
<span class="lineNum">    1694 </span><span class="lineCov">       4386 : (define_expand &quot;mul&lt;mode&gt;3&lt;mask_name&gt;&lt;round_name&gt;&quot;</span>
<span class="lineNum">    1695 </span><span class="lineCov">        192 :   [(set (match_operand:VF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    1696 </span><span class="lineCov">        277 :         (mult:VF</span>
<span class="lineNum">    1697 </span><span class="lineCov">      10661 :           (match_operand:VF 1 &quot;&lt;round_nimm_predicate&gt;&quot;)</span>
<span class="lineNum">    1698 </span><span class="lineCov">      10118 :           (match_operand:VF 2 &quot;&lt;round_nimm_predicate&gt;&quot;)))]</span>
<span class="lineNum">    1699 </span><span class="lineCov">       4386 :   &quot;TARGET_SSE &amp;&amp; &lt;mask_mode512bit_condition&gt; &amp;&amp; &lt;round_mode512bit_condition&gt;&quot;</span>
<span class="lineNum">    1700 </span><span class="lineCov">        266 :   &quot;ix86_fixup_binary_operands_no_copy (MULT, &lt;MODE&gt;mode, operands);&quot;)</span>
<span class="lineNum">    1701 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    1702 </span><span class="lineCov">       4663 : (define_insn &quot;*mul&lt;mode&gt;3&lt;mask_name&gt;&lt;round_name&gt;&quot;</span>
<span class="lineNum">    1703 </span><span class="lineCov">      13016 :   [(set (match_operand:VF 0 &quot;register_operand&quot; &quot;=x,v&quot;)</span>
<span class="lineNum">    1704 </span><span class="lineCov">       4663 :         (mult:VF</span>
<span class="lineNum">    1705 </span><span class="lineCov">       8353 :           (match_operand:VF 1 &quot;&lt;round_nimm_predicate&gt;&quot; &quot;%0,v&quot;)</span>
<span class="lineNum">    1706 </span><span class="lineCov">       8353 :           (match_operand:VF 2 &quot;&lt;round_nimm_predicate&gt;&quot; &quot;xBm,&lt;round_constraint&gt;&quot;)))]</span>
<span class="lineNum">    1707 </span><span class="lineCov">      53886 :   &quot;TARGET_SSE</span>
<span class="lineNum">    1708 </span><span class="lineCov">      56877 :    &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))</span>
<span class="lineNum">    1709 </span><span class="lineCov">        591 :    &amp;&amp; &lt;mask_mode512bit_condition&gt; &amp;&amp; &lt;round_mode512bit_condition&gt;&quot;</span>
<span class="lineNum">    1710 </span><span class="lineCov">      13174 :   &quot;@</span>
<span class="lineNum">    1711 </span><span class="lineCov">        204 :    mul&lt;ssemodesuffix&gt;\t{%2, %0|%0, %2}</span>
<span class="lineNum">    1712 </span><span class="lineNoCov">          0 :    vmul&lt;ssemodesuffix&gt;\t{&lt;round_mask_op3&gt;%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2&lt;round_mask_op3&gt;}&quot;</span>
<span class="lineNum">    1713 </span><span class="lineCov">       1464 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<span class="lineNum">    1714 </span><span class="lineCov">       9601 :    (set_attr &quot;type&quot; &quot;ssemul&quot;)</span>
<span class="lineNum">    1715 </span><span class="lineCov">      10810 :    (set_attr &quot;prefix&quot; &quot;&lt;mask_prefix3&gt;&quot;)</span>
<span class="lineNum">    1716 </span><span class="lineCov">        108 :    (set_attr &quot;btver2_decode&quot; &quot;direct,double&quot;)</span>
<span class="lineNum">    1717 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])
<span class="lineNum">    1718 </span>            : 
<span class="lineNum">    1719 </span>            : (define_insn &quot;&lt;sse&gt;_vm&lt;multdiv_mnemonic&gt;&lt;mode&gt;3&lt;mask_scalar_name&gt;&lt;round_scalar_name&gt;&quot;
<span class="lineNum">    1720 </span><span class="lineNoCov">          0 :   [(set (match_operand:VF_128 0 &quot;register_operand&quot; &quot;=x,v&quot;)</span>
<span class="lineNum">    1721 </span><span class="lineCov">         96 :         (vec_merge:VF_128</span>
<span class="lineNum">    1722 </span><span class="lineCov">         96 :           (multdiv:VF_128</span>
<span class="lineNum">    1723 </span><span class="lineCov">         96 :             (match_operand:VF_128 1 &quot;register_operand&quot; &quot;0,v&quot;)</span>
<span class="lineNum">    1724 </span>            :             (match_operand:VF_128 2 &quot;vector_operand&quot; &quot;xBm,&lt;round_scalar_constraint&gt;&quot;))
<span class="lineNum">    1725 </span>            :           (match_dup 1)
<span class="lineNum">    1726 </span><span class="lineNoCov">          0 :           (const_int 1)))]</span>
<span class="lineNum">    1727 </span><span class="lineCov">        164 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">    1728 </span><span class="lineCov">       5031 :   &quot;@</span>
<span class="lineNum">    1729 </span><span class="lineCov">        204 :    &lt;multdiv_mnemonic&gt;&lt;ssescalarmodesuffix&gt;\t{%2, %0|%0, %&lt;iptr&gt;2}</span>
<span class="lineNum">    1730 </span><span class="lineCov">         96 :    v&lt;multdiv_mnemonic&gt;&lt;ssescalarmodesuffix&gt;\t{&lt;round_scalar_mask_op3&gt;%2, %1, %0&lt;mask_scalar_operand3&gt;|%0&lt;mask_scalar_operand3&gt;, %1, %&lt;iptr&gt;2&lt;round_scalar_mask_op3&gt;}&quot;</span>
<span class="lineNum">    1731 </span><span class="lineCov">        578 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<span class="lineNum">    1732 </span><span class="lineCov">       5405 :    (set_attr &quot;type&quot; &quot;sse&lt;multdiv_mnemonic&gt;&quot;)</span>
<span class="lineNum">    1733 </span><span class="lineCov">       4827 :    (set_attr &quot;prefix&quot; &quot;&lt;round_scalar_prefix&gt;&quot;)</span>
<span class="lineNum">    1734 </span><span class="lineCov">       3068 :    (set_attr &quot;btver2_decode&quot; &quot;direct,double&quot;)</span>
<span class="lineNum">    1735 </span><span class="lineCov">         96 :    (set_attr &quot;mode&quot; &quot;&lt;ssescalarmode&gt;&quot;)])</span>
<span class="lineNum">    1736 </span><span class="lineCov">        108 : </span>
<span class="lineNum">    1737 </span><span class="lineCov">       4935 : (define_expand &quot;div&lt;mode&gt;3&quot;</span>
<span class="lineNum">    1738 </span><span class="lineCov">       4815 :   [(set (match_operand:VF2 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    1739 </span><span class="lineCov">       3068 :         (div:VF2 (match_operand:VF2 1 &quot;register_operand&quot;)</span>
<span class="lineNum">    1740 </span><span class="lineCov">       3176 :                  (match_operand:VF2 2 &quot;vector_operand&quot;)))]</span>
<span class="lineNum">    1741 </span><span class="lineNoCov">          0 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">    1742 </span><span class="lineCov">         12 :   &quot;ix86_fixup_binary_operands_no_copy (DIV, &lt;MODE&gt;mode, operands);&quot;)</span>
<span class="lineNum">    1743 </span><span class="lineCov">       3176 : </span>
<span class="lineNum">    1744 </span><span class="lineCov">       3176 : (define_expand &quot;div&lt;mode&gt;3&quot;</span>
<span class="lineNum">    1745 </span><span class="lineCov">        113 :   [(set (match_operand:VF1 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    1746 </span><span class="lineCov">        113 :         (div:VF1 (match_operand:VF1 1 &quot;register_operand&quot;)</span>
<span class="lineNum">    1747 </span><span class="lineCov">        113 :                  (match_operand:VF1 2 &quot;vector_operand&quot;)))]</span>
<span class="lineNum">    1748 </span><span class="lineCov">        113 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">    1749 </span><span class="lineCov">        636 : {</span>
<span class="lineNum">    1750 </span><span class="lineCov">        636 :   ix86_fixup_binary_operands_no_copy (DIV, &lt;MODE&gt;mode, operands);</span>
<span class="lineNum">    1751 </span>            : 
<span class="lineNum">    1752 </span><span class="lineCov">        113 :   if (TARGET_SSE_MATH</span>
<span class="lineNum">    1753 </span><span class="lineCov">        523 :       &amp;&amp; TARGET_RECIP_VEC_DIV</span>
<span class="lineNum">    1754 </span><span class="lineCov">        523 :       &amp;&amp; !optimize_insn_for_size_p ()</span>
<span class="lineNum">    1755 </span><span class="lineCov">        522 :       &amp;&amp; flag_finite_math_only &amp;&amp; !flag_trapping_math</span>
<span class="lineNum">    1756 </span><span class="lineCov">        672 :       &amp;&amp; flag_unsafe_math_optimizations)</span>
<span class="lineNum">    1757 </span><span class="lineCov">        113 :     {</span>
<span class="lineNum">    1758 </span><span class="lineCov">         36 :       ix86_emit_swdivsf (operands[0], operands[1], operands[2], &lt;MODE&gt;mode);</span>
<span class="lineNum">    1759 </span><span class="lineCov">         72 :       DONE;</span>
<span class="lineNum">    1760 </span>            :     }
<span class="lineNum">    1761 </span>            : })
<span class="lineNum">    1762 </span>            : 
<span class="lineNum">    1763 </span><span class="lineCov">        115 : (define_insn &quot;&lt;sse&gt;_div&lt;mode&gt;3&lt;mask_name&gt;&lt;round_name&gt;&quot;</span>
<span class="lineNum">    1764 </span><span class="lineCov">        487 :   [(set (match_operand:VF 0 &quot;register_operand&quot; &quot;=x,v&quot;)</span>
<span class="lineNum">    1765 </span><span class="lineCov">        487 :         (div:VF</span>
<span class="lineNum">    1766 </span><span class="lineCov">        487 :           (match_operand:VF 1 &quot;register_operand&quot; &quot;0,v&quot;)</span>
<span class="lineNum">    1767 </span><span class="lineCov">        602 :           (match_operand:VF 2 &quot;&lt;round_nimm_predicate&gt;&quot; &quot;xBm,&lt;round_constraint&gt;&quot;)))]</span>
<span class="lineNum">    1768 </span><span class="lineCov">       3693 :   &quot;TARGET_SSE &amp;&amp; &lt;mask_mode512bit_condition&gt; &amp;&amp; &lt;round_mode512bit_condition&gt;&quot;</span>
<span class="lineNum">    1769 </span><span class="lineCov">       3849 :   &quot;@</span>
<span class="lineNum">    1770 </span><span class="lineCov">        115 :    div&lt;ssemodesuffix&gt;\t{%2, %0|%0, %2}</span>
<span class="lineNum">    1771 </span><span class="lineCov">        487 :    vdiv&lt;ssemodesuffix&gt;\t{&lt;round_mask_op3&gt;%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2&lt;round_mask_op3&gt;}&quot;</span>
<span class="lineNum">    1772 </span><span class="lineCov">        191 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<span class="lineNum">    1773 </span><span class="lineCov">        191 :    (set_attr &quot;type&quot; &quot;ssediv&quot;)</span>
<span class="lineNum">    1774 </span><span class="lineCov">         76 :    (set_attr &quot;prefix&quot; &quot;&lt;mask_prefix3&gt;&quot;)</span>
<span class="lineNum">    1775 </span><span class="lineCov">        487 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    1776 </span><span class="lineCov">        487 : </span>
<span class="lineNum">    1777 </span><span class="lineCov">        487 : (define_insn &quot;&lt;sse&gt;_rcp&lt;mode&gt;2&quot;</span>
<span class="lineNum">    1778 </span>            :   [(set (match_operand:VF1_128_256 0 &quot;register_operand&quot; &quot;=x&quot;)
<span class="lineNum">    1779 </span>            :         (unspec:VF1_128_256
<span class="lineNum">    1780 </span>            :           [(match_operand:VF1_128_256 1 &quot;vector_operand&quot; &quot;xBm&quot;)] UNSPEC_RCP))]
<span class="lineNum">    1781 </span><span class="lineCov">        148 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">    1782 </span><span class="lineCov">        509 :   &quot;%vrcpps\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">    1783 </span>            :   [(set_attr &quot;type&quot; &quot;sse&quot;)
<span class="lineNum">    1784 </span>            :    (set_attr &quot;atom_sse_attr&quot; &quot;rcp&quot;)
<span class="lineNum">    1785 </span><span class="lineNoCov">          0 :    (set_attr &quot;btver2_sse_attr&quot; &quot;rcp&quot;)</span>
<span class="lineNum">    1786 </span><span class="lineCov">        509 :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)</span>
<span class="lineNum">    1787 </span><span class="lineCov">        509 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    1788 </span><span class="lineCov">        509 : </span>
<span class="lineNum">    1789 </span><span class="lineCov">         76 : (define_insn &quot;sse_vmrcpv4sf2&quot;</span>
<span class="lineNum">    1790 </span><span class="lineCov">         76 :   [(set (match_operand:V4SF 0 &quot;register_operand&quot; &quot;=x,x&quot;)</span>
<span class="lineNum">    1791 </span><span class="lineCov">         76 :         (vec_merge:V4SF</span>
<span class="lineNum">    1792 </span><span class="lineCov">         76 :           (unspec:V4SF [(match_operand:V4SF 1 &quot;nonimmediate_operand&quot; &quot;xm,xm&quot;)]</span>
<span class="lineNum">    1793 </span>            :                        UNSPEC_RCP)
<span class="lineNum">    1794 </span><span class="lineCov">          9 :           (match_operand:V4SF 2 &quot;register_operand&quot; &quot;0,x&quot;)</span>
<span class="lineNum">    1795 </span><span class="lineCov">         18 :           (const_int 1)))]</span>
<span class="lineNum">    1796 </span><span class="lineCov">        527 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">    1797 </span><span class="lineCov">        556 :   &quot;@</span>
<span class="lineNum">    1798 </span><span class="lineCov">        509 :    rcpss\t{%1, %0|%0, %k1}</span>
<span class="lineNum">    1799 </span><span class="lineCov">        509 :    vrcpss\t{%1, %2, %0|%0, %2, %k1}&quot;</span>
<span class="lineNum">    1800 </span><span class="lineCov">       1487 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<span class="lineNum">    1801 </span><span class="lineCov">        978 :    (set_attr &quot;type&quot; &quot;sse&quot;)</span>
<span class="lineNum">    1802 </span>            :    (set_attr &quot;atom_sse_attr&quot; &quot;rcp&quot;)
<span class="lineNum">    1803 </span><span class="lineCov">        131 :    (set_attr &quot;btver2_sse_attr&quot; &quot;rcp&quot;)</span>
<span class="lineNum">    1804 </span><span class="lineCov">        234 :    (set_attr &quot;prefix&quot; &quot;orig,vex&quot;)</span>
<span class="lineNum">    1805 </span>            :    (set_attr &quot;mode&quot; &quot;SF&quot;)])
<span class="lineNum">    1806 </span>            : 
<span class="lineNum">    1807 </span>            : (define_insn &quot;&lt;mask_codefor&gt;rcp14&lt;mode&gt;&lt;mask_name&gt;&quot;
<span class="lineNum">    1808 </span>            :   [(set (match_operand:VF_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    1809 </span>            :         (unspec:VF_AVX512VL
<span class="lineNum">    1810 </span><span class="lineCov">         35 :           [(match_operand:VF_AVX512VL 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)]</span>
<span class="lineNum">    1811 </span>            :           UNSPEC_RCP14))]
<span class="lineNum">    1812 </span><span class="lineCov">         18 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    1813 </span><span class="lineCov">         35 :   &quot;vrcp14&lt;ssemodesuffix&gt;\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1}&quot;</span>
<span class="lineNum">    1814 </span>            :   [(set_attr &quot;type&quot; &quot;sse&quot;)
<span class="lineNum">    1815 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    1816 </span><span class="lineCov">         18 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    1817 </span><span class="lineCov">         18 : </span>
<span class="lineNum">    1818 </span>            : (define_insn &quot;srcp14&lt;mode&gt;&quot;
<span class="lineNum">    1819 </span>            :   [(set (match_operand:VF_128 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    1820 </span><span class="lineCov">          2 :         (vec_merge:VF_128</span>
<span class="lineNum">    1821 </span>            :           (unspec:VF_128
<span class="lineNum">    1822 </span>            :             [(match_operand:VF_128 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)]
<span class="lineNum">    1823 </span><span class="lineCov">          2 :             UNSPEC_RCP14)</span>
<span class="lineNum">    1824 </span><span class="lineCov">          2 :           (match_operand:VF_128 2 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">    1825 </span><span class="lineCov">          2 :           (const_int 1)))]</span>
<span class="lineNum">    1826 </span><span class="lineCov">         26 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    1827 </span><span class="lineCov">          2 :   &quot;vrcp14&lt;ssescalarmodesuffix&gt;\t{%1, %2, %0|%0, %2, %&lt;iptr&gt;1}&quot;</span>
<span class="lineNum">    1828 </span><span class="lineCov">          2 :   [(set_attr &quot;type&quot; &quot;sse&quot;)</span>
<span class="lineNum">    1829 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    1830 </span><span class="lineCov">         29 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    1831 </span><span class="lineCov">         29 : </span>
<span class="lineNum">    1832 </span>            : (define_insn &quot;srcp14&lt;mode&gt;_mask&quot;
<span class="lineNum">    1833 </span>            :   [(set (match_operand:VF_128 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    1834 </span>            :         (vec_merge:VF_128
<span class="lineNum">    1835 </span>            :           (vec_merge:VF_128
<span class="lineNum">    1836 </span>            :             (unspec:VF_128
<span class="lineNum">    1837 </span>            :               [(match_operand:VF_128 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)]
<span class="lineNum">    1838 </span>            :             UNSPEC_RCP14)
<span class="lineNum">    1839 </span>            :               (match_operand:VF_128 3 &quot;vector_move_operand&quot; &quot;0C&quot;)
<span class="lineNum">    1840 </span>            :             (match_operand:&lt;avx512fmaskmode&gt; 4 &quot;register_operand&quot; &quot;Yk&quot;))
<span class="lineNum">    1841 </span>            :           (match_operand:VF_128 2 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">    1842 </span>            :           (const_int 1)))]
<span class="lineNum">    1843 </span><span class="lineCov">         87 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    1844 </span><span class="lineCov">          4 :   &quot;vrcp14&lt;ssescalarmodesuffix&gt;\t{%1, %2, %0%{%4%}%N3|%0%{%4%}%N3, %2, %&lt;iptr&gt;1}&quot;</span>
<span class="lineNum">    1845 </span>            :   [(set_attr &quot;type&quot; &quot;sse&quot;)
<span class="lineNum">    1846 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    1847 </span><span class="lineCov">         91 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    1848 </span><span class="lineCov">         91 : </span>
<span class="lineNum">    1849 </span><span class="lineCov">         91 : (define_expand &quot;sqrt&lt;mode&gt;2&quot;</span>
<span class="lineNum">    1850 </span>            :   [(set (match_operand:VF2 0 &quot;register_operand&quot;)
<span class="lineNum">    1851 </span>            :         (sqrt:VF2 (match_operand:VF2 1 &quot;vector_operand&quot;)))]
<span class="lineNum">    1852 </span>            :   &quot;TARGET_SSE2&quot;)
<span class="lineNum">    1853 </span>            : 
<span class="lineNum">    1854 </span>            : (define_expand &quot;sqrt&lt;mode&gt;2&quot;
<span class="lineNum">    1855 </span>            :   [(set (match_operand:VF1 0 &quot;register_operand&quot;)
<span class="lineNum">    1856 </span>            :         (sqrt:VF1 (match_operand:VF1 1 &quot;vector_operand&quot;)))]
<span class="lineNum">    1857 </span>            :   &quot;TARGET_SSE&quot;
<span class="lineNum">    1858 </span>            : {
<span class="lineNum">    1859 </span>            :   if (TARGET_SSE_MATH
<span class="lineNum">    1860 </span>            :       &amp;&amp; TARGET_RECIP_VEC_SQRT
<span class="lineNum">    1861 </span>            :       &amp;&amp; !optimize_insn_for_size_p ()
<span class="lineNum">    1862 </span>            :       &amp;&amp; flag_finite_math_only &amp;&amp; !flag_trapping_math
<span class="lineNum">    1863 </span>            :       &amp;&amp; flag_unsafe_math_optimizations)
<span class="lineNum">    1864 </span>            :     {
<span class="lineNum">    1865 </span>            :       ix86_emit_swsqrtsf (operands[0], operands[1], &lt;MODE&gt;mode, false);
<span class="lineNum">    1866 </span><span class="lineCov">         20 :       DONE;</span>
<span class="lineNum">    1867 </span><span class="lineCov">         20 :     }</span>
<span class="lineNum">    1868 </span><span class="lineCov">         20 : })</span>
<span class="lineNum">    1869 </span><span class="lineCov">         20 : </span>
<span class="lineNum">    1870 </span><span class="lineCov">         20 : (define_insn &quot;&lt;sse&gt;_sqrt&lt;mode&gt;2&lt;mask_name&gt;&lt;round_name&gt;&quot;</span>
<span class="lineNum">    1871 </span><span class="lineCov">         19 :   [(set (match_operand:VF 0 &quot;register_operand&quot; &quot;=x,v&quot;)</span>
<span class="lineNum">    1872 </span>            :         (sqrt:VF (match_operand:VF 1 &quot;&lt;round_nimm_predicate&gt;&quot; &quot;xBm,&lt;round_constraint&gt;&quot;)))]
<span class="lineNum">    1873 </span><span class="lineCov">        401 :   &quot;TARGET_SSE &amp;&amp; &lt;mask_mode512bit_condition&gt; &amp;&amp; &lt;round_mode512bit_condition&gt;&quot;</span>
<span class="lineNum">    1874 </span><span class="lineCov">         44 :   &quot;@</span>
<span class="lineNum">    1875 </span>            :    sqrt&lt;ssemodesuffix&gt;\t{%1, %0|%0, %1}
<span class="lineNum">    1876 </span>            :    vsqrt&lt;ssemodesuffix&gt;\t{&lt;round_mask_op2&gt;%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1&lt;round_mask_op2&gt;}&quot;
<span class="lineNum">    1877 </span><span class="lineCov">         56 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<span class="lineNum">    1878 </span><span class="lineCov">         56 :    (set_attr &quot;type&quot; &quot;sse&quot;)</span>
<span class="lineNum">    1879 </span><span class="lineCov">         56 :    (set_attr &quot;atom_sse_attr&quot; &quot;sqrt&quot;)</span>
<span class="lineNum">    1880 </span><span class="lineCov">          9 :    (set_attr &quot;btver2_sse_attr&quot; &quot;sqrt&quot;)</span>
<span class="lineNum">    1881 </span><span class="lineCov">         17 :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)</span>
<span class="lineNum">    1882 </span><span class="lineCov">          3 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    1883 </span>            : 
<a name="1884"><span class="lineNum">    1884 </span><span class="lineCov">          3 : (define_insn &quot;&lt;sse&gt;_vmsqrt&lt;mode&gt;2&lt;mask_scalar_name&gt;&lt;round_scalar_name&gt;&quot;</span></a>
<span class="lineNum">    1885 </span>            :   [(set (match_operand:VF_128 0 &quot;register_operand&quot; &quot;=x,v&quot;)
<span class="lineNum">    1886 </span>            :         (vec_merge:VF_128
<span class="lineNum">    1887 </span><span class="lineCov">          3 :           (sqrt:VF_128</span>
<span class="lineNum">    1888 </span><span class="lineCov">          3 :             (match_operand:VF_128 1 &quot;vector_operand&quot; &quot;xBm,&lt;round_scalar_constraint&gt;&quot;))</span>
<span class="lineNum">    1889 </span><span class="lineCov">          3 :           (match_operand:VF_128 2 &quot;register_operand&quot; &quot;0,v&quot;)</span>
<span class="lineNum">    1890 </span>            :           (const_int 1)))]
<span class="lineNum">    1891 </span><span class="lineCov">         30 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">    1892 </span><span class="lineCov">         56 :   &quot;@</span>
<span class="lineNum">    1893 </span>            :    sqrt&lt;ssescalarmodesuffix&gt;\t{%1, %0|%0, %&lt;iptr&gt;1}
<span class="lineNum">    1894 </span><span class="lineCov">         27 :    vsqrt&lt;ssescalarmodesuffix&gt;\t{&lt;round_scalar_mask_op3&gt;%1, %2, %0&lt;mask_scalar_operand3&gt;|%0&lt;mask_scalar_operand3&gt;, %2, %&lt;iptr&gt;1&lt;round_scalar_mask_op3&gt;}&quot;</span>
<span class="lineNum">    1895 </span><span class="lineCov">        227 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<span class="lineNum">    1896 </span><span class="lineCov">        227 :    (set_attr &quot;type&quot; &quot;sse&quot;)</span>
<span class="lineNum">    1897 </span><span class="lineCov">        254 :    (set_attr &quot;atom_sse_attr&quot; &quot;sqrt&quot;)</span>
<span class="lineNum">    1898 </span><span class="lineCov">         27 :    (set_attr &quot;prefix&quot; &quot;&lt;round_scalar_prefix&gt;&quot;)</span>
<span class="lineNum">    1899 </span><span class="lineCov">         27 :    (set_attr &quot;btver2_sse_attr&quot; &quot;sqrt&quot;)</span>
<span class="lineNum">    1900 </span><span class="lineCov">         27 :    (set_attr &quot;mode&quot; &quot;&lt;ssescalarmode&gt;&quot;)])</span>
<span class="lineNum">    1901 </span><span class="lineCov">         27 : </span>
<span class="lineNum">    1902 </span><span class="lineCov">         18 : (define_expand &quot;rsqrt&lt;mode&gt;2&quot;</span>
<span class="lineNum">    1903 </span>            :   [(set (match_operand:VF1_128_256 0 &quot;register_operand&quot;)
<span class="lineNum">    1904 </span>            :         (unspec:VF1_128_256
<span class="lineNum">    1905 </span>            :           [(match_operand:VF1_128_256 1 &quot;vector_operand&quot;)] UNSPEC_RSQRT))]
<span class="lineNum">    1906 </span>            :   &quot;TARGET_SSE_MATH&quot;
<span class="lineNum">    1907 </span>            : {
<span class="lineNum">    1908 </span>            :   ix86_emit_swsqrtsf (operands[0], operands[1], &lt;MODE&gt;mode, true);
<span class="lineNum">    1909 </span>            :   DONE;
<span class="lineNum">    1910 </span>            : })
<span class="lineNum">    1911 </span>            : 
<span class="lineNum">    1912 </span>            : (define_expand &quot;rsqrtv16sf2&quot;
<span class="lineNum">    1913 </span>            :   [(set (match_operand:V16SF 0 &quot;register_operand&quot;)
<span class="lineNum">    1914 </span>            :         (unspec:V16SF
<span class="lineNum">    1915 </span><span class="lineCov">         13 :           [(match_operand:V16SF 1 &quot;vector_operand&quot;)]</span>
<span class="lineNum">    1916 </span><span class="lineCov">          9 :           UNSPEC_RSQRT28))]</span>
<span class="lineNum">    1917 </span><span class="lineCov">         26 :   &quot;TARGET_SSE_MATH &amp;&amp; TARGET_AVX512ER&quot;</span>
<span class="lineNum">    1918 </span>            : {
<span class="lineNum">    1919 </span>            :   ix86_emit_swsqrtsf (operands[0], operands[1], V16SFmode, true);
<span class="lineNum">    1920 </span>            :   DONE;
<span class="lineNum">    1921 </span>            : })
<span class="lineNum">    1922 </span>            : 
<span class="lineNum">    1923 </span>            : (define_insn &quot;&lt;sse&gt;_rsqrt&lt;mode&gt;2&quot;
<span class="lineNum">    1924 </span>            :   [(set (match_operand:VF1_128_256 0 &quot;register_operand&quot; &quot;=x&quot;)
<span class="lineNum">    1925 </span>            :         (unspec:VF1_128_256
<span class="lineNum">    1926 </span><span class="lineCov">          2 :           [(match_operand:VF1_128_256 1 &quot;vector_operand&quot; &quot;xBm&quot;)] UNSPEC_RSQRT))]</span>
<span class="lineNum">    1927 </span><span class="lineCov">         74 :   &quot;TARGET_SSE&quot;</span>
<a name="1928"><span class="lineNum">    1928 </span><span class="lineCov">          4 :   &quot;%vrsqrtps\t{%1, %0|%0, %1}&quot;</span></a>
<span class="lineNum">    1929 </span>            :   [(set_attr &quot;type&quot; &quot;sse&quot;)
<span class="lineNum">    1930 </span>            :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)
<span class="lineNum">    1931 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])
<span class="lineNum">    1932 </span>            : 
<span class="lineNum">    1933 </span>            : (define_insn &quot;&lt;mask_codefor&gt;rsqrt14&lt;mode&gt;&lt;mask_name&gt;&quot;
<span class="lineNum">    1934 </span>            :   [(set (match_operand:VF_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    1935 </span><span class="lineCov">         76 :         (unspec:VF_AVX512VL</span>
<span class="lineNum">    1936 </span><span class="lineCov">         76 :           [(match_operand:VF_AVX512VL 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)]</span>
<span class="lineNum">    1937 </span><span class="lineCov">         76 :           UNSPEC_RSQRT14))]</span>
<span class="lineNum">    1938 </span><span class="lineCov">         82 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    1939 </span><span class="lineNoCov">          0 :   &quot;vrsqrt14&lt;ssemodesuffix&gt;\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1}&quot;</span>
<span class="lineNum">    1940 </span><span class="lineCov">          9 :   [(set_attr &quot;type&quot; &quot;sse&quot;)</span>
<span class="lineNum">    1941 </span><span class="lineCov">         15 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    1942 </span><span class="lineCov">         24 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    1943 </span><span class="lineCov">         24 : </span>
<span class="lineNum">    1944 </span><span class="lineCov">          6 : (define_insn &quot;rsqrt14&lt;mode&gt;&quot;</span>
<span class="lineNum">    1945 </span><span class="lineCov">          6 :   [(set (match_operand:VF_128 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    1946 </span><span class="lineCov">          6 :         (vec_merge:VF_128</span>
<span class="lineNum">    1947 </span>            :           (unspec:VF_128
<span class="lineNum">    1948 </span>            :             [(match_operand:VF_128 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)]
<span class="lineNum">    1949 </span><span class="lineCov">          9 :             UNSPEC_RSQRT14)</span>
<span class="lineNum">    1950 </span>            :           (match_operand:VF_128 2 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">    1951 </span>            :           (const_int 1)))]
<span class="lineNum">    1952 </span><span class="lineCov">         24 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    1953 </span><span class="lineCov">          9 :   &quot;vrsqrt14&lt;ssescalarmodesuffix&gt;\t{%1, %2, %0|%0, %2, %&lt;iptr&gt;1}&quot;</span>
<span class="lineNum">    1954 </span><span class="lineCov">          9 :   [(set_attr &quot;type&quot; &quot;sse&quot;)</span>
<span class="lineNum">    1955 </span><span class="lineCov">          9 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    1956 </span><span class="lineCov">         33 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    1957 </span><span class="lineCov">         33 : </span>
<span class="lineNum">    1958 </span><span class="lineCov">          9 : (define_insn &quot;rsqrt14_&lt;mode&gt;_mask&quot;</span>
<span class="lineNum">    1959 </span><span class="lineCov">          9 :   [(set (match_operand:VF_128 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    1960 </span>            :         (vec_merge:VF_128
<span class="lineNum">    1961 </span>            :           (vec_merge:VF_128
<span class="lineNum">    1962 </span>            :             (unspec:VF_128
<span class="lineNum">    1963 </span>            :               [(match_operand:VF_128 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)]
<span class="lineNum">    1964 </span>            :               UNSPEC_RSQRT14)
<span class="lineNum">    1965 </span>            :               (match_operand:VF_128 3 &quot;vector_move_operand&quot; &quot;0C&quot;)
<span class="lineNum">    1966 </span>            :               (match_operand:&lt;avx512fmaskmode&gt; 4 &quot;register_operand&quot; &quot;Yk&quot;))
<span class="lineNum">    1967 </span>            :           (match_operand:VF_128 2 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">    1968 </span>            :           (const_int 1)))]
<span class="lineNum">    1969 </span><span class="lineCov">         87 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    1970 </span><span class="lineCov">          4 :   &quot;vrsqrt14&lt;ssescalarmodesuffix&gt;\t{%1, %2, %0%{%4%}%N3|%0%{%4%}%N3, %2, %&lt;iptr&gt;1}&quot;</span>
<span class="lineNum">    1971 </span>            :   [(set_attr &quot;type&quot; &quot;sse&quot;)
<span class="lineNum">    1972 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    1973 </span><span class="lineCov">         91 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    1974 </span><span class="lineCov">         91 : </span>
<span class="lineNum">    1975 </span><span class="lineCov">         91 : (define_insn &quot;sse_vmrsqrtv4sf2&quot;</span>
<span class="lineNum">    1976 </span>            :   [(set (match_operand:V4SF 0 &quot;register_operand&quot; &quot;=x,x&quot;)
<span class="lineNum">    1977 </span>            :         (vec_merge:V4SF
<span class="lineNum">    1978 </span>            :           (unspec:V4SF [(match_operand:V4SF 1 &quot;nonimmediate_operand&quot; &quot;xm,xm&quot;)]
<span class="lineNum">    1979 </span>            :                        UNSPEC_RSQRT)
<span class="lineNum">    1980 </span>            :           (match_operand:V4SF 2 &quot;register_operand&quot; &quot;0,x&quot;)
<span class="lineNum">    1981 </span>            :           (const_int 1)))]
<span class="lineNum">    1982 </span><span class="lineCov">         32 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">    1983 </span><span class="lineCov">         47 :   &quot;@</span>
<span class="lineNum">    1984 </span>            :    rsqrtss\t{%1, %0|%0, %k1}
<span class="lineNum">    1985 </span>            :    vrsqrtss\t{%1, %2, %0|%0, %2, %k1}&quot;
<span class="lineNum">    1986 </span><span class="lineCov">       1213 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<span class="lineNum">    1987 </span><span class="lineCov">       1213 :    (set_attr &quot;type&quot; &quot;sse&quot;)</span>
<span class="lineNum">    1988 </span>            :    (set_attr &quot;prefix&quot; &quot;orig,vex&quot;)
<span class="lineNum">    1989 </span><span class="lineCov">       1073 :    (set_attr &quot;mode&quot; &quot;SF&quot;)])</span>
<span class="lineNum">    1990 </span><span class="lineCov">       2146 : </span>
<span class="lineNum">    1991 </span>            : (define_expand &quot;&lt;code&gt;&lt;mode&gt;3&lt;mask_name&gt;&lt;round_saeonly_name&gt;&quot;
<span class="lineNum">    1992 </span><span class="lineCov">        184 :   [(set (match_operand:VF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    1993 </span><span class="lineCov">        184 :         (smaxmin:VF</span>
<span class="lineNum">    1994 </span>            :           (match_operand:VF 1 &quot;&lt;round_saeonly_nimm_predicate&gt;&quot;)
<span class="lineNum">    1995 </span><span class="lineCov">         89 :           (match_operand:VF 2 &quot;&lt;round_saeonly_nimm_predicate&gt;&quot;)))]</span>
<span class="lineNum">    1996 </span><span class="lineCov">         89 :   &quot;TARGET_SSE &amp;&amp; &lt;mask_mode512bit_condition&gt; &amp;&amp; &lt;round_saeonly_mode512bit_condition&gt;&quot;</span>
<span class="lineNum">    1997 </span><span class="lineCov">         89 : {</span>
<span class="lineNum">    1998 </span>            :   if (!flag_finite_math_only || flag_signed_zeros)
<span class="lineNum">    1999 </span>            :     {
<span class="lineNum">    2000 </span>            :       operands[1] = force_reg (&lt;MODE&gt;mode, operands[1]);
<span class="lineNum">    2001 </span>            :       emit_insn (gen_ieee_&lt;maxmin_float&gt;&lt;mode&gt;3&lt;mask_name&gt;&lt;round_saeonly_name&gt;
<span class="lineNum">    2002 </span>            :                  (operands[0], operands[1], operands[2]
<span class="lineNum">    2003 </span>            :                   &lt;mask_operand_arg34&gt;
<span class="lineNum">    2004 </span>            :                   &lt;round_saeonly_mask_arg3&gt;));
<span class="lineNum">    2005 </span><span class="lineCov">       1249 :       DONE;</span>
<span class="lineNum">    2006 </span><span class="lineCov">         51 :     }</span>
<span class="lineNum">    2007 </span>            :   else
<span class="lineNum">    2008 </span><span class="lineCov">       1204 :     ix86_fixup_binary_operands_no_copy (&lt;CODE&gt;, &lt;MODE&gt;mode, operands);</span>
<span class="lineNum">    2009 </span><span class="lineCov">       1204 : })</span>
<span class="lineNum">    2010 </span>            : 
<span class="lineNum">    2011 </span>            : ;; These versions of the min/max patterns are intentionally ignorant of
<span class="lineNum">    2012 </span>            : ;; their behavior wrt -0.0 and NaN (via the commutative operand mark).
<span class="lineNum">    2013 </span><span class="lineCov">       2408 : ;; Since both the tree-level MAX_EXPR and the rtl-level SMAX operator</span>
<span class="lineNum">    2014 </span>            : ;; are undefined in this condition, we're certain this is correct.
<span class="lineNum">    2015 </span>            : 
<span class="lineNum">    2016 </span><span class="lineCov">         45 : (define_insn &quot;*&lt;code&gt;&lt;mode&gt;3&lt;mask_name&gt;&lt;round_saeonly_name&gt;&quot;</span>
<span class="lineNum">    2017 </span>            :   [(set (match_operand:VF 0 &quot;register_operand&quot; &quot;=x,v&quot;)
<span class="lineNum">    2018 </span>            :         (smaxmin:VF
<span class="lineNum">    2019 </span>            :           (match_operand:VF 1 &quot;&lt;round_saeonly_nimm_predicate&gt;&quot; &quot;%0,v&quot;)
<span class="lineNum">    2020 </span><span class="lineCov">         45 :           (match_operand:VF 2 &quot;&lt;round_saeonly_nimm_predicate&gt;&quot; &quot;xBm,&lt;round_saeonly_constraint&gt;&quot;)))]</span>
<span class="lineNum">    2021 </span><span class="lineCov">        192 :   &quot;TARGET_SSE</span>
<span class="lineNum">    2022 </span><span class="lineCov">        546 :    &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))</span>
<span class="lineNum">    2023 </span><span class="lineCov">         45 :    &amp;&amp; &lt;mask_mode512bit_condition&gt; &amp;&amp; &lt;round_saeonly_mode512bit_condition&gt;&quot;</span>
<span class="lineNum">    2024 </span><span class="lineCov">         45 :   &quot;@</span>
<span class="lineNum">    2025 </span><span class="lineCov">         45 :    &lt;maxmin_float&gt;&lt;ssemodesuffix&gt;\t{%2, %0|%0, %2}</span>
<span class="lineNum">    2026 </span><span class="lineNoCov">          0 :    v&lt;maxmin_float&gt;&lt;ssemodesuffix&gt;\t{&lt;round_saeonly_mask_op3&gt;%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2&lt;round_saeonly_mask_op3&gt;}&quot;</span>
<span class="lineNum">    2027 </span><span class="lineCov">         45 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<span class="lineNum">    2028 </span><span class="lineNoCov">          0 :    (set_attr &quot;type&quot; &quot;sseadd&quot;)</span>
<span class="lineNum">    2029 </span><span class="lineNoCov">          0 :    (set_attr &quot;btver2_sse_attr&quot; &quot;maxmin&quot;)</span>
<span class="lineNum">    2030 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix&quot; &quot;&lt;mask_prefix3&gt;&quot;)</span>
<span class="lineNum">    2031 </span><span class="lineCov">         45 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    2032 </span><span class="lineCov">         45 : </span>
<span class="lineNum">    2033 </span><span class="lineCov">         45 : ;; These versions of the min/max patterns implement exactly the operations</span>
<span class="lineNum">    2034 </span>            : ;;   min = (op1 &lt; op2 ? op1 : op2)
<span class="lineNum">    2035 </span>            : ;;   max = (!(op1 &lt; op2) ? op1 : op2)
<span class="lineNum">    2036 </span>            : ;; Their operands are not commutative, and thus they may be used in the
<span class="lineNum">    2037 </span><span class="lineNoCov">          0 : ;; presence of -0.0 and NaN.</span>
<span class="lineNum">    2038 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    2039 </span><span class="lineNoCov">          0 : (define_insn &quot;ieee_&lt;ieee_maxmin&gt;&lt;mode&gt;3&lt;mask_name&gt;&lt;round_saeonly_name&gt;&quot;</span>
<span class="lineNum">    2040 </span><span class="lineNoCov">          0 :   [(set (match_operand:VF 0 &quot;register_operand&quot; &quot;=x,v&quot;)</span>
<span class="lineNum">    2041 </span>            :         (unspec:VF
<span class="lineNum">    2042 </span>            :           [(match_operand:VF 1 &quot;register_operand&quot; &quot;0,v&quot;)
<span class="lineNum">    2043 </span><span class="lineNoCov">          0 :            (match_operand:VF 2 &quot;&lt;round_saeonly_nimm_predicate&gt;&quot; &quot;xBm,&lt;round_saeonly_constraint&gt;&quot;)]</span>
<span class="lineNum">    2044 </span><span class="lineNoCov">          0 :           IEEE_MAXMIN))]</span>
<span class="lineNum">    2045 </span><span class="lineCov">       2841 :   &quot;TARGET_SSE</span>
<span class="lineNum">    2046 </span><span class="lineNoCov">          0 :    &amp;&amp; &lt;mask_mode512bit_condition&gt; &amp;&amp; &lt;round_saeonly_mode512bit_condition&gt;&quot;</span>
<span class="lineNum">    2047 </span><span class="lineCov">        192 :   &quot;@</span>
<span class="lineNum">    2048 </span><span class="lineCov">        212 :    &lt;ieee_maxmin&gt;&lt;ssemodesuffix&gt;\t{%2, %0|%0, %2}</span>
<span class="lineNum">    2049 </span><span class="lineCov">        907 :    v&lt;ieee_maxmin&gt;&lt;ssemodesuffix&gt;\t{&lt;round_saeonly_mask_op3&gt;%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2&lt;round_saeonly_mask_op3&gt;}&quot;</span>
<span class="lineNum">    2050 </span><span class="lineCov">        791 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<span class="lineNum">    2051 </span><span class="lineCov">        185 :    (set_attr &quot;type&quot; &quot;sseadd&quot;)</span>
<span class="lineNum">    2052 </span><span class="lineCov">        192 :    (set_attr &quot;btver2_sse_attr&quot; &quot;maxmin&quot;)</span>
<span class="lineNum">    2053 </span><span class="lineCov">        264 :    (set_attr &quot;prefix&quot; &quot;&lt;mask_prefix3&gt;&quot;)</span>
<span class="lineNum">    2054 </span><span class="lineCov">        979 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    2055 </span><span class="lineCov">        715 : </span>
<span class="lineNum">    2056 </span><span class="lineCov">         89 : (define_insn &quot;&lt;sse&gt;_vm&lt;code&gt;&lt;mode&gt;3&lt;mask_scalar_name&gt;&lt;round_saeonly_scalar_name&gt;&quot;</span>
<span class="lineNum">    2057 </span><span class="lineCov">         20 :   [(set (match_operand:VF_128 0 &quot;register_operand&quot; &quot;=x,v&quot;)</span>
<span class="lineNum">    2058 </span><span class="lineNoCov">          0 :         (vec_merge:VF_128</span>
<span class="lineNum">    2059 </span><span class="lineCov">        373 :           (smaxmin:VF_128</span>
<span class="lineNum">    2060 </span><span class="lineCov">        373 :             (match_operand:VF_128 1 &quot;register_operand&quot; &quot;0,v&quot;)</span>
<span class="lineNum">    2061 </span><span class="lineCov">        353 :             (match_operand:VF_128 2 &quot;vector_operand&quot; &quot;xBm,&lt;round_saeonly_scalar_constraint&gt;&quot;))</span>
<span class="lineNum">    2062 </span><span class="lineCov">         20 :          (match_dup 1)</span>
<span class="lineNum">    2063 </span><span class="lineCov">         20 :          (const_int 1)))]</span>
<span class="lineNum">    2064 </span><span class="lineCov">        110 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">    2065 </span><span class="lineCov">         20 :   &quot;@</span>
<span class="lineNum">    2066 </span><span class="lineCov">         20 :    &lt;maxmin_float&gt;&lt;ssescalarmodesuffix&gt;\t{%2, %0|%0, %&lt;iptr&gt;2}</span>
<span class="lineNum">    2067 </span><span class="lineCov">         20 :    v&lt;maxmin_float&gt;&lt;ssescalarmodesuffix&gt;\t{&lt;round_saeonly_scalar_mask_op3&gt;%2, %1, %0&lt;mask_scalar_operand3&gt;|%0&lt;mask_scalar_operand3&gt;, %1, %&lt;iptr&gt;2&lt;round_saeonly_scalar_mask_op3&gt;}&quot;</span>
<span class="lineNum">    2068 </span><span class="lineCov">        496 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<span class="lineNum">    2069 </span><span class="lineCov">        496 :    (set_attr &quot;type&quot; &quot;sse&quot;)</span>
<span class="lineNum">    2070 </span><span class="lineCov">         20 :    (set_attr &quot;btver2_sse_attr&quot; &quot;maxmin&quot;)</span>
<span class="lineNum">    2071 </span>            :    (set_attr &quot;prefix&quot; &quot;&lt;round_saeonly_scalar_prefix&gt;&quot;)
<span class="lineNum">    2072 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;ssescalarmode&gt;&quot;)])
<span class="lineNum">    2073 </span>            : 
<span class="lineNum">    2074 </span>            : (define_insn &quot;avx_addsubv4df3&quot;
<span class="lineNum">    2075 </span>            :   [(set (match_operand:V4DF 0 &quot;register_operand&quot; &quot;=x&quot;)
<span class="lineNum">    2076 </span>            :         (vec_merge:V4DF
<span class="lineNum">    2077 </span>            :           (minus:V4DF
<span class="lineNum">    2078 </span>            :             (match_operand:V4DF 1 &quot;register_operand&quot; &quot;x&quot;)
<span class="lineNum">    2079 </span><span class="lineCov">         20 :             (match_operand:V4DF 2 &quot;nonimmediate_operand&quot; &quot;xm&quot;))</span>
<span class="lineNum">    2080 </span><span class="lineCov">         20 :           (plus:V4DF (match_dup 1) (match_dup 2))</span>
<span class="lineNum">    2081 </span><span class="lineCov">         20 :           (const_int 5)))]</span>
<span class="lineNum">    2082 </span><span class="lineCov">         35 :   &quot;TARGET_AVX&quot;</span>
<span class="lineNum">    2083 </span><span class="lineCov">         15 :   &quot;vaddsubpd\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">    2084 </span>            :   [(set_attr &quot;type&quot; &quot;sseadd&quot;)
<span class="lineNum">    2085 </span>            :    (set_attr &quot;prefix&quot; &quot;vex&quot;)
<span class="lineNum">    2086 </span><span class="lineCov">         59 :    (set_attr &quot;mode&quot; &quot;V4DF&quot;)])</span>
<span class="lineNum">    2087 </span><span class="lineCov">         79 : </span>
<span class="lineNum">    2088 </span><span class="lineCov">         59 : (define_insn &quot;sse3_addsubv2df3&quot;</span>
<span class="lineNum">    2089 </span><span class="lineCov">         20 :   [(set (match_operand:V2DF 0 &quot;register_operand&quot; &quot;=x,x&quot;)</span>
<span class="lineNum">    2090 </span><span class="lineCov">         20 :         (vec_merge:V2DF</span>
<span class="lineNum">    2091 </span><span class="lineCov">         20 :           (minus:V2DF</span>
<span class="lineNum">    2092 </span><span class="lineCov">         20 :             (match_operand:V2DF 1 &quot;register_operand&quot; &quot;0,x&quot;)</span>
<span class="lineNum">    2093 </span><span class="lineCov">         20 :             (match_operand:V2DF 2 &quot;vector_operand&quot; &quot;xBm,xm&quot;))</span>
<span class="lineNum">    2094 </span><span class="lineCov">         20 :           (plus:V2DF (match_dup 1) (match_dup 2))</span>
<span class="lineNum">    2095 </span><span class="lineCov">         20 :           (const_int 1)))]</span>
<span class="lineNum">    2096 </span><span class="lineCov">        523 :   &quot;TARGET_SSE3&quot;</span>
<span class="lineNum">    2097 </span><span class="lineCov">        252 :   &quot;@</span>
<span class="lineNum">    2098 </span><span class="lineCov">         20 :    addsubpd\t{%2, %0|%0, %2}</span>
<span class="lineNum">    2099 </span><span class="lineCov">         20 :    vaddsubpd\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">    2100 </span><span class="lineCov">         82 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<span class="lineNum">    2101 </span><span class="lineCov">         82 :    (set_attr &quot;type&quot; &quot;sseadd&quot;)</span>
<span class="lineNum">    2102 </span><span class="lineCov">         82 :    (set_attr &quot;atom_unit&quot; &quot;complex&quot;)</span>
<span class="lineNum">    2103 </span><span class="lineCov">         20 :    (set_attr &quot;prefix&quot; &quot;orig,vex&quot;)</span>
<span class="lineNum">    2104 </span><span class="lineCov">         20 :    (set_attr &quot;mode&quot; &quot;V2DF&quot;)])</span>
<span class="lineNum">    2105 </span><span class="lineCov">         20 : </span>
<span class="lineNum">    2106 </span><span class="lineCov">         20 : (define_insn &quot;avx_addsubv8sf3&quot;</span>
<span class="lineNum">    2107 </span><span class="lineCov">         20 :   [(set (match_operand:V8SF 0 &quot;register_operand&quot; &quot;=x&quot;)</span>
<span class="lineNum">    2108 </span><span class="lineCov">         20 :         (vec_merge:V8SF</span>
<span class="lineNum">    2109 </span><span class="lineCov">         20 :           (minus:V8SF</span>
<span class="lineNum">    2110 </span><span class="lineCov">         20 :             (match_operand:V8SF 1 &quot;register_operand&quot; &quot;x&quot;)</span>
<span class="lineNum">    2111 </span><span class="lineCov">         20 :             (match_operand:V8SF 2 &quot;nonimmediate_operand&quot; &quot;xm&quot;))</span>
<span class="lineNum">    2112 </span>            :           (plus:V8SF (match_dup 1) (match_dup 2))
<span class="lineNum">    2113 </span>            :           (const_int 85)))]
<span class="lineNum">    2114 </span><span class="lineCov">         39 :   &quot;TARGET_AVX&quot;</span>
<span class="lineNum">    2115 </span><span class="lineCov">         23 :   &quot;vaddsubps\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">    2116 </span>            :   [(set_attr &quot;type&quot; &quot;sseadd&quot;)
<span class="lineNum">    2117 </span>            :    (set_attr &quot;prefix&quot; &quot;vex&quot;)
<span class="lineNum">    2118 </span>            :    (set_attr &quot;mode&quot; &quot;V8SF&quot;)])
<span class="lineNum">    2119 </span>            : 
<span class="lineNum">    2120 </span><span class="lineCov">         20 : (define_insn &quot;sse3_addsubv4sf3&quot;</span>
<span class="lineNum">    2121 </span><span class="lineCov">         20 :   [(set (match_operand:V4SF 0 &quot;register_operand&quot; &quot;=x,x&quot;)</span>
<span class="lineNum">    2122 </span><span class="lineCov">         20 :         (vec_merge:V4SF</span>
<span class="lineNum">    2123 </span>            :           (minus:V4SF
<span class="lineNum">    2124 </span>            :             (match_operand:V4SF 1 &quot;register_operand&quot; &quot;0,x&quot;)
<span class="lineNum">    2125 </span>            :             (match_operand:V4SF 2 &quot;vector_operand&quot; &quot;xBm,xm&quot;))
<a name="2126"><span class="lineNum">    2126 </span>            :           (plus:V4SF (match_dup 1) (match_dup 2))</a>
<span class="lineNum">    2127 </span>            :           (const_int 5)))]
<span class="lineNum">    2128 </span><span class="lineCov">         62 :   &quot;TARGET_SSE3&quot;</span>
<span class="lineNum">    2129 </span><span class="lineCov">         14 :   &quot;@</span>
<span class="lineNum">    2130 </span><span class="lineCov">         17 :    addsubps\t{%2, %0|%0, %2}</span>
<span class="lineNum">    2131 </span><span class="lineCov">         17 :    vaddsubps\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">    2132 </span><span class="lineCov">       2259 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<span class="lineNum">    2133 </span><span class="lineCov">       2259 :    (set_attr &quot;type&quot; &quot;sseadd&quot;)</span>
<span class="lineNum">    2134 </span><span class="lineCov">       2259 :    (set_attr &quot;prefix&quot; &quot;orig,vex&quot;)</span>
<span class="lineNum">    2135 </span><span class="lineCov">       2259 :    (set_attr &quot;prefix_rep&quot; &quot;1,*&quot;)</span>
<span class="lineNum">    2136 </span><span class="lineCov">       2259 :    (set_attr &quot;mode&quot; &quot;V4SF&quot;)])</span>
<span class="lineNum">    2137 </span><span class="lineCov">        732 : </span>
<span class="lineNum">    2138 </span><span class="lineCov">        715 : (define_split</span>
<span class="lineNum">    2139 </span><span class="lineCov">         17 :   [(set (match_operand:VF_128_256 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    2140 </span><span class="lineCov">         17 :         (match_operator:VF_128_256 6 &quot;addsub_vm_operator&quot;</span>
<span class="lineNum">    2141 </span><span class="lineCov">         17 :           [(minus:VF_128_256</span>
<span class="lineNum">    2142 </span><span class="lineCov">         17 :              (match_operand:VF_128_256 1 &quot;register_operand&quot;)</span>
<span class="lineNum">    2143 </span><span class="lineCov">         17 :              (match_operand:VF_128_256 2 &quot;vector_operand&quot;))</span>
<span class="lineNum">    2144 </span><span class="lineCov">         17 :            (plus:VF_128_256</span>
<span class="lineNum">    2145 </span><span class="lineCov">         17 :              (match_operand:VF_128_256 3 &quot;vector_operand&quot;)</span>
<span class="lineNum">    2146 </span><span class="lineCov">         17 :              (match_operand:VF_128_256 4 &quot;vector_operand&quot;))</span>
<span class="lineNum">    2147 </span><span class="lineCov">         17 :            (match_operand 5 &quot;const_int_operand&quot;)]))]</span>
<span class="lineNum">    2148 </span><span class="lineCov">        368 :   &quot;TARGET_SSE3</span>
<span class="lineNum">    2149 </span><span class="lineCov">        424 :    &amp;&amp; can_create_pseudo_p ()</span>
<span class="lineNum">    2150 </span><span class="lineCov">        160 :    &amp;&amp; ((rtx_equal_p (operands[1], operands[3])</span>
<span class="lineNum">    2151 </span><span class="lineCov">        157 :         &amp;&amp; rtx_equal_p (operands[2], operands[4]))</span>
<span class="lineNum">    2152 </span><span class="lineCov">         20 :        || (rtx_equal_p (operands[1], operands[4])</span>
<span class="lineNum">    2153 </span><span class="lineCov">          3 :            &amp;&amp; rtx_equal_p (operands[2], operands[3])))&quot;</span>
<span class="lineNum">    2154 </span><span class="lineCov">         39 :   [(set (match_dup 0)</span>
<span class="lineNum">    2155 </span><span class="lineCov">         20 :         (vec_merge:VF_128_256</span>
<span class="lineNum">    2156 </span>            :           (minus:VF_128_256 (match_dup 1) (match_dup 2))
<span class="lineNum">    2157 </span><span class="lineCov">         50 :           (plus:VF_128_256 (match_dup 1) (match_dup 2))</span>
<span class="lineNum">    2158 </span><span class="lineCov">         50 :           (match_dup 5)))])</span>
<span class="lineNum">    2159 </span><span class="lineCov">         67 : </span>
<span class="lineNum">    2160 </span>            : (define_split
<span class="lineNum">    2161 </span><span class="lineCov">         17 :   [(set (match_operand:VF_128_256 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    2162 </span><span class="lineCov">         17 :         (match_operator:VF_128_256 6 &quot;addsub_vm_operator&quot;</span>
<span class="lineNum">    2163 </span><span class="lineCov">         17 :           [(plus:VF_128_256</span>
<span class="lineNum">    2164 </span>            :              (match_operand:VF_128_256 1 &quot;vector_operand&quot;)
<span class="lineNum">    2165 </span>            :              (match_operand:VF_128_256 2 &quot;vector_operand&quot;))
<span class="lineNum">    2166 </span>            :            (minus:VF_128_256
<span class="lineNum">    2167 </span>            :              (match_operand:VF_128_256 3 &quot;register_operand&quot;)
<span class="lineNum">    2168 </span>            :              (match_operand:VF_128_256 4 &quot;vector_operand&quot;))
<span class="lineNum">    2169 </span><span class="lineCov">         86 :            (match_operand 5 &quot;const_int_operand&quot;)]))]</span>
<span class="lineNum">    2170 </span><span class="lineCov">         11 :   &quot;TARGET_SSE3</span>
<span class="lineNum">    2171 </span><span class="lineCov">         97 :    &amp;&amp; can_create_pseudo_p ()</span>
<span class="lineNum">    2172 </span><span class="lineCov">         97 :    &amp;&amp; ((rtx_equal_p (operands[1], operands[3])</span>
<span class="lineNum">    2173 </span><span class="lineCov">         97 :         &amp;&amp; rtx_equal_p (operands[2], operands[4]))</span>
<span class="lineNum">    2174 </span><span class="lineCov">         86 :        || (rtx_equal_p (operands[1], operands[4])</span>
<span class="lineNum">    2175 </span><span class="lineCov">         86 :            &amp;&amp; rtx_equal_p (operands[2], operands[3])))&quot;</span>
<span class="lineNum">    2176 </span><span class="lineCov">         86 :   [(set (match_dup 0)</span>
<span class="lineNum">    2177 </span><span class="lineCov">         91 :         (vec_merge:VF_128_256</span>
<span class="lineNum">    2178 </span><span class="lineCov">         86 :           (minus:VF_128_256 (match_dup 3) (match_dup 4))</span>
<span class="lineNum">    2179 </span><span class="lineNoCov">          0 :           (plus:VF_128_256 (match_dup 3) (match_dup 4))</span>
<span class="lineNum">    2180 </span><span class="lineCov">         86 :           (match_dup 5)))]</span>
<span class="lineNum">    2181 </span><span class="lineCov">         86 : {</span>
<span class="lineNum">    2182 </span><span class="lineCov">         86 :   /* Negate mask bits to compensate for swapped PLUS and MINUS RTXes.  */</span>
<span class="lineNum">    2183 </span><span class="lineCov">         86 :   operands[5]</span>
<span class="lineNum">    2184 </span><span class="lineCov">         86 :     = GEN_INT (~INTVAL (operands[5])</span>
<span class="lineNum">    2185 </span><span class="lineCov">         86 :                &amp; ((HOST_WIDE_INT_1U &lt;&lt; GET_MODE_NUNITS (&lt;MODE&gt;mode)) - 1));</span>
<span class="lineNum">    2186 </span><span class="lineCov">         86 : })</span>
<span class="lineNum">    2187 </span><span class="lineCov">         86 : </span>
<span class="lineNum">    2188 </span><span class="lineCov">         86 : (define_split</span>
<span class="lineNum">    2189 </span><span class="lineCov">         97 :   [(set (match_operand:VF_128_256 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    2190 </span><span class="lineCov">         86 :         (match_operator:VF_128_256 7 &quot;addsub_vs_operator&quot;</span>
<span class="lineNum">    2191 </span><span class="lineCov">         97 :           [(vec_concat:&lt;ssedoublemode&gt;</span>
<span class="lineNum">    2192 </span><span class="lineCov">         22 :              (minus:VF_128_256</span>
<span class="lineNum">    2193 </span><span class="lineCov">         86 :                (match_operand:VF_128_256 1 &quot;register_operand&quot;)</span>
<span class="lineNum">    2194 </span>            :                (match_operand:VF_128_256 2 &quot;vector_operand&quot;))
<span class="lineNum">    2195 </span>            :              (plus:VF_128_256
<span class="lineNum">    2196 </span>            :                (match_operand:VF_128_256 3 &quot;vector_operand&quot;)
<span class="lineNum">    2197 </span><span class="lineCov">         11 :                (match_operand:VF_128_256 4 &quot;vector_operand&quot;)))</span>
<span class="lineNum">    2198 </span><span class="lineCov">         11 :            (match_parallel 5 &quot;addsub_vs_parallel&quot;</span>
<span class="lineNum">    2199 </span><span class="lineCov">         11 :              [(match_operand 6 &quot;const_int_operand&quot;)])]))]</span>
<span class="lineNum">    2200 </span><span class="lineCov">         11 :   &quot;TARGET_SSE3</span>
<span class="lineNum">    2201 </span><span class="lineCov">         17 :    &amp;&amp; can_create_pseudo_p ()</span>
<span class="lineNum">    2202 </span><span class="lineCov">         92 :    &amp;&amp; ((rtx_equal_p (operands[1], operands[3])</span>
<span class="lineNum">    2203 </span><span class="lineCov">         91 :         &amp;&amp; rtx_equal_p (operands[2], operands[4]))</span>
<span class="lineNum">    2204 </span><span class="lineCov">         98 :        || (rtx_equal_p (operands[1], operands[4])</span>
<span class="lineNum">    2205 </span><span class="lineCov">         12 :            &amp;&amp; rtx_equal_p (operands[2], operands[3])))&quot;</span>
<span class="lineNum">    2206 </span><span class="lineCov">         11 :   [(set (match_dup 0)</span>
<span class="lineNum">    2207 </span><span class="lineCov">         11 :         (vec_merge:VF_128_256</span>
<span class="lineNum">    2208 </span><span class="lineCov">         11 :           (minus:VF_128_256 (match_dup 1) (match_dup 2))</span>
<span class="lineNum">    2209 </span><span class="lineCov">         17 :           (plus:VF_128_256 (match_dup 1) (match_dup 2))</span>
<span class="lineNum">    2210 </span><span class="lineCov">         12 :           (match_dup 5)))]</span>
<span class="lineNum">    2211 </span><span class="lineCov">         12 : {</span>
<span class="lineNum">    2212 </span><span class="lineCov">          6 :   int i, nelt = XVECLEN (operands[5], 0);</span>
<span class="lineNum">    2213 </span><span class="lineCov">          6 :   HOST_WIDE_INT ival = 0;</span>
<span class="lineNum">    2214 </span><span class="lineCov">          6 : </span>
<span class="lineNum">    2215 </span><span class="lineCov">          6 :   for (i = 0; i &lt; nelt; i++)</span>
<span class="lineNum">    2216 </span><span class="lineCov">          6 :     if (INTVAL (XVECEXP (operands[5], 0, i)) &lt; GET_MODE_NUNITS (&lt;MODE&gt;mode))</span>
<span class="lineNum">    2217 </span><span class="lineCov">          6 :       ival |= HOST_WIDE_INT_1 &lt;&lt; i;</span>
<span class="lineNum">    2218 </span><span class="lineCov">         11 : </span>
<span class="lineNum">    2219 </span><span class="lineCov">         17 :   operands[5] = GEN_INT (ival);</span>
<span class="lineNum">    2220 </span><span class="lineNoCov">          0 : })</span>
<span class="lineNum">    2221 </span><span class="lineCov">          6 : </span>
<span class="lineNum">    2222 </span>            : (define_split
<span class="lineNum">    2223 </span><span class="lineCov">         30 :   [(set (match_operand:VF_128_256 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    2224 </span><span class="lineCov">         48 :         (match_operator:VF_128_256 7 &quot;addsub_vs_operator&quot;</span>
<span class="lineNum">    2225 </span><span class="lineCov">         12 :           [(vec_concat:&lt;ssedoublemode&gt;</span>
<span class="lineNum">    2226 </span><span class="lineCov">          5 :              (plus:VF_128_256</span>
<span class="lineNum">    2227 </span><span class="lineCov">          6 :                (match_operand:VF_128_256 1 &quot;vector_operand&quot;)</span>
<span class="lineNum">    2228 </span><span class="lineCov">          5 :                (match_operand:VF_128_256 2 &quot;vector_operand&quot;))</span>
<span class="lineNum">    2229 </span><span class="lineCov">          5 :              (minus:VF_128_256</span>
<span class="lineNum">    2230 </span><span class="lineCov">          5 :                (match_operand:VF_128_256 3 &quot;register_operand&quot;)</span>
<span class="lineNum">    2231 </span><span class="lineCov">         11 :                (match_operand:VF_128_256 4 &quot;vector_operand&quot;)))</span>
<span class="lineNum">    2232 </span><span class="lineCov">         11 :            (match_parallel 5 &quot;addsub_vs_parallel&quot;</span>
<span class="lineNum">    2233 </span><span class="lineCov">         11 :              [(match_operand 6 &quot;const_int_operand&quot;)])]))]</span>
<span class="lineNum">    2234 </span><span class="lineCov">         11 :   &quot;TARGET_SSE3</span>
<span class="lineNum">    2235 </span><span class="lineCov">          5 :    &amp;&amp; can_create_pseudo_p ()</span>
<span class="lineNum">    2236 </span><span class="lineNoCov">          0 :    &amp;&amp; ((rtx_equal_p (operands[1], operands[3])</span>
<span class="lineNum">    2237 </span><span class="lineCov">          5 :         &amp;&amp; rtx_equal_p (operands[2], operands[4]))</span>
<span class="lineNum">    2238 </span><span class="lineCov">          6 :        || (rtx_equal_p (operands[1], operands[4])</span>
<span class="lineNum">    2239 </span><span class="lineCov">          6 :            &amp;&amp; rtx_equal_p (operands[2], operands[3])))&quot;</span>
<span class="lineNum">    2240 </span><span class="lineCov">          6 :   [(set (match_dup 0)</span>
<span class="lineNum">    2241 </span><span class="lineCov">          6 :         (vec_merge:VF_128_256</span>
<span class="lineNum">    2242 </span><span class="lineCov">          6 :           (minus:VF_128_256 (match_dup 3) (match_dup 4))</span>
<span class="lineNum">    2243 </span><span class="lineCov">         90 :           (plus:VF_128_256 (match_dup 3) (match_dup 4))</span>
<span class="lineNum">    2244 </span><span class="lineCov">         84 :           (match_dup 5)))]</span>
<span class="lineNum">    2245 </span><span class="lineCov">         84 : {</span>
<span class="lineNum">    2246 </span>            :   int i, nelt = XVECLEN (operands[5], 0);
<span class="lineNum">    2247 </span>            :   HOST_WIDE_INT ival = 0;
<span class="lineNum">    2248 </span>            : 
<span class="lineNum">    2249 </span>            :   for (i = 0; i &lt; nelt; i++)
<span class="lineNum">    2250 </span>            :     if (INTVAL (XVECEXP (operands[5], 0, i)) &gt;= GET_MODE_NUNITS (&lt;MODE&gt;mode))
<span class="lineNum">    2251 </span>            :       ival |= HOST_WIDE_INT_1 &lt;&lt; i;
<span class="lineNum">    2252 </span><span class="lineCov">          6 : </span>
<span class="lineNum">    2253 </span><span class="lineCov">          6 :   operands[5] = GEN_INT (ival);</span>
<span class="lineNum">    2254 </span><span class="lineCov">          6 : })</span>
<span class="lineNum">    2255 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    2256 </span>            : (define_insn &quot;avx_h&lt;plusminus_insn&gt;v4df3&quot;
<span class="lineNum">    2257 </span><span class="lineNoCov">          0 :   [(set (match_operand:V4DF 0 &quot;register_operand&quot; &quot;=x&quot;)</span>
<span class="lineNum">    2258 </span><span class="lineNoCov">          0 :         (vec_concat:V4DF</span>
<span class="lineNum">    2259 </span><span class="lineNoCov">          0 :           (vec_concat:V2DF</span>
<span class="lineNum">    2260 </span><span class="lineCov">          6 :             (plusminus:DF</span>
<span class="lineNum">    2261 </span><span class="lineNoCov">          0 :               (vec_select:DF</span>
<span class="lineNum">    2262 </span><span class="lineCov">          6 :                 (match_operand:V4DF 1 &quot;register_operand&quot; &quot;x&quot;)</span>
<span class="lineNum">    2263 </span><span class="lineCov">          6 :                 (parallel [(const_int 0)]))</span>
<span class="lineNum">    2264 </span><span class="lineCov">          6 :               (vec_select:DF (match_dup 1) (parallel [(const_int 1)])))</span>
<span class="lineNum">    2265 </span><span class="lineCov">          6 :             (plusminus:DF</span>
<span class="lineNum">    2266 </span><span class="lineCov">          6 :               (vec_select:DF</span>
<span class="lineNum">    2267 </span><span class="lineCov">          6 :                 (match_operand:V4DF 2 &quot;nonimmediate_operand&quot; &quot;xm&quot;)</span>
<span class="lineNum">    2268 </span><span class="lineCov">          6 :                 (parallel [(const_int 0)]))</span>
<span class="lineNum">    2269 </span><span class="lineCov">          6 :               (vec_select:DF (match_dup 2) (parallel [(const_int 1)]))))</span>
<span class="lineNum">    2270 </span><span class="lineNoCov">          0 :           (vec_concat:V2DF</span>
<span class="lineNum">    2271 </span><span class="lineCov">          6 :             (plusminus:DF</span>
<span class="lineNum">    2272 </span><span class="lineNoCov">          0 :               (vec_select:DF (match_dup 1) (parallel [(const_int 2)]))</span>
<span class="lineNum">    2273 </span><span class="lineNoCov">          0 :               (vec_select:DF (match_dup 1) (parallel [(const_int 3)])))</span>
<span class="lineNum">    2274 </span><span class="lineNoCov">          0 :             (plusminus:DF</span>
<span class="lineNum">    2275 </span><span class="lineNoCov">          0 :               (vec_select:DF (match_dup 2) (parallel [(const_int 2)]))</span>
<span class="lineNum">    2276 </span><span class="lineNoCov">          0 :               (vec_select:DF (match_dup 2) (parallel [(const_int 3)]))))))]</span>
<span class="lineNum">    2277 </span><span class="lineCov">       4215 :   &quot;TARGET_AVX&quot;</span>
<span class="lineNum">    2278 </span><span class="lineNoCov">          0 :   &quot;vh&lt;plusminus_mnemonic&gt;pd\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">    2279 </span>            :   [(set_attr &quot;type&quot; &quot;sseadd&quot;)
<span class="lineNum">    2280 </span>            :    (set_attr &quot;prefix&quot; &quot;vex&quot;)
<span class="lineNum">    2281 </span><span class="lineCov">       6984 :    (set_attr &quot;mode&quot; &quot;V4DF&quot;)])</span>
<span class="lineNum">    2282 </span><span class="lineCov">      13968 : </span>
<span class="lineNum">    2283 </span>            : (define_expand &quot;sse3_haddv2df3&quot;
<span class="lineNum">    2284 </span>            :   [(set (match_operand:V2DF 0 &quot;register_operand&quot;)
<span class="lineNum">    2285 </span>            :         (vec_concat:V2DF
<span class="lineNum">    2286 </span><span class="lineNoCov">          0 :           (plus:DF</span>
<span class="lineNum">    2287 </span><span class="lineNoCov">          0 :             (vec_select:DF</span>
<span class="lineNum">    2288 </span><span class="lineNoCov">          0 :               (match_operand:V2DF 1 &quot;register_operand&quot;)</span>
<span class="lineNum">    2289 </span>            :               (parallel [(const_int 0)]))
<span class="lineNum">    2290 </span>            :             (vec_select:DF (match_dup 1) (parallel [(const_int 1)])))
<span class="lineNum">    2291 </span>            :           (plus:DF
<span class="lineNum">    2292 </span>            :             (vec_select:DF
<span class="lineNum">    2293 </span><span class="lineCov">        673 :               (match_operand:V2DF 2 &quot;vector_operand&quot;)</span>
<span class="lineNum">    2294 </span><span class="lineNoCov">          0 :               (parallel [(const_int 0)]))</span>
<span class="lineNum">    2295 </span>            :             (vec_select:DF (match_dup 2) (parallel [(const_int 1)])))))]
<span class="lineNum">    2296 </span><span class="lineNoCov">          0 :   &quot;TARGET_SSE3&quot;)</span>
<span class="lineNum">    2297 </span><span class="lineCov">        673 : </span>
<span class="lineNum">    2298 </span><span class="lineNoCov">          0 : (define_insn &quot;*sse3_haddv2df3&quot;</span>
<span class="lineNum">    2299 </span><span class="lineNoCov">          0 :   [(set (match_operand:V2DF 0 &quot;register_operand&quot; &quot;=x,x&quot;)</span>
<span class="lineNum">    2300 </span><span class="lineNoCov">          0 :         (vec_concat:V2DF</span>
<span class="lineNum">    2301 </span><span class="lineNoCov">          0 :           (plus:DF</span>
<span class="lineNum">    2302 </span><span class="lineNoCov">          0 :             (vec_select:DF</span>
<span class="lineNum">    2303 </span><span class="lineNoCov">          0 :               (match_operand:V2DF 1 &quot;register_operand&quot; &quot;0,x&quot;)</span>
<span class="lineNum">    2304 </span><span class="lineNoCov">          0 :               (parallel [(match_operand:SI 3 &quot;const_0_to_1_operand&quot;)]))</span>
<span class="lineNum">    2305 </span><span class="lineNoCov">          0 :             (vec_select:DF</span>
<span class="lineNum">    2306 </span>            :               (match_dup 1)
<span class="lineNum">    2307 </span>            :               (parallel [(match_operand:SI 4 &quot;const_0_to_1_operand&quot;)])))
<span class="lineNum">    2308 </span>            :           (plus:DF
<span class="lineNum">    2309 </span>            :             (vec_select:DF
<span class="lineNum">    2310 </span>            :               (match_operand:V2DF 2 &quot;vector_operand&quot; &quot;xBm,xm&quot;)
<span class="lineNum">    2311 </span>            :               (parallel [(match_operand:SI 5 &quot;const_0_to_1_operand&quot;)]))
<span class="lineNum">    2312 </span>            :             (vec_select:DF
<span class="lineNum">    2313 </span>            :               (match_dup 2)
<span class="lineNum">    2314 </span>            :               (parallel [(match_operand:SI 6 &quot;const_0_to_1_operand&quot;)])))))]
<a name="2315"><span class="lineNum">    2315 </span><span class="lineCov">       4091 :   &quot;TARGET_SSE3</span></a>
<span class="lineNum">    2316 </span><span class="lineCov">       4091 :    &amp;&amp; INTVAL (operands[3]) != INTVAL (operands[4])</span>
<span class="lineNum">    2317 </span><span class="lineCov">       4091 :    &amp;&amp; INTVAL (operands[5]) != INTVAL (operands[6])&quot;</span>
<span class="lineNum">    2318 </span><span class="lineNoCov">          0 :   &quot;@</span>
<span class="lineNum">    2319 </span>            :    haddpd\t{%2, %0|%0, %2}
<span class="lineNum">    2320 </span>            :    vhaddpd\t{%2, %1, %0|%0, %1, %2}&quot;
<span class="lineNum">    2321 </span><span class="lineCov">        667 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<span class="lineNum">    2322 </span><span class="lineCov">        667 :    (set_attr &quot;type&quot; &quot;sseadd&quot;)</span>
<span class="lineNum">    2323 </span>            :    (set_attr &quot;prefix&quot; &quot;orig,vex&quot;)
<span class="lineNum">    2324 </span><span class="lineCov">         71 :    (set_attr &quot;mode&quot; &quot;V2DF&quot;)])</span>
<span class="lineNum">    2325 </span><span class="lineCov">        372 : </span>
<span class="lineNum">    2326 </span><span class="lineCov">         71 : (define_insn &quot;sse3_hsubv2df3&quot;</span>
<span class="lineNum">    2327 </span>            :   [(set (match_operand:V2DF 0 &quot;register_operand&quot; &quot;=x,x&quot;)
<span class="lineNum">    2328 </span><span class="lineCov">        342 :         (vec_concat:V2DF</span>
<span class="lineNum">    2329 </span><span class="lineCov">        383 :           (minus:DF</span>
<span class="lineNum">    2330 </span><span class="lineCov">        342 :             (vec_select:DF</span>
<span class="lineNum">    2331 </span><span class="lineCov">        301 :               (match_operand:V2DF 1 &quot;register_operand&quot; &quot;0,x&quot;)</span>
<span class="lineNum">    2332 </span><span class="lineCov">        342 :               (parallel [(const_int 0)]))</span>
<span class="lineNum">    2333 </span><span class="lineCov">        342 :             (vec_select:DF (match_dup 1) (parallel [(const_int 1)])))</span>
<span class="lineNum">    2334 </span><span class="lineCov">         41 :           (minus:DF</span>
<span class="lineNum">    2335 </span>            :             (vec_select:DF
<span class="lineNum">    2336 </span><span class="lineCov">         41 :               (match_operand:V2DF 2 &quot;vector_operand&quot; &quot;xBm,xm&quot;)</span>
<span class="lineNum">    2337 </span><span class="lineCov">         41 :               (parallel [(const_int 0)]))</span>
<span class="lineNum">    2338 </span>            :             (vec_select:DF (match_dup 2) (parallel [(const_int 1)])))))]
<span class="lineNum">    2339 </span><span class="lineCov">         77 :   &quot;TARGET_SSE3&quot;</span>
<span class="lineNum">    2340 </span><span class="lineNoCov">          0 :   &quot;@</span>
<span class="lineNum">    2341 </span><span class="lineCov">         41 :    hsubpd\t{%2, %0|%0, %2}</span>
<span class="lineNum">    2342 </span>            :    vhsubpd\t{%2, %1, %0|%0, %1, %2}&quot;
<span class="lineNum">    2343 </span><span class="lineCov">        258 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<span class="lineNum">    2344 </span><span class="lineCov">        258 :    (set_attr &quot;type&quot; &quot;sseadd&quot;)</span>
<span class="lineNum">    2345 </span><span class="lineCov">        218 :    (set_attr &quot;prefix&quot; &quot;orig,vex&quot;)</span>
<span class="lineNum">    2346 </span><span class="lineCov">         40 :    (set_attr &quot;mode&quot; &quot;V2DF&quot;)])</span>
<span class="lineNum">    2347 </span><span class="lineCov">         80 : </span>
<span class="lineNum">    2348 </span><span class="lineCov">         40 : (define_insn &quot;*sse3_haddv2df3_low&quot;</span>
<span class="lineNum">    2349 </span>            :   [(set (match_operand:DF 0 &quot;register_operand&quot; &quot;=x,x&quot;)
<span class="lineNum">    2350 </span><span class="lineCov">         40 :         (plus:DF</span>
<span class="lineNum">    2351 </span><span class="lineCov">         40 :           (vec_select:DF</span>
<span class="lineNum">    2352 </span><span class="lineCov">         40 :             (match_operand:V2DF 1 &quot;register_operand&quot; &quot;0,x&quot;)</span>
<span class="lineNum">    2353 </span>            :             (parallel [(match_operand:SI 2 &quot;const_0_to_1_operand&quot;)]))
<span class="lineNum">    2354 </span><span class="lineCov">         40 :           (vec_select:DF</span>
<span class="lineNum">    2355 </span><span class="lineCov">         40 :             (match_dup 1)</span>
<span class="lineNum">    2356 </span><span class="lineCov">         40 :             (parallel [(match_operand:SI 3 &quot;const_0_to_1_operand&quot;)]))))]</span>
<span class="lineNum">    2357 </span><span class="lineCov">        776 :   &quot;TARGET_SSE3</span>
<span class="lineNum">    2358 </span><span class="lineCov">        696 :    &amp;&amp; INTVAL (operands[2]) != INTVAL (operands[3])&quot;</span>
<span class="lineNum">    2359 </span><span class="lineCov">        133 :   &quot;@</span>
<span class="lineNum">    2360 </span><span class="lineCov">         40 :    haddpd\t{%0, %0|%0, %0}</span>
<span class="lineNum">    2361 </span><span class="lineCov">         40 :    vhaddpd\t{%1, %1, %0|%0, %1, %1}&quot;</span>
<span class="lineNum">    2362 </span>            :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)
<span class="lineNum">    2363 </span><span class="lineCov">         36 :    (set_attr &quot;type&quot; &quot;sseadd1&quot;)</span>
<span class="lineNum">    2364 </span><span class="lineCov">         36 :    (set_attr &quot;prefix&quot; &quot;orig,vex&quot;)</span>
<span class="lineNum">    2365 </span><span class="lineCov">         36 :    (set_attr &quot;mode&quot; &quot;V2DF&quot;)])</span>
<span class="lineNum">    2366 </span>            : 
<span class="lineNum">    2367 </span><span class="lineCov">         36 : (define_insn &quot;*sse3_hsubv2df3_low&quot;</span>
<span class="lineNum">    2368 </span><span class="lineCov">         36 :   [(set (match_operand:DF 0 &quot;register_operand&quot; &quot;=x,x&quot;)</span>
<span class="lineNum">    2369 </span>            :         (minus:DF
<span class="lineNum">    2370 </span><span class="lineCov">         36 :           (vec_select:DF</span>
<span class="lineNum">    2371 </span><span class="lineCov">         36 :             (match_operand:V2DF 1 &quot;register_operand&quot; &quot;0,x&quot;)</span>
<span class="lineNum">    2372 </span><span class="lineCov">       1794 :             (parallel [(const_int 0)]))</span>
<span class="lineNum">    2373 </span><span class="lineCov">    1343997 :           (vec_select:DF</span>
<span class="lineNum">    2374 </span><span class="lineCov">    1343997 :             (match_dup 1)</span>
<span class="lineNum">    2375 </span><span class="lineCov">    1343997 :             (parallel [(const_int 1)]))))]</span>
<span class="lineNum">    2376 </span><span class="lineCov">          6 :   &quot;TARGET_SSE3&quot;</span>
<span class="lineNum">    2377 </span><span class="lineNoCov">          0 :   &quot;@</span>
<span class="lineNum">    2378 </span><span class="lineCov">    1343997 :    hsubpd\t{%0, %0|%0, %0}</span>
<span class="lineNum">    2379 </span>            :    vhsubpd\t{%1, %1, %0|%0, %1, %1}&quot;
<span class="lineNum">    2380 </span><span class="lineCov">     879480 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<span class="lineNum">    2381 </span><span class="lineCov">     879480 :    (set_attr &quot;type&quot; &quot;sseadd1&quot;)</span>
<span class="lineNum">    2382 </span><span class="lineCov">     879480 :    (set_attr &quot;prefix&quot; &quot;orig,vex&quot;)</span>
<span class="lineNum">    2383 </span><span class="lineCov">     879480 :    (set_attr &quot;mode&quot; &quot;V2DF&quot;)])</span>
<span class="lineNum">    2384 </span><span class="lineCov">     879480 : </span>
<span class="lineNum">    2385 </span>            : (define_insn &quot;avx_h&lt;plusminus_insn&gt;v8sf3&quot;
<span class="lineNum">    2386 </span><span class="lineCov">    1881128 :   [(set (match_operand:V8SF 0 &quot;register_operand&quot; &quot;=x&quot;)</span>
<span class="lineNum">    2387 </span><span class="lineCov">     749929 :         (vec_concat:V8SF</span>
<span class="lineNum">    2388 </span><span class="lineCov">     749929 :           (vec_concat:V4SF</span>
<span class="lineNum">    2389 </span><span class="lineCov">     749929 :             (vec_concat:V2SF</span>
<span class="lineNum">    2390 </span><span class="lineCov">    1881128 :               (plusminus:SF</span>
<span class="lineNum">    2391 </span><span class="lineCov">    1881128 :                 (vec_select:SF</span>
<span class="lineNum">    2392 </span><span class="lineCov">    1881128 :                   (match_operand:V8SF 1 &quot;register_operand&quot; &quot;x&quot;)</span>
<span class="lineNum">    2393 </span><span class="lineCov">    1881128 :                   (parallel [(const_int 0)]))</span>
<span class="lineNum">    2394 </span><span class="lineCov">    1881128 :                 (vec_select:SF (match_dup 1) (parallel [(const_int 1)])))</span>
<span class="lineNum">    2395 </span><span class="lineCov">    1881128 :               (plusminus:SF</span>
<span class="lineNum">    2396 </span><span class="lineCov">    1881128 :                 (vec_select:SF (match_dup 1) (parallel [(const_int 2)]))</span>
<span class="lineNum">    2397 </span><span class="lineCov">    1131199 :                 (vec_select:SF (match_dup 1) (parallel [(const_int 3)]))))</span>
<span class="lineNum">    2398 </span><span class="lineCov">     749929 :             (vec_concat:V2SF</span>
<span class="lineNum">    2399 </span><span class="lineCov">    1502185 :               (plusminus:SF</span>
<span class="lineNum">    2400 </span><span class="lineCov">     749929 :                 (vec_select:SF</span>
<span class="lineNum">    2401 </span><span class="lineCov">     752256 :                   (match_operand:V8SF 2 &quot;nonimmediate_operand&quot; &quot;xm&quot;)</span>
<span class="lineNum">    2402 </span><span class="lineCov">    1502170 :                   (parallel [(const_int 0)]))</span>
<span class="lineNum">    2403 </span><span class="lineCov">    1502170 :                 (vec_select:SF (match_dup 2) (parallel [(const_int 1)])))</span>
<span class="lineNum">    2404 </span><span class="lineCov">    1502170 :               (plusminus:SF</span>
<span class="lineNum">    2405 </span><span class="lineCov">     752256 :                 (vec_select:SF (match_dup 2) (parallel [(const_int 2)]))</span>
<span class="lineNum">    2406 </span><span class="lineCov">     749914 :                 (vec_select:SF (match_dup 2) (parallel [(const_int 3)])))))</span>
<span class="lineNum">    2407 </span><span class="lineCov">     761415 :           (vec_concat:V4SF</span>
<span class="lineNum">    2408 </span><span class="lineCov">     749914 :             (vec_concat:V2SF</span>
<span class="lineNum">    2409 </span><span class="lineCov">      11501 :               (plusminus:SF</span>
<span class="lineNum">    2410 </span><span class="lineCov">      11044 :                 (vec_select:SF (match_dup 1) (parallel [(const_int 4)]))</span>
<span class="lineNum">    2411 </span><span class="lineCov">      17842 :                 (vec_select:SF (match_dup 1) (parallel [(const_int 5)])))</span>
<span class="lineNum">    2412 </span><span class="lineCov">      21766 :               (plusminus:SF</span>
<span class="lineNum">    2413 </span><span class="lineCov">      20754 :                 (vec_select:SF (match_dup 1) (parallel [(const_int 6)]))</span>
<span class="lineNum">    2414 </span>            :                 (vec_select:SF (match_dup 1) (parallel [(const_int 7)]))))
<span class="lineNum">    2415 </span>            :             (vec_concat:V2SF
<span class="lineNum">    2416 </span>            :               (plusminus:SF
<span class="lineNum">    2417 </span>            :                 (vec_select:SF (match_dup 2) (parallel [(const_int 4)]))
<span class="lineNum">    2418 </span>            :                 (vec_select:SF (match_dup 2) (parallel [(const_int 5)])))
<span class="lineNum">    2419 </span>            :               (plusminus:SF
<span class="lineNum">    2420 </span>            :                 (vec_select:SF (match_dup 2) (parallel [(const_int 6)]))
<span class="lineNum">    2421 </span>            :                 (vec_select:SF (match_dup 2) (parallel [(const_int 7)])))))))]
<span class="lineNum">    2422 </span><span class="lineCov">       7452 :   &quot;TARGET_AVX&quot;</span>
<span class="lineNum">    2423 </span><span class="lineNoCov">          0 :   &quot;vh&lt;plusminus_mnemonic&gt;ps\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">    2424 </span>            :   [(set_attr &quot;type&quot; &quot;sseadd&quot;)
<span class="lineNum">    2425 </span>            :    (set_attr &quot;prefix&quot; &quot;vex&quot;)
<span class="lineNum">    2426 </span><span class="lineCov">         52 :    (set_attr &quot;mode&quot; &quot;V8SF&quot;)])</span>
<span class="lineNum">    2427 </span><span class="lineCov">        104 : </span>
<span class="lineNum">    2428 </span>            : (define_insn &quot;sse3_h&lt;plusminus_insn&gt;v4sf3&quot;
<span class="lineNum">    2429 </span>            :   [(set (match_operand:V4SF 0 &quot;register_operand&quot; &quot;=x,x&quot;)
<span class="lineNum">    2430 </span>            :         (vec_concat:V4SF
<span class="lineNum">    2431 </span>            :           (vec_concat:V2SF
<span class="lineNum">    2432 </span>            :             (plusminus:SF
<span class="lineNum">    2433 </span>            :               (vec_select:SF
<span class="lineNum">    2434 </span>            :                 (match_operand:V4SF 1 &quot;register_operand&quot; &quot;0,x&quot;)
<span class="lineNum">    2435 </span>            :                 (parallel [(const_int 0)]))
<span class="lineNum">    2436 </span>            :               (vec_select:SF (match_dup 1) (parallel [(const_int 1)])))
<span class="lineNum">    2437 </span>            :             (plusminus:SF
<span class="lineNum">    2438 </span>            :               (vec_select:SF (match_dup 1) (parallel [(const_int 2)]))
<span class="lineNum">    2439 </span>            :               (vec_select:SF (match_dup 1) (parallel [(const_int 3)]))))
<span class="lineNum">    2440 </span>            :           (vec_concat:V2SF
<span class="lineNum">    2441 </span>            :             (plusminus:SF
<span class="lineNum">    2442 </span>            :               (vec_select:SF
<span class="lineNum">    2443 </span>            :                 (match_operand:V4SF 2 &quot;vector_operand&quot; &quot;xBm,xm&quot;)
<span class="lineNum">    2444 </span>            :                 (parallel [(const_int 0)]))
<span class="lineNum">    2445 </span>            :               (vec_select:SF (match_dup 2) (parallel [(const_int 1)])))
<span class="lineNum">    2446 </span>            :             (plusminus:SF
<span class="lineNum">    2447 </span>            :               (vec_select:SF (match_dup 2) (parallel [(const_int 2)]))
<span class="lineNum">    2448 </span>            :               (vec_select:SF (match_dup 2) (parallel [(const_int 3)]))))))]
<span class="lineNum">    2449 </span><span class="lineCov">       6984 :   &quot;TARGET_SSE3&quot;</span>
<span class="lineNum">    2450 </span><span class="lineNoCov">          0 :   &quot;@</span>
<span class="lineNum">    2451 </span>            :    h&lt;plusminus_mnemonic&gt;ps\t{%2, %0|%0, %2}
<span class="lineNum">    2452 </span>            :    vh&lt;plusminus_mnemonic&gt;ps\t{%2, %1, %0|%0, %1, %2}&quot;
<span class="lineNum">    2453 </span><span class="lineCov">         52 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<span class="lineNum">    2454 </span><span class="lineCov">        104 :    (set_attr &quot;type&quot; &quot;sseadd&quot;)</span>
<span class="lineNum">    2455 </span>            :    (set_attr &quot;atom_unit&quot; &quot;complex&quot;)
<span class="lineNum">    2456 </span>            :    (set_attr &quot;prefix&quot; &quot;orig,vex&quot;)
<span class="lineNum">    2457 </span>            :    (set_attr &quot;prefix_rep&quot; &quot;1,*&quot;)
<span class="lineNum">    2458 </span>            :    (set_attr &quot;mode&quot; &quot;V4SF&quot;)])
<span class="lineNum">    2459 </span>            : 
<span class="lineNum">    2460 </span>            : (define_expand &quot;reduc_plus_scal_v8df&quot;
<span class="lineNum">    2461 </span>            :   [(match_operand:DF 0 &quot;register_operand&quot;)
<span class="lineNum">    2462 </span>            :    (match_operand:V8DF 1 &quot;register_operand&quot;)]
<span class="lineNum">    2463 </span>            :   &quot;TARGET_AVX512F&quot;
<span class="lineNum">    2464 </span>            : {
<span class="lineNum">    2465 </span>            :   rtx tmp = gen_reg_rtx (V8DFmode);
<span class="lineNum">    2466 </span>            :   ix86_expand_reduc (gen_addv8df3, tmp, operands[1]);
<span class="lineNum">    2467 </span>            :   emit_insn (gen_vec_extractv8dfdf (operands[0], tmp, const0_rtx));
<span class="lineNum">    2468 </span>            :   DONE;
<span class="lineNum">    2469 </span>            : })
<span class="lineNum">    2470 </span>            : 
<span class="lineNum">    2471 </span>            : (define_expand &quot;reduc_plus_scal_v4df&quot;
<span class="lineNum">    2472 </span><span class="lineCov">        301 :   [(match_operand:DF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    2473 </span><span class="lineCov">        301 :    (match_operand:V4DF 1 &quot;register_operand&quot;)]</span>
<span class="lineNum">    2474 </span><span class="lineCov">        301 :   &quot;TARGET_AVX&quot;</span>
<span class="lineNum">    2475 </span><span class="lineCov">        301 : {</span>
<span class="lineNum">    2476 </span><span class="lineCov">        602 :   rtx tmp = gen_reg_rtx (V4DFmode);</span>
<span class="lineNum">    2477 </span>            :   rtx tmp2 = gen_reg_rtx (V4DFmode);
<span class="lineNum">    2478 </span>            :   rtx vec_res = gen_reg_rtx (V4DFmode);
<span class="lineNum">    2479 </span>            :   emit_insn (gen_avx_haddv4df3 (tmp, operands[1], operands[1]));
<span class="lineNum">    2480 </span>            :   emit_insn (gen_avx_vperm2f128v4df3 (tmp2, tmp, tmp, GEN_INT (1)));
<span class="lineNum">    2481 </span>            :   emit_insn (gen_addv4df3 (vec_res, tmp, tmp2));
<span class="lineNum">    2482 </span>            :   emit_insn (gen_vec_extractv4dfdf (operands[0], vec_res, const0_rtx));
<span class="lineNum">    2483 </span><span class="lineCov">        601 :   DONE;</span>
<a name="2484"><span class="lineNum">    2484 </span><span class="lineCov">       1202 : })</span></a>
<span class="lineNum">    2485 </span><span class="lineCov">        601 : </span>
<span class="lineNum">    2486 </span><span class="lineCov">        601 : (define_expand &quot;reduc_plus_scal_v2df&quot;</span>
<span class="lineNum">    2487 </span><span class="lineCov">        601 :   [(match_operand:DF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    2488 </span><span class="lineCov">        601 :    (match_operand:V2DF 1 &quot;register_operand&quot;)]</span>
<span class="lineNum">    2489 </span><span class="lineCov">        601 :   &quot;TARGET_SSE3&quot;</span>
<span class="lineNum">    2490 </span><span class="lineCov">        601 : {</span>
<span class="lineNum">    2491 </span><span class="lineCov">       1202 :   rtx tmp = gen_reg_rtx (V2DFmode);</span>
<span class="lineNum">    2492 </span>            :   emit_insn (gen_sse3_haddv2df3 (tmp, operands[1], operands[1]));
<span class="lineNum">    2493 </span>            :   emit_insn (gen_vec_extractv2dfdf (operands[0], tmp, const0_rtx));
<span class="lineNum">    2494 </span><span class="lineCov">        601 :   DONE;</span>
<span class="lineNum">    2495 </span>            : })
<span class="lineNum">    2496 </span>            : 
<span class="lineNum">    2497 </span><span class="lineCov">        601 : (define_expand &quot;reduc_plus_scal_v16sf&quot;</span>
<span class="lineNum">    2498 </span><span class="lineCov">        601 :   [(match_operand:SF 0 &quot;register_operand&quot;)</span>
<a name="2499"><span class="lineNum">    2499 </span><span class="lineCov">       1923 :    (match_operand:V16SF 1 &quot;register_operand&quot;)]</span></a>
<span class="lineNum">    2500 </span><span class="lineCov">        661 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    2501 </span><span class="lineCov">        661 : {</span>
<span class="lineNum">    2502 </span><span class="lineCov">       1923 :   rtx tmp = gen_reg_rtx (V16SFmode);</span>
<span class="lineNum">    2503 </span>            :   ix86_expand_reduc (gen_addv16sf3, tmp, operands[1]);
<span class="lineNum">    2504 </span>            :   emit_insn (gen_vec_extractv16sfsf (operands[0], tmp, const0_rtx));
<span class="lineNum">    2505 </span>            :   DONE;
<span class="lineNum">    2506 </span>            : })
<span class="lineNum">    2507 </span>            : 
<span class="lineNum">    2508 </span>            : (define_expand &quot;reduc_plus_scal_v8sf&quot;
<span class="lineNum">    2509 </span><span class="lineCov">        962 :   [(match_operand:SF 0 &quot;register_operand&quot;)</span>
<a name="2510"><span class="lineNum">    2510 </span><span class="lineCov">        602 :    (match_operand:V8SF 1 &quot;register_operand&quot;)]</span></a>
<span class="lineNum">    2511 </span><span class="lineCov">        301 :   &quot;TARGET_AVX&quot;</span>
<span class="lineNum">    2512 </span><span class="lineCov">        301 : {</span>
<span class="lineNum">    2513 </span><span class="lineCov">       1263 :   rtx tmp = gen_reg_rtx (V8SFmode);</span>
<span class="lineNum">    2514 </span><span class="lineCov">        661 :   rtx tmp2 = gen_reg_rtx (V8SFmode);</span>
<span class="lineNum">    2515 </span><span class="lineCov">        661 :   rtx vec_res = gen_reg_rtx (V8SFmode);</span>
<span class="lineNum">    2516 </span><span class="lineCov">        661 :   emit_insn (gen_avx_haddv8sf3 (tmp, operands[1], operands[1]));</span>
<span class="lineNum">    2517 </span><span class="lineCov">        661 :   emit_insn (gen_avx_haddv8sf3 (tmp2, tmp, tmp));</span>
<span class="lineNum">    2518 </span>            :   emit_insn (gen_avx_vperm2f128v8sf3 (tmp, tmp2, tmp2, GEN_INT (1)));
<span class="lineNum">    2519 </span>            :   emit_insn (gen_addv8sf3 (vec_res, tmp, tmp2));
<span class="lineNum">    2520 </span><span class="lineCov">        901 :   emit_insn (gen_vec_extractv8sfsf (operands[0], vec_res, const0_rtx));</span>
<a name="2521"><span class="lineNum">    2521 </span><span class="lineCov">       1200 :   DONE;</span></a>
<span class="lineNum">    2522 </span><span class="lineCov">        600 : })</span>
<span class="lineNum">    2523 </span><span class="lineCov">        600 : </span>
<span class="lineNum">    2524 </span><span class="lineCov">        901 : (define_expand &quot;reduc_plus_scal_v4sf&quot;</span>
<span class="lineNum">    2525 </span><span class="lineCov">        600 :   [(match_operand:SF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    2526 </span><span class="lineCov">        600 :    (match_operand:V4SF 1 &quot;register_operand&quot;)]</span>
<span class="lineNum">    2527 </span><span class="lineCov">        600 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">    2528 </span><span class="lineCov">        901 : {</span>
<span class="lineNum">    2529 </span><span class="lineCov">       1200 :   rtx vec_res = gen_reg_rtx (V4SFmode);</span>
<span class="lineNum">    2530 </span>            :   if (TARGET_SSE3)
<span class="lineNum">    2531 </span><span class="lineCov">        600 :     {</span>
<span class="lineNum">    2532 </span>            :       rtx tmp = gen_reg_rtx (V4SFmode);
<span class="lineNum">    2533 </span>            :       emit_insn (gen_sse3_haddv4sf3 (tmp, operands[1], operands[1]));
<span class="lineNum">    2534 </span><span class="lineCov">        600 :       emit_insn (gen_sse3_haddv4sf3 (vec_res, tmp, tmp));</span>
<span class="lineNum">    2535 </span><span class="lineCov">        600 :     }</span>
<span class="lineNum">    2536 </span><span class="lineCov">       1558 :   else</span>
<a name="2537"><span class="lineNum">    2537 </span><span class="lineCov">       2516 :     ix86_expand_reduc (gen_addv4sf3, vec_res, operands[1]);</span></a>
<span class="lineNum">    2538 </span><span class="lineCov">        958 :   emit_insn (gen_vec_extractv4sfsf (operands[0], vec_res, const0_rtx));</span>
<span class="lineNum">    2539 </span><span class="lineCov">        600 :   DONE;</span>
<span class="lineNum">    2540 </span><span class="lineCov">        612 : })</span>
<span class="lineNum">    2541 </span><span class="lineCov">        612 : </span>
<span class="lineNum">    2542 </span><span class="lineCov">        612 : ;; Modes handled by reduc_sm{in,ax}* patterns.</span>
<span class="lineNum">    2543 </span>            : (define_mode_iterator REDUC_SMINMAX_MODE
<span class="lineNum">    2544 </span>            :   [(V32QI &quot;TARGET_AVX2&quot;) (V16HI &quot;TARGET_AVX2&quot;)
<span class="lineNum">    2545 </span><span class="lineCov">        346 :    (V8SI &quot;TARGET_AVX2&quot;) (V4DI &quot;TARGET_AVX2&quot;)</span>
<span class="lineNum">    2546 </span><span class="lineCov">        958 :    (V8SF &quot;TARGET_AVX&quot;) (V4DF &quot;TARGET_AVX&quot;)</span>
<span class="lineNum">    2547 </span><span class="lineCov">       1916 :    (V4SF &quot;TARGET_SSE&quot;) (V64QI &quot;TARGET_AVX512BW&quot;)</span>
<span class="lineNum">    2548 </span>            :    (V32HI &quot;TARGET_AVX512BW&quot;) (V16SI &quot;TARGET_AVX512F&quot;)
<span class="lineNum">    2549 </span>            :    (V8DI &quot;TARGET_AVX512F&quot;) (V16SF &quot;TARGET_AVX512F&quot;)
<span class="lineNum">    2550 </span><span class="lineCov">        958 :    (V8DF &quot;TARGET_AVX512F&quot;)])</span>
<span class="lineNum">    2551 </span><span class="lineCov">        958 : </span>
<span class="lineNum">    2552 </span><span class="lineCov">        958 : (define_expand &quot;reduc_&lt;code&gt;_scal_&lt;mode&gt;&quot;</span>
<span class="lineNum">    2553 </span><span class="lineCov">        958 :   [(smaxmin:REDUC_SMINMAX_MODE</span>
<span class="lineNum">    2554 </span><span class="lineCov">        958 :      (match_operand:&lt;ssescalarmode&gt; 0 &quot;register_operand&quot;)</span>
<a name="2555"><span class="lineNum">    2555 </span><span class="lineCov">        958 :      (match_operand:REDUC_SMINMAX_MODE 1 &quot;register_operand&quot;))]</span></a>
<span class="lineNum">    2556 </span>            :   &quot;&quot;
<span class="lineNum">    2557 </span>            : {
<span class="lineNum">    2558 </span>            :   rtx tmp = gen_reg_rtx (&lt;MODE&gt;mode);
<span class="lineNum">    2559 </span>            :   ix86_expand_reduc (gen_&lt;code&gt;&lt;mode&gt;3, tmp, operands[1]);
<span class="lineNum">    2560 </span>            :   emit_insn (gen_vec_extract&lt;mode&gt;&lt;ssescalarmodelower&gt; (operands[0], tmp,
<span class="lineNum">    2561 </span>            :                                                         const0_rtx));
<span class="lineNum">    2562 </span>            :   DONE;
<span class="lineNum">    2563 </span>            : })
<span class="lineNum">    2564 </span>            : 
<span class="lineNum">    2565 </span><span class="lineCov">         35 : (define_expand &quot;reduc_&lt;code&gt;_scal_&lt;mode&gt;&quot;</span>
<span class="lineNum">    2566 </span><span class="lineCov">         70 :   [(umaxmin:VI_AVX512BW</span>
<span class="lineNum">    2567 </span><span class="lineCov">         35 :      (match_operand:&lt;ssescalarmode&gt; 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    2568 </span><span class="lineCov">         35 :      (match_operand:VI_AVX512BW 1 &quot;register_operand&quot;))]</span>
<span class="lineNum">    2569 </span><span class="lineNoCov">          0 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    2570 </span><span class="lineCov">         70 : {</span>
<span class="lineNum">    2571 </span><span class="lineNoCov">          0 :   rtx tmp = gen_reg_rtx (&lt;MODE&gt;mode);</span>
<span class="lineNum">    2572 </span><span class="lineNoCov">          0 :   ix86_expand_reduc (gen_&lt;code&gt;&lt;mode&gt;3, tmp, operands[1]);</span>
<span class="lineNum">    2573 </span><span class="lineNoCov">          0 :   emit_insn (gen_vec_extract&lt;mode&gt;&lt;ssescalarmodelower&gt; (operands[0], tmp,</span>
<span class="lineNum">    2574 </span>            :                                                         const0_rtx));
<span class="lineNum">    2575 </span>            :   DONE;
<span class="lineNum">    2576 </span>            : })
<span class="lineNum">    2577 </span>            : 
<span class="lineNum">    2578 </span><span class="lineNoCov">          0 : (define_expand &quot;reduc_&lt;code&gt;_scal_&lt;mode&gt;&quot;</span>
<a name="2579"><span class="lineNum">    2579 </span><span class="lineNoCov">          0 :   [(umaxmin:VI_256</span></a>
<span class="lineNum">    2580 </span><span class="lineNoCov">          0 :      (match_operand:&lt;ssescalarmode&gt; 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    2581 </span><span class="lineNoCov">          0 :      (match_operand:VI_256 1 &quot;register_operand&quot;))]</span>
<span class="lineNum">    2582 </span>            :   &quot;TARGET_AVX2&quot;
<span class="lineNum">    2583 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">    2584 </span>            :   rtx tmp = gen_reg_rtx (&lt;MODE&gt;mode);
<span class="lineNum">    2585 </span>            :   ix86_expand_reduc (gen_&lt;code&gt;&lt;mode&gt;3, tmp, operands[1]);
<span class="lineNum">    2586 </span>            :   emit_insn (gen_vec_extract&lt;mode&gt;&lt;ssescalarmodelower&gt; (operands[0], tmp,
<span class="lineNum">    2587 </span>            :                                                         const0_rtx));
<span class="lineNum">    2588 </span>            :   DONE;
<span class="lineNum">    2589 </span><span class="lineCov">         35 : })</span>
<span class="lineNum">    2590 </span>            : 
<span class="lineNum">    2591 </span><span class="lineCov">          5 : (define_expand &quot;reduc_umin_scal_v8hi&quot;</span>
<a name="2592"><span class="lineNum">    2592 </span><span class="lineCov">         45 :   [(umin:V8HI</span></a>
<span class="lineNum">    2593 </span><span class="lineCov">         40 :      (match_operand:HI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    2594 </span><span class="lineCov">          5 :      (match_operand:V8HI 1 &quot;register_operand&quot;))]</span>
<span class="lineNum">    2595 </span><span class="lineCov">         35 :   &quot;TARGET_SSE4_1&quot;</span>
<span class="lineNum">    2596 </span><span class="lineCov">         10 : {</span>
<span class="lineNum">    2597 </span><span class="lineCov">         35 :   rtx tmp = gen_reg_rtx (V8HImode);</span>
<span class="lineNum">    2598 </span>            :   ix86_expand_reduc (gen_uminv8hi3, tmp, operands[1]);
<span class="lineNum">    2599 </span>            :   emit_insn (gen_vec_extractv8hihi (operands[0], tmp, const0_rtx));
<span class="lineNum">    2600 </span>            :   DONE;
<span class="lineNum">    2601 </span>            : })
<span class="lineNum">    2602 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    2603 </span>            : (define_insn &quot;&lt;mask_codefor&gt;reducep&lt;mode&gt;&lt;mask_name&gt;&quot;
<span class="lineNum">    2604 </span><span class="lineCov">          4 :   [(set (match_operand:VF_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<a name="2605"><span class="lineNum">    2605 </span><span class="lineCov">          8 :         (unspec:VF_AVX512VL</span></a>
<span class="lineNum">    2606 </span><span class="lineCov">          4 :           [(match_operand:VF_AVX512VL 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)</span>
<span class="lineNum">    2607 </span><span class="lineCov">          4 :            (match_operand:SI 2 &quot;const_0_to_255_operand&quot;)]</span>
<span class="lineNum">    2608 </span><span class="lineCov">          8 :           UNSPEC_REDUCE))]</span>
<span class="lineNum">    2609 </span><span class="lineCov">         18 :   &quot;TARGET_AVX512DQ&quot;</span>
<span class="lineNum">    2610 </span><span class="lineNoCov">          0 :   &quot;vreduce&lt;ssemodesuffix&gt;\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">    2611 </span>            :   [(set_attr &quot;type&quot; &quot;sse&quot;)
<span class="lineNum">    2612 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    2613 </span><span class="lineCov">        178 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    2614 </span><span class="lineCov">        178 : </span>
<span class="lineNum">    2615 </span><span class="lineCov">          9 : (define_insn &quot;reduces&lt;mode&gt;&lt;mask_scalar_name&gt;&quot;</span>
<span class="lineNum">    2616 </span>            :   [(set (match_operand:VF_128 0 &quot;register_operand&quot; &quot;=v&quot;)
<a name="2617"><span class="lineNum">    2617 </span>            :         (vec_merge:VF_128</a>
<span class="lineNum">    2618 </span><span class="lineCov">          9 :           (unspec:VF_128</span>
<span class="lineNum">    2619 </span><span class="lineCov">          9 :             [(match_operand:VF_128 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">    2620 </span><span class="lineCov">          9 :              (match_operand:VF_128 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;)</span>
<span class="lineNum">    2621 </span><span class="lineCov">          9 :              (match_operand:SI 3 &quot;const_0_to_255_operand&quot;)]</span>
<span class="lineNum">    2622 </span><span class="lineCov">          9 :             UNSPEC_REDUCE)</span>
<span class="lineNum">    2623 </span><span class="lineCov">          9 :           (match_dup 1)</span>
<span class="lineNum">    2624 </span>            :           (const_int 1)))]
<span class="lineNum">    2625 </span><span class="lineCov">         20 :   &quot;TARGET_AVX512DQ&quot;</span>
<span class="lineNum">    2626 </span><span class="lineCov">          4 :   &quot;vreduce&lt;ssescalarmodesuffix&gt;\t{%3, %2, %1, %0&lt;mask_scalar_operand4&gt;|%0&lt;mask_scalar_operand4&gt;, %1, %&lt;iptr&gt;2, %3}&quot;</span>
<span class="lineNum">    2627 </span><span class="lineCov">         33 :   [(set_attr &quot;type&quot; &quot;sse&quot;)</span>
<span class="lineNum">    2628 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    2629 </span><span class="lineCov">        111 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    2630 </span><span class="lineCov">        111 : </span>
<span class="lineNum">    2631 </span><span class="lineCov">         91 : ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span>
<span class="lineNum">    2632 </span><span class="lineCov">         33 : ;;</span>
<span class="lineNum">    2633 </span><span class="lineCov">         33 : ;; Parallel floating point comparisons</span>
<span class="lineNum">    2634 </span><span class="lineCov">         33 : ;;</span>
<span class="lineNum">    2635 </span><span class="lineCov">         33 : ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span>
<span class="lineNum">    2636 </span><span class="lineCov">         33 : </span>
<span class="lineNum">    2637 </span><span class="lineCov">         33 : (define_insn &quot;avx_cmp&lt;mode&gt;3&quot;</span>
<span class="lineNum">    2638 </span><span class="lineCov">         33 :   [(set (match_operand:VF_128_256 0 &quot;register_operand&quot; &quot;=x&quot;)</span>
<span class="lineNum">    2639 </span><span class="lineCov">         33 :         (unspec:VF_128_256</span>
<span class="lineNum">    2640 </span>            :           [(match_operand:VF_128_256 1 &quot;register_operand&quot; &quot;x&quot;)
<span class="lineNum">    2641 </span>            :            (match_operand:VF_128_256 2 &quot;nonimmediate_operand&quot; &quot;xm&quot;)
<span class="lineNum">    2642 </span>            :            (match_operand:SI 3 &quot;const_0_to_31_operand&quot; &quot;n&quot;)]
<span class="lineNum">    2643 </span>            :           UNSPEC_PCMP))]
<span class="lineNum">    2644 </span><span class="lineCov">        138 :   &quot;TARGET_AVX&quot;</span>
<span class="lineNum">    2645 </span><span class="lineCov">        423 :   &quot;vcmp&lt;ssemodesuffix&gt;\t{%3, %2, %1, %0|%0, %1, %2, %3}&quot;</span>
<span class="lineNum">    2646 </span>            :   [(set_attr &quot;type&quot; &quot;ssecmp&quot;)
<span class="lineNum">    2647 </span>            :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)
<span class="lineNum">    2648 </span><span class="lineCov">        868 :    (set_attr &quot;prefix&quot; &quot;vex&quot;)</span>
<span class="lineNum">    2649 </span><span class="lineCov">        868 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    2650 </span><span class="lineCov">        868 : </span>
<span class="lineNum">    2651 </span>            : (define_insn &quot;avx_vmcmp&lt;mode&gt;3&quot;
<span class="lineNum">    2652 </span>            :   [(set (match_operand:VF_128 0 &quot;register_operand&quot; &quot;=x&quot;)
<span class="lineNum">    2653 </span>            :         (vec_merge:VF_128
<span class="lineNum">    2654 </span>            :           (unspec:VF_128
<span class="lineNum">    2655 </span>            :             [(match_operand:VF_128 1 &quot;register_operand&quot; &quot;x&quot;)
<span class="lineNum">    2656 </span>            :              (match_operand:VF_128 2 &quot;nonimmediate_operand&quot; &quot;xm&quot;)
<span class="lineNum">    2657 </span>            :              (match_operand:SI 3 &quot;const_0_to_31_operand&quot; &quot;n&quot;)]
<span class="lineNum">    2658 </span>            :             UNSPEC_PCMP)
<span class="lineNum">    2659 </span>            :          (match_dup 1)
<span class="lineNum">    2660 </span>            :          (const_int 1)))]
<span class="lineNum">    2661 </span><span class="lineCov">        119 :   &quot;TARGET_AVX&quot;</span>
<span class="lineNum">    2662 </span><span class="lineNoCov">          0 :   &quot;vcmp&lt;ssescalarmodesuffix&gt;\t{%3, %2, %1, %0|%0, %1, %&lt;iptr&gt;2, %3}&quot;</span>
<span class="lineNum">    2663 </span>            :   [(set_attr &quot;type&quot; &quot;ssecmp&quot;)
<span class="lineNum">    2664 </span>            :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)
<span class="lineNum">    2665 </span><span class="lineCov">        119 :    (set_attr &quot;prefix&quot; &quot;vex&quot;)</span>
<span class="lineNum">    2666 </span><span class="lineCov">        119 :    (set_attr &quot;mode&quot; &quot;&lt;ssescalarmode&gt;&quot;)])</span>
<span class="lineNum">    2667 </span>            : 
<span class="lineNum">    2668 </span>            : (define_insn &quot;*&lt;sse&gt;_maskcmp&lt;mode&gt;3_comm&quot;
<span class="lineNum">    2669 </span>            :   [(set (match_operand:VF_128_256 0 &quot;register_operand&quot; &quot;=x,x&quot;)
<span class="lineNum">    2670 </span>            :         (match_operator:VF_128_256 3 &quot;sse_comparison_operator&quot;
<span class="lineNum">    2671 </span>            :           [(match_operand:VF_128_256 1 &quot;register_operand&quot; &quot;%0,x&quot;)
<span class="lineNum">    2672 </span>            :            (match_operand:VF_128_256 2 &quot;vector_operand&quot; &quot;xBm,xm&quot;)]))]
<span class="lineNum">    2673 </span><span class="lineCov">       5643 :   &quot;TARGET_SSE</span>
<span class="lineNum">    2674 </span><span class="lineCov">       5766 :    &amp;&amp; GET_RTX_CLASS (GET_CODE (operands[3])) == RTX_COMM_COMPARE&quot;</span>
<span class="lineNum">    2675 </span>            :   &quot;@
<span class="lineNum">    2676 </span><span class="lineCov">       3473 :    cmp%D3&lt;ssemodesuffix&gt;\t{%2, %0|%0, %2}</span>
<span class="lineNum">    2677 </span>            :    vcmp%D3&lt;ssemodesuffix&gt;\t{%2, %1, %0|%0, %1, %2}&quot;
<span class="lineNum">    2678 </span>            :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)
<span class="lineNum">    2679 </span>            :    (set_attr &quot;type&quot; &quot;ssecmp&quot;)
<span class="lineNum">    2680 </span>            :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)
<span class="lineNum">    2681 </span>            :    (set_attr &quot;prefix&quot; &quot;orig,vex&quot;)
<span class="lineNum">    2682 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])
<span class="lineNum">    2683 </span>            : 
<span class="lineNum">    2684 </span>            : (define_insn &quot;&lt;sse&gt;_maskcmp&lt;mode&gt;3&quot;
<span class="lineNum">    2685 </span>            :   [(set (match_operand:VF_128_256 0 &quot;register_operand&quot; &quot;=x,x&quot;)
<span class="lineNum">    2686 </span>            :         (match_operator:VF_128_256 3 &quot;sse_comparison_operator&quot;
<span class="lineNum">    2687 </span>            :           [(match_operand:VF_128_256 1 &quot;register_operand&quot; &quot;0,x&quot;)
<a name="2688"><span class="lineNum">    2688 </span>            :            (match_operand:VF_128_256 2 &quot;vector_operand&quot; &quot;xBm,xm&quot;)]))]</a>
<span class="lineNum">    2689 </span><span class="lineCov">       1182 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">    2690 </span><span class="lineCov">         19 :   &quot;@</span>
<span class="lineNum">    2691 </span>            :    cmp%D3&lt;ssemodesuffix&gt;\t{%2, %0|%0, %2}
<span class="lineNum">    2692 </span>            :    vcmp%D3&lt;ssemodesuffix&gt;\t{%2, %1, %0|%0, %1, %2}&quot;
<span class="lineNum">    2693 </span>            :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)
<span class="lineNum">    2694 </span><span class="lineCov">        321 :    (set_attr &quot;type&quot; &quot;ssecmp&quot;)</span>
<span class="lineNum">    2695 </span><span class="lineCov">        321 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">    2696 </span>            :    (set_attr &quot;prefix&quot; &quot;orig,vex&quot;)
<span class="lineNum">    2697 </span><span class="lineCov">        123 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    2698 </span>            : 
<span class="lineNum">    2699 </span>            : (define_insn &quot;&lt;sse&gt;_vmmaskcmp&lt;mode&gt;3&quot;
<span class="lineNum">    2700 </span>            :   [(set (match_operand:VF_128 0 &quot;register_operand&quot; &quot;=x,x&quot;)
<span class="lineNum">    2701 </span>            :         (vec_merge:VF_128
<span class="lineNum">    2702 </span>            :          (match_operator:VF_128 3 &quot;sse_comparison_operator&quot;
<span class="lineNum">    2703 </span>            :            [(match_operand:VF_128 1 &quot;register_operand&quot; &quot;0,x&quot;)
<span class="lineNum">    2704 </span>            :             (match_operand:VF_128 2 &quot;vector_operand&quot; &quot;xBm,xm&quot;)])
<span class="lineNum">    2705 </span>            :          (match_dup 1)
<span class="lineNum">    2706 </span>            :          (const_int 1)))]
<span class="lineNum">    2707 </span><span class="lineCov">        310 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">    2708 </span><span class="lineCov">         80 :   &quot;@</span>
<span class="lineNum">    2709 </span>            :    cmp%D3&lt;ssescalarmodesuffix&gt;\t{%2, %0|%0, %&lt;iptr&gt;2}
<span class="lineNum">    2710 </span>            :    vcmp%D3&lt;ssescalarmodesuffix&gt;\t{%2, %1, %0|%0, %1, %&lt;iptr&gt;2}&quot;
<span class="lineNum">    2711 </span><span class="lineCov">        390 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<span class="lineNum">    2712 </span><span class="lineCov">        390 :    (set_attr &quot;type&quot; &quot;ssecmp&quot;)</span>
<span class="lineNum">    2713 </span><span class="lineCov">        390 :    (set_attr &quot;length_immediate&quot; &quot;1,*&quot;)</span>
<span class="lineNum">    2714 </span>            :    (set_attr &quot;prefix&quot; &quot;orig,vex&quot;)
<span class="lineNum">    2715 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;ssescalarmode&gt;&quot;)])
<span class="lineNum">    2716 </span>            : 
<span class="lineNum">    2717 </span>            : (define_mode_attr cmp_imm_predicate
<span class="lineNum">    2718 </span>            :   [(V16SF &quot;const_0_to_31_operand&quot;)  (V8DF &quot;const_0_to_31_operand&quot;)
<span class="lineNum">    2719 </span>            :    (V16SI &quot;const_0_to_7_operand&quot;)   (V8DI &quot;const_0_to_7_operand&quot;)
<span class="lineNum">    2720 </span>            :    (V8SF &quot;const_0_to_31_operand&quot;)   (V4DF &quot;const_0_to_31_operand&quot;)
<span class="lineNum">    2721 </span>            :    (V8SI &quot;const_0_to_7_operand&quot;)    (V4DI &quot;const_0_to_7_operand&quot;)
<span class="lineNum">    2722 </span>            :    (V4SF &quot;const_0_to_31_operand&quot;)   (V2DF &quot;const_0_to_31_operand&quot;)
<span class="lineNum">    2723 </span>            :    (V4SI &quot;const_0_to_7_operand&quot;)    (V2DI &quot;const_0_to_7_operand&quot;)
<span class="lineNum">    2724 </span>            :    (V32HI &quot;const_0_to_7_operand&quot;)   (V64QI &quot;const_0_to_7_operand&quot;)
<span class="lineNum">    2725 </span>            :    (V16HI &quot;const_0_to_7_operand&quot;)   (V32QI &quot;const_0_to_7_operand&quot;)
<span class="lineNum">    2726 </span>            :    (V8HI &quot;const_0_to_7_operand&quot;)    (V16QI &quot;const_0_to_7_operand&quot;)])
<span class="lineNum">    2727 </span>            : 
<span class="lineNum">    2728 </span>            : (define_insn &quot;&lt;avx512&gt;_cmp&lt;mode&gt;3&lt;mask_scalar_merge_name&gt;&lt;round_saeonly_name&gt;&quot;
<span class="lineNum">    2729 </span>            :   [(set (match_operand:&lt;avx512fmaskmode&gt; 0 &quot;register_operand&quot; &quot;=Yk&quot;)
<span class="lineNum">    2730 </span>            :         (unspec:&lt;avx512fmaskmode&gt;
<span class="lineNum">    2731 </span>            :           [(match_operand:V48_AVX512VL 1 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">    2732 </span>            :            (match_operand:V48_AVX512VL 2 &quot;nonimmediate_operand&quot; &quot;&lt;round_saeonly_constraint&gt;&quot;)
<span class="lineNum">    2733 </span>            :            (match_operand:SI 3 &quot;&lt;cmp_imm_predicate&gt;&quot; &quot;n&quot;)]
<span class="lineNum">    2734 </span>            :           UNSPEC_PCMP))]
<span class="lineNum">    2735 </span><span class="lineCov">        609 :   &quot;TARGET_AVX512F &amp;&amp; &lt;round_saeonly_mode512bit_condition&gt;&quot;</span>
<span class="lineNum">    2736 </span><span class="lineCov">        689 :   &quot;v&lt;sseintprefix&gt;cmp&lt;ssemodesuffix&gt;\t{%3, &lt;round_saeonly_mask_scalar_merge_op4&gt;%2, %1, %0&lt;mask_scalar_merge_operand4&gt;|%0&lt;mask_scalar_merge_operand4&gt;, %1, %2&lt;round_saeonly_mask_scalar_merge_op4&gt;, %3}&quot;</span>
<span class="lineNum">    2737 </span>            :   [(set_attr &quot;type&quot; &quot;ssecmp&quot;)
<span class="lineNum">    2738 </span>            :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)
<span class="lineNum">    2739 </span><span class="lineCov">          2 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    2740 </span><span class="lineCov">       1669 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">    2741 </span><span class="lineCov">       1599 : </span>
<span class="lineNum">    2742 </span><span class="lineCov">       1599 : (define_insn &quot;&lt;avx512&gt;_cmp&lt;mode&gt;3&lt;mask_scalar_merge_name&gt;&quot;</span>
<span class="lineNum">    2743 </span><span class="lineCov">       4272 :   [(set (match_operand:&lt;avx512fmaskmode&gt; 0 &quot;register_operand&quot; &quot;=Yk&quot;)</span>
<span class="lineNum">    2744 </span><span class="lineCov">       1002 :         (unspec:&lt;avx512fmaskmode&gt;</span>
<span class="lineNum">    2745 </span><span class="lineCov">       1002 :           [(match_operand:VI12_AVX512VL 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">    2746 </span><span class="lineCov">       2006 :            (match_operand:VI12_AVX512VL 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;)</span>
<span class="lineNum">    2747 </span><span class="lineCov">        505 :            (match_operand:SI 3 &quot;&lt;cmp_imm_predicate&gt;&quot; &quot;n&quot;)]</span>
<span class="lineNum">    2748 </span><span class="lineCov">         62 :           UNSPEC_PCMP))]</span>
<span class="lineNum">    2749 </span><span class="lineCov">       1059 :   &quot;TARGET_AVX512BW&quot;</span>
<span class="lineNum">    2750 </span><span class="lineNoCov">          0 :   &quot;vpcmp&lt;ssemodesuffix&gt;\t{%3, %2, %1, %0&lt;mask_scalar_merge_operand4&gt;|%0&lt;mask_scalar_merge_operand4&gt;, %1, %2, %3}&quot;</span>
<span class="lineNum">    2751 </span><span class="lineCov">        527 :   [(set_attr &quot;type&quot; &quot;ssecmp&quot;)</span>
<span class="lineNum">    2752 </span><span class="lineCov">         62 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">    2753 </span><span class="lineCov">          4 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    2754 </span><span class="lineCov">        458 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">    2755 </span><span class="lineCov">         52 : </span>
<span class="lineNum">    2756 </span><span class="lineCov">          6 : (define_insn &quot;&lt;avx512&gt;_ucmp&lt;mode&gt;3&lt;mask_scalar_merge_name&gt;&quot;</span>
<span class="lineNum">    2757 </span><span class="lineNoCov">          0 :   [(set (match_operand:&lt;avx512fmaskmode&gt; 0 &quot;register_operand&quot; &quot;=Yk&quot;)</span>
<span class="lineNum">    2758 </span><span class="lineCov">       4828 :         (unspec:&lt;avx512fmaskmode&gt;</span>
<span class="lineNum">    2759 </span><span class="lineCov">          6 :           [(match_operand:VI12_AVX512VL 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">    2760 </span><span class="lineCov">        598 :            (match_operand:VI12_AVX512VL 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;)</span>
<span class="lineNum">    2761 </span><span class="lineCov">        384 :            (match_operand:SI 3 &quot;const_0_to_7_operand&quot; &quot;n&quot;)]</span>
<span class="lineNum">    2762 </span><span class="lineCov">          6 :           UNSPEC_UNSIGNED_PCMP))]</span>
<span class="lineNum">    2763 </span><span class="lineCov">        418 :   &quot;TARGET_AVX512BW&quot;</span>
<span class="lineNum">    2764 </span><span class="lineNoCov">          0 :   &quot;vpcmpu&lt;ssemodesuffix&gt;\t{%3, %2, %1, %0&lt;mask_scalar_merge_operand4&gt;|%0&lt;mask_scalar_merge_operand4&gt;, %1, %2, %3}&quot;</span>
<span class="lineNum">    2765 </span><span class="lineCov">          6 :   [(set_attr &quot;type&quot; &quot;ssecmp&quot;)</span>
<span class="lineNum">    2766 </span><span class="lineCov">          6 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">    2767 </span><span class="lineCov">        598 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    2768 </span><span class="lineCov">        598 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">    2769 </span><span class="lineCov">          6 : </span>
<span class="lineNum">    2770 </span>            : (define_insn &quot;&lt;avx512&gt;_ucmp&lt;mode&gt;3&lt;mask_scalar_merge_name&gt;&quot;
<span class="lineNum">    2771 </span><span class="lineCov">       6155 :   [(set (match_operand:&lt;avx512fmaskmode&gt; 0 &quot;register_operand&quot; &quot;=Yk&quot;)</span>
<span class="lineNum">    2772 </span><span class="lineCov">          6 :         (unspec:&lt;avx512fmaskmode&gt;</span>
<span class="lineNum">    2773 </span><span class="lineCov">         79 :           [(match_operand:VI48_AVX512VL 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">    2774 </span><span class="lineCov">         73 :            (match_operand:VI48_AVX512VL 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;)</span>
<span class="lineNum">    2775 </span><span class="lineCov">       6222 :            (match_operand:SI 3 &quot;const_0_to_7_operand&quot; &quot;n&quot;)]</span>
<span class="lineNum">    2776 </span><span class="lineCov">       6076 :           UNSPEC_UNSIGNED_PCMP))]</span>
<span class="lineNum">    2777 </span><span class="lineCov">        361 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    2778 </span><span class="lineNoCov">          0 :   &quot;vpcmpu&lt;ssemodesuffix&gt;\t{%3, %2, %1, %0&lt;mask_scalar_merge_operand4&gt;|%0&lt;mask_scalar_merge_operand4&gt;, %1, %2, %3}&quot;</span>
<span class="lineNum">    2779 </span><span class="lineCov">         73 :   [(set_attr &quot;type&quot; &quot;ssecmp&quot;)</span>
<span class="lineNum">    2780 </span><span class="lineCov">         73 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">    2781 </span><span class="lineCov">       2288 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    2782 </span><span class="lineCov">       2282 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">    2783 </span><span class="lineCov">          6 : </span>
<span class="lineNum">    2784 </span><span class="lineCov">          6 : (define_insn &quot;avx512f_vmcmp&lt;mode&gt;3&lt;round_saeonly_name&gt;&quot;</span>
<span class="lineNum">    2785 </span><span class="lineCov">        414 :   [(set (match_operand:&lt;avx512fmaskmode&gt; 0 &quot;register_operand&quot; &quot;=Yk&quot;)</span>
<span class="lineNum">    2786 </span><span class="lineCov">          3 :         (and:&lt;avx512fmaskmode&gt;</span>
<span class="lineNum">    2787 </span><span class="lineCov">          3 :           (unspec:&lt;avx512fmaskmode&gt;</span>
<span class="lineNum">    2788 </span><span class="lineCov">         65 :             [(match_operand:VF_128 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">    2789 </span><span class="lineCov">         63 :              (match_operand:VF_128 2 &quot;&lt;round_saeonly_nimm_predicate&gt;&quot; &quot;&lt;round_saeonly_constraint&gt;&quot;)</span>
<span class="lineNum">    2790 </span><span class="lineCov">         66 :              (match_operand:SI 3 &quot;const_0_to_31_operand&quot; &quot;n&quot;)]</span>
<span class="lineNum">    2791 </span><span class="lineCov">         62 :             UNSPEC_PCMP)</span>
<span class="lineNum">    2792 </span><span class="lineCov">         62 :           (const_int 1)))]</span>
<span class="lineNum">    2793 </span><span class="lineCov">        161 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    2794 </span><span class="lineCov">        115 :   &quot;vcmp&lt;ssescalarmodesuffix&gt;\t{%3, &lt;round_saeonly_op4&gt;%2, %1, %0|%0, %1, %&lt;iptr&gt;2&lt;round_saeonly_op4&gt;, %3}&quot;</span>
<span class="lineNum">    2795 </span>            :   [(set_attr &quot;type&quot; &quot;ssecmp&quot;)
<span class="lineNum">    2796 </span>            :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)
<span class="lineNum">    2797 </span><span class="lineCov">         99 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    2798 </span><span class="lineCov">         99 :    (set_attr &quot;mode&quot; &quot;&lt;ssescalarmode&gt;&quot;)])</span>
<span class="lineNum">    2799 </span>            : 
<span class="lineNum">    2800 </span>            : (define_insn &quot;avx512f_vmcmp&lt;mode&gt;3_mask&lt;round_saeonly_name&gt;&quot;
<span class="lineNum">    2801 </span>            :   [(set (match_operand:&lt;avx512fmaskmode&gt; 0 &quot;register_operand&quot; &quot;=Yk&quot;)
<span class="lineNum">    2802 </span>            :         (and:&lt;avx512fmaskmode&gt;
<span class="lineNum">    2803 </span>            :           (unspec:&lt;avx512fmaskmode&gt;
<span class="lineNum">    2804 </span>            :             [(match_operand:VF_128 1 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">    2805 </span>            :              (match_operand:VF_128 2 &quot;&lt;round_saeonly_nimm_predicate&gt;&quot; &quot;&lt;round_saeonly_constraint&gt;&quot;)
<span class="lineNum">    2806 </span>            :              (match_operand:SI 3 &quot;const_0_to_31_operand&quot; &quot;n&quot;)]
<span class="lineNum">    2807 </span>            :             UNSPEC_PCMP)
<span class="lineNum">    2808 </span>            :           (and:&lt;avx512fmaskmode&gt;
<span class="lineNum">    2809 </span>            :             (match_operand:&lt;avx512fmaskmode&gt; 4 &quot;register_operand&quot; &quot;Yk&quot;)
<span class="lineNum">    2810 </span>            :             (const_int 1))))]
<span class="lineNum">    2811 </span><span class="lineCov">        139 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    2812 </span><span class="lineNoCov">          0 :   &quot;vcmp&lt;ssescalarmodesuffix&gt;\t{%3, &lt;round_saeonly_op5&gt;%2, %1, %0%{%4%}|%0%{%4%}, %1, %&lt;iptr&gt;2&lt;round_saeonly_op5&gt;, %3}&quot;</span>
<span class="lineNum">    2813 </span>            :   [(set_attr &quot;type&quot; &quot;ssecmp&quot;)
<span class="lineNum">    2814 </span>            :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)
<span class="lineNum">    2815 </span><span class="lineCov">        139 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    2816 </span><span class="lineCov">        139 :    (set_attr &quot;mode&quot; &quot;&lt;ssescalarmode&gt;&quot;)])</span>
<span class="lineNum">    2817 </span>            : 
<span class="lineNum">    2818 </span>            : (define_insn &quot;avx512f_maskcmp&lt;mode&gt;3&quot;
<span class="lineNum">    2819 </span>            :   [(set (match_operand:&lt;avx512fmaskmode&gt; 0 &quot;register_operand&quot; &quot;=Yk&quot;)
<span class="lineNum">    2820 </span>            :         (match_operator:&lt;avx512fmaskmode&gt; 3 &quot;sse_comparison_operator&quot;
<span class="lineNum">    2821 </span>            :           [(match_operand:VF 1 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">    2822 </span>            :            (match_operand:VF 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;)]))]
<span class="lineNum">    2823 </span><span class="lineNoCov">          0 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    2824 </span><span class="lineCov">       5456 :   &quot;vcmp%D3&lt;ssemodesuffix&gt;\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">    2825 </span>            :   [(set_attr &quot;type&quot; &quot;ssecmp&quot;)
<span class="lineNum">    2826 </span>            :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)
<span class="lineNum">    2827 </span><span class="lineCov">     385165 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    2828 </span><span class="lineCov">     385165 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">    2829 </span><span class="lineCov">     385149 : </span>
<span class="lineNum">    2830 </span><span class="lineCov">     144036 : (define_insn &quot;&lt;sse&gt;_&lt;unord&gt;comi&lt;round_saeonly_name&gt;&quot;</span>
<span class="lineNum">    2831 </span><span class="lineCov">     241153 :   [(set (reg:CCFP FLAGS_REG)</span>
<span class="lineNum">    2832 </span>            :         (compare:CCFP
<span class="lineNum">    2833 </span><span class="lineNoCov">          0 :           (vec_select:MODEF</span>
<span class="lineNum">    2834 </span><span class="lineNoCov">          0 :             (match_operand:&lt;ssevecmode&gt; 0 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">    2835 </span><span class="lineNoCov">          0 :             (parallel [(const_int 0)]))</span>
<span class="lineNum">    2836 </span><span class="lineNoCov">          0 :           (vec_select:MODEF</span>
<span class="lineNum">    2837 </span>            :             (match_operand:&lt;ssevecmode&gt; 1 &quot;&lt;round_saeonly_nimm_scalar_predicate&gt;&quot; &quot;&lt;round_saeonly_constraint&gt;&quot;)
<span class="lineNum">    2838 </span>            :             (parallel [(const_int 0)]))))]
<span class="lineNum">    2839 </span><span class="lineCov">        314 :   &quot;SSE_FLOAT_MODE_P (&lt;MODE&gt;mode)&quot;</span>
<span class="lineNum">    2840 </span><span class="lineCov">         41 :   &quot;%v&lt;unord&gt;comi&lt;ssemodesuffix&gt;\t{&lt;round_saeonly_op2&gt;%1, %0|%0, %&lt;iptr&gt;1&lt;round_saeonly_op2&gt;}&quot;</span>
<span class="lineNum">    2841 </span>            :   [(set_attr &quot;type&quot; &quot;ssecomi&quot;)
<span class="lineNum">    2842 </span>            :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)
<span class="lineNum">    2843 </span><span class="lineCov">        309 :    (set_attr &quot;prefix_rep&quot; &quot;0&quot;)</span>
<span class="lineNum">    2844 </span><span class="lineCov">        327 :    (set (attr &quot;prefix_data16&quot;)</span>
<span class="lineNum">    2845 </span><span class="lineCov">        293 :         (if_then_else (eq_attr &quot;mode&quot; &quot;DF&quot;)</span>
<span class="lineNum">    2846 </span><span class="lineCov">        293 :                       (const_string &quot;1&quot;)</span>
<span class="lineNum">    2847 </span><span class="lineCov">        602 :                       (const_string &quot;0&quot;)))</span>
<span class="lineNum">    2848 </span><span class="lineCov">        280 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    2849 </span><span class="lineCov">        280 : </span>
<span class="lineNum">    2850 </span>            : (define_expand &quot;vec_cmp&lt;mode&gt;&lt;avx512fmaskmodelower&gt;&quot;
<a name="2851"><span class="lineNum">    2851 </span><span class="lineCov">      11400 :   [(set (match_operand:&lt;avx512fmaskmode&gt; 0 &quot;register_operand&quot;)</span></a>
<span class="lineNum">    2852 </span><span class="lineCov">      10238 :         (match_operator:&lt;avx512fmaskmode&gt; 1 &quot;&quot;</span>
<span class="lineNum">    2853 </span><span class="lineCov">       1162 :           [(match_operand:V48_AVX512VL 2 &quot;register_operand&quot;)</span>
<span class="lineNum">    2854 </span><span class="lineCov">       1060 :            (match_operand:V48_AVX512VL 3 &quot;nonimmediate_operand&quot;)]))]</span>
<span class="lineNum">    2855 </span><span class="lineCov">       1060 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    2856 </span><span class="lineCov">      20300 : {</span>
<span class="lineNum">    2857 </span><span class="lineCov">      20300 :   bool ok = ix86_expand_mask_vec_cmp (operands);</span>
<span class="lineNum">    2858 </span><span class="lineCov">       1124 :   gcc_assert (ok);</span>
<span class="lineNum">    2859 </span><span class="lineCov">      11274 :   DONE;</span>
<span class="lineNum">    2860 </span><span class="lineCov">      11274 : })</span>
<span class="lineNum">    2861 </span><span class="lineCov">      10150 : </span>
<span class="lineNum">    2862 </span><span class="lineCov">      10182 : (define_expand &quot;vec_cmp&lt;mode&gt;&lt;avx512fmaskmodelower&gt;&quot;</span>
<span class="lineNum">    2863 </span><span class="lineCov">       1092 :   [(set (match_operand:&lt;avx512fmaskmode&gt; 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    2864 </span><span class="lineCov">        117 :         (match_operator:&lt;avx512fmaskmode&gt; 1 &quot;&quot;</span>
<span class="lineNum">    2865 </span><span class="lineCov">       1125 :           [(match_operand:VI12_AVX512VL 2 &quot;register_operand&quot;)</span>
<span class="lineNum">    2866 </span><span class="lineCov">       1241 :            (match_operand:VI12_AVX512VL 3 &quot;nonimmediate_operand&quot;)]))]</span>
<span class="lineNum">    2867 </span><span class="lineCov">        170 :   &quot;TARGET_AVX512BW&quot;</span>
<span class="lineNum">    2868 </span><span class="lineCov">       1092 : {</span>
<span class="lineNum">    2869 </span><span class="lineCov">       1092 :   bool ok = ix86_expand_mask_vec_cmp (operands);</span>
<span class="lineNum">    2870 </span><span class="lineNoCov">          0 :   gcc_assert (ok);</span>
<span class="lineNum">    2871 </span><span class="lineCov">         32 :   DONE;</span>
<span class="lineNum">    2872 </span><span class="lineCov">        882 : })</span>
<span class="lineNum">    2873 </span><span class="lineCov">        882 : </span>
<span class="lineNum">    2874 </span><span class="lineCov">        882 : (define_expand &quot;vec_cmp&lt;mode&gt;&lt;sseintvecmodelower&gt;&quot;</span>
<span class="lineNum">    2875 </span><span class="lineCov">       1764 :   [(set (match_operand:&lt;sseintvecmode&gt; 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    2876 </span><span class="lineCov">         59 :         (match_operator:&lt;sseintvecmode&gt; 1 &quot;&quot;</span>
<span class="lineNum">    2877 </span><span class="lineCov">        118 :           [(match_operand:VI_256 2 &quot;register_operand&quot;)</span>
<span class="lineNum">    2878 </span><span class="lineCov">        500 :            (match_operand:VI_256 3 &quot;nonimmediate_operand&quot;)]))]</span>
<span class="lineNum">    2879 </span><span class="lineCov">        118 :   &quot;TARGET_AVX2&quot;</span>
<span class="lineNum">    2880 </span><span class="lineCov">        440 : {</span>
<a name="2881"><span class="lineNum">    2881 </span><span class="lineNoCov">          0 :   bool ok = ix86_expand_int_vec_cmp (operands);</span></a>
<span class="lineNum">    2882 </span><span class="lineNoCov">          0 :   gcc_assert (ok);</span>
<span class="lineNum">    2883 </span><span class="lineNoCov">          0 :   DONE;</span>
<span class="lineNum">    2884 </span><span class="lineNoCov">          0 : })</span>
<span class="lineNum">    2885 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    2886 </span><span class="lineNoCov">          0 : (define_expand &quot;vec_cmp&lt;mode&gt;&lt;sseintvecmodelower&gt;&quot;</span>
<span class="lineNum">    2887 </span><span class="lineNoCov">          0 :   [(set (match_operand:&lt;sseintvecmode&gt; 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    2888 </span><span class="lineCov">         72 :         (match_operator:&lt;sseintvecmode&gt; 1 &quot;&quot;</span>
<span class="lineNum">    2889 </span><span class="lineCov">        144 :           [(match_operand:VI124_128 2 &quot;register_operand&quot;)</span>
<span class="lineNum">    2890 </span><span class="lineCov">         72 :            (match_operand:VI124_128 3 &quot;vector_operand&quot;)]))]</span>
<span class="lineNum">    2891 </span><span class="lineCov">        221 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">    2892 </span>            : {
<a name="2893"><span class="lineNum">    2893 </span>            :   bool ok = ix86_expand_int_vec_cmp (operands);</a>
<span class="lineNum">    2894 </span>            :   gcc_assert (ok);
<span class="lineNum">    2895 </span>            :   DONE;
<span class="lineNum">    2896 </span><span class="lineCov">         77 : })</span>
<span class="lineNum">    2897 </span><span class="lineCov">         77 : </span>
<span class="lineNum">    2898 </span><span class="lineCov">         77 : (define_expand &quot;vec_cmpv2div2di&quot;</span>
<span class="lineNum">    2899 </span><span class="lineCov">         77 :   [(set (match_operand:V2DI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    2900 </span><span class="lineCov">        345 :         (match_operator:V2DI 1 &quot;&quot;</span>
<span class="lineNum">    2901 </span><span class="lineCov">        613 :           [(match_operand:V2DI 2 &quot;register_operand&quot;)</span>
<span class="lineNum">    2902 </span><span class="lineCov">        268 :            (match_operand:V2DI 3 &quot;vector_operand&quot;)]))]</span>
<span class="lineNum">    2903 </span><span class="lineCov">        647 :   &quot;TARGET_SSE4_2&quot;</span>
<span class="lineNum">    2904 </span>            : {
<a name="2905"><span class="lineNum">    2905 </span>            :   bool ok = ix86_expand_int_vec_cmp (operands);</a>
<span class="lineNum">    2906 </span>            :   gcc_assert (ok);
<span class="lineNum">    2907 </span>            :   DONE;
<span class="lineNum">    2908 </span><span class="lineCov">         34 : })</span>
<span class="lineNum">    2909 </span><span class="lineCov">         34 : </span>
<span class="lineNum">    2910 </span><span class="lineCov">         34 : (define_expand &quot;vec_cmp&lt;mode&gt;&lt;sseintvecmodelower&gt;&quot;</span>
<span class="lineNum">    2911 </span><span class="lineCov">         34 :   [(set (match_operand:&lt;sseintvecmode&gt; 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    2912 </span><span class="lineCov">        111 :         (match_operator:&lt;sseintvecmode&gt; 1 &quot;&quot;</span>
<span class="lineNum">    2913 </span><span class="lineCov">        188 :           [(match_operand:VF_256 2 &quot;register_operand&quot;)</span>
<span class="lineNum">    2914 </span><span class="lineCov">         77 :            (match_operand:VF_256 3 &quot;nonimmediate_operand&quot;)]))]</span>
<span class="lineNum">    2915 </span><span class="lineCov">        266 :   &quot;TARGET_AVX&quot;</span>
<span class="lineNum">    2916 </span>            : {
<a name="2917"><span class="lineNum">    2917 </span>            :   bool ok = ix86_expand_fp_vec_cmp (operands);</a>
<span class="lineNum">    2918 </span>            :   gcc_assert (ok);
<span class="lineNum">    2919 </span>            :   DONE;
<span class="lineNum">    2920 </span><span class="lineCov">         78 : })</span>
<span class="lineNum">    2921 </span><span class="lineCov">         78 : </span>
<span class="lineNum">    2922 </span><span class="lineCov">         78 : (define_expand &quot;vec_cmp&lt;mode&gt;&lt;sseintvecmodelower&gt;&quot;</span>
<span class="lineNum">    2923 </span><span class="lineCov">         78 :   [(set (match_operand:&lt;sseintvecmode&gt; 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    2924 </span><span class="lineCov">        114 :         (match_operator:&lt;sseintvecmode&gt; 1 &quot;&quot;</span>
<span class="lineNum">    2925 </span><span class="lineCov">        150 :           [(match_operand:VF_128 2 &quot;register_operand&quot;)</span>
<span class="lineNum">    2926 </span><span class="lineCov">         36 :            (match_operand:VF_128 3 &quot;vector_operand&quot;)]))]</span>
<span class="lineNum">    2927 </span><span class="lineCov">        489 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">    2928 </span>            : {
<a name="2929"><span class="lineNum">    2929 </span>            :   bool ok = ix86_expand_fp_vec_cmp (operands);</a>
<span class="lineNum">    2930 </span>            :   gcc_assert (ok);
<span class="lineNum">    2931 </span>            :   DONE;
<span class="lineNum">    2932 </span><span class="lineCov">        339 : })</span>
<span class="lineNum">    2933 </span><span class="lineCov">        339 : </span>
<span class="lineNum">    2934 </span><span class="lineCov">        339 : (define_expand &quot;vec_cmpu&lt;mode&gt;&lt;avx512fmaskmodelower&gt;&quot;</span>
<span class="lineNum">    2935 </span><span class="lineCov">        339 :   [(set (match_operand:&lt;avx512fmaskmode&gt; 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    2936 </span><span class="lineCov">        727 :         (match_operator:&lt;avx512fmaskmode&gt; 1 &quot;&quot;</span>
<span class="lineNum">    2937 </span><span class="lineCov">       1115 :           [(match_operand:VI48_AVX512VL 2 &quot;register_operand&quot;)</span>
<span class="lineNum">    2938 </span><span class="lineCov">        388 :            (match_operand:VI48_AVX512VL 3 &quot;nonimmediate_operand&quot;)]))]</span>
<span class="lineNum">    2939 </span><span class="lineCov">       1115 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    2940 </span>            : {
<a name="2941"><span class="lineNum">    2941 </span>            :   bool ok = ix86_expand_mask_vec_cmp (operands);</a>
<span class="lineNum">    2942 </span>            :   gcc_assert (ok);
<span class="lineNum">    2943 </span>            :   DONE;
<span class="lineNum">    2944 </span><span class="lineCov">         24 : })</span>
<span class="lineNum">    2945 </span><span class="lineCov">         24 : </span>
<span class="lineNum">    2946 </span><span class="lineCov">         24 : (define_expand &quot;vec_cmpu&lt;mode&gt;&lt;avx512fmaskmodelower&gt;&quot;</span>
<span class="lineNum">    2947 </span><span class="lineCov">         24 :   [(set (match_operand:&lt;avx512fmaskmode&gt; 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    2948 </span><span class="lineCov">         53 :         (match_operator:&lt;avx512fmaskmode&gt; 1 &quot;&quot;</span>
<span class="lineNum">    2949 </span><span class="lineCov">         82 :           [(match_operand:VI12_AVX512VL 2 &quot;register_operand&quot;)</span>
<span class="lineNum">    2950 </span><span class="lineCov">         29 :            (match_operand:VI12_AVX512VL 3 &quot;nonimmediate_operand&quot;)]))]</span>
<span class="lineNum">    2951 </span><span class="lineCov">        482 :   &quot;TARGET_AVX512BW&quot;</span>
<span class="lineNum">    2952 </span>            : {
<a name="2953"><span class="lineNum">    2953 </span>            :   bool ok = ix86_expand_mask_vec_cmp (operands);</a>
<span class="lineNum">    2954 </span>            :   gcc_assert (ok);
<span class="lineNum">    2955 </span>            :   DONE;
<span class="lineNum">    2956 </span><span class="lineCov">        400 : })</span>
<span class="lineNum">    2957 </span><span class="lineCov">        400 : </span>
<span class="lineNum">    2958 </span><span class="lineCov">        400 : (define_expand &quot;vec_cmpu&lt;mode&gt;&lt;sseintvecmodelower&gt;&quot;</span>
<span class="lineNum">    2959 </span><span class="lineCov">        400 :   [(set (match_operand:&lt;sseintvecmode&gt; 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    2960 </span><span class="lineCov">        404 :         (match_operator:&lt;sseintvecmode&gt; 1 &quot;&quot;</span>
<span class="lineNum">    2961 </span><span class="lineCov">        408 :           [(match_operand:VI_256 2 &quot;register_operand&quot;)</span>
<span class="lineNum">    2962 </span><span class="lineCov">          4 :            (match_operand:VI_256 3 &quot;nonimmediate_operand&quot;)]))]</span>
<span class="lineNum">    2963 </span><span class="lineCov">        437 :   &quot;TARGET_AVX2&quot;</span>
<span class="lineNum">    2964 </span>            : {
<a name="2965"><span class="lineNum">    2965 </span>            :   bool ok = ix86_expand_int_vec_cmp (operands);</a>
<span class="lineNum">    2966 </span>            :   gcc_assert (ok);
<span class="lineNum">    2967 </span>            :   DONE;
<span class="lineNum">    2968 </span><span class="lineCov">         29 : })</span>
<span class="lineNum">    2969 </span><span class="lineCov">         29 : </span>
<span class="lineNum">    2970 </span><span class="lineCov">         29 : (define_expand &quot;vec_cmpu&lt;mode&gt;&lt;sseintvecmodelower&gt;&quot;</span>
<span class="lineNum">    2971 </span><span class="lineCov">         29 :   [(set (match_operand:&lt;sseintvecmode&gt; 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    2972 </span><span class="lineCov">         36 :         (match_operator:&lt;sseintvecmode&gt; 1 &quot;&quot;</span>
<span class="lineNum">    2973 </span><span class="lineCov">         43 :           [(match_operand:VI124_128 2 &quot;register_operand&quot;)</span>
<span class="lineNum">    2974 </span><span class="lineCov">          7 :            (match_operand:VI124_128 3 &quot;vector_operand&quot;)]))]</span>
<span class="lineNum">    2975 </span><span class="lineCov">         47 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">    2976 </span>            : {
<a name="2977"><span class="lineNum">    2977 </span>            :   bool ok = ix86_expand_int_vec_cmp (operands);</a>
<span class="lineNum">    2978 </span>            :   gcc_assert (ok);
<span class="lineNum">    2979 </span>            :   DONE;
<span class="lineNum">    2980 </span><span class="lineCov">          4 : })</span>
<span class="lineNum">    2981 </span><span class="lineCov">          4 : </span>
<span class="lineNum">    2982 </span><span class="lineCov">          4 : (define_expand &quot;vec_cmpuv2div2di&quot;</span>
<span class="lineNum">    2983 </span><span class="lineCov">          4 :   [(set (match_operand:V2DI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    2984 </span><span class="lineCov">         74 :         (match_operator:V2DI 1 &quot;&quot;</span>
<span class="lineNum">    2985 </span><span class="lineCov">        144 :           [(match_operand:V2DI 2 &quot;register_operand&quot;)</span>
<span class="lineNum">    2986 </span><span class="lineCov">         70 :            (match_operand:V2DI 3 &quot;vector_operand&quot;)]))]</span>
<span class="lineNum">    2987 </span><span class="lineCov">        144 :   &quot;TARGET_SSE4_2&quot;</span>
<span class="lineNum">    2988 </span>            : {
<a name="2989"><span class="lineNum">    2989 </span>            :   bool ok = ix86_expand_int_vec_cmp (operands);</a>
<span class="lineNum">    2990 </span>            :   gcc_assert (ok);
<span class="lineNum">    2991 </span>            :   DONE;
<span class="lineNum">    2992 </span><span class="lineNoCov">          0 : })</span>
<span class="lineNum">    2993 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    2994 </span><span class="lineNoCov">          0 : (define_expand &quot;vec_cmpeqv2div2di&quot;</span>
<span class="lineNum">    2995 </span><span class="lineNoCov">          0 :   [(set (match_operand:V2DI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    2996 </span><span class="lineCov">          4 :         (match_operator:V2DI 1 &quot;&quot;</span>
<span class="lineNum">    2997 </span><span class="lineCov">          8 :           [(match_operand:V2DI 2 &quot;register_operand&quot;)</span>
<span class="lineNum">    2998 </span><span class="lineCov">          4 :            (match_operand:V2DI 3 &quot;vector_operand&quot;)]))]</span>
<span class="lineNum">    2999 </span><span class="lineCov">         15 :   &quot;TARGET_SSE4_1&quot;</span>
<span class="lineNum">    3000 </span>            : {
<a name="3001"><span class="lineNum">    3001 </span>            :   bool ok = ix86_expand_int_vec_cmp (operands);</a>
<span class="lineNum">    3002 </span>            :   gcc_assert (ok);
<span class="lineNum">    3003 </span>            :   DONE;
<span class="lineNum">    3004 </span><span class="lineCov">          7 : })</span>
<span class="lineNum">    3005 </span><span class="lineCov">          7 : </span>
<span class="lineNum">    3006 </span><span class="lineCov">          7 : (define_expand &quot;vcond&lt;V_512:mode&gt;&lt;VF_512:mode&gt;&quot;</span>
<span class="lineNum">    3007 </span><span class="lineCov">          7 :   [(set (match_operand:V_512 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    3008 </span><span class="lineCov">          7 :         (if_then_else:V_512</span>
<span class="lineNum">    3009 </span><span class="lineCov">          7 :           (match_operator 3 &quot;&quot;</span>
<span class="lineNum">    3010 </span><span class="lineNoCov">          0 :             [(match_operand:VF_512 4 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    3011 </span><span class="lineCov">         81 :              (match_operand:VF_512 5 &quot;nonimmediate_operand&quot;)])</span>
<span class="lineNum">    3012 </span>            :           (match_operand:V_512 1 &quot;general_operand&quot;)
<a name="3013"><span class="lineNum">    3013 </span>            :           (match_operand:V_512 2 &quot;general_operand&quot;)))]</a>
<span class="lineNum">    3014 </span>            :   &quot;TARGET_AVX512F
<span class="lineNum">    3015 </span>            :    &amp;&amp; (GET_MODE_NUNITS (&lt;V_512:MODE&gt;mode)
<span class="lineNum">    3016 </span><span class="lineCov">         74 :        == GET_MODE_NUNITS (&lt;VF_512:MODE&gt;mode))&quot;</span>
<span class="lineNum">    3017 </span><span class="lineCov">         74 : {</span>
<span class="lineNum">    3018 </span><span class="lineCov">         74 :   bool ok = ix86_expand_fp_vcond (operands);</span>
<span class="lineNum">    3019 </span><span class="lineCov">         74 :   gcc_assert (ok);</span>
<span class="lineNum">    3020 </span><span class="lineCov">         74 :   DONE;</span>
<span class="lineNum">    3021 </span><span class="lineCov">         74 : })</span>
<span class="lineNum">    3022 </span><span class="lineCov">         74 : </span>
<span class="lineNum">    3023 </span><span class="lineCov">         74 : (define_expand &quot;vcond&lt;V_256:mode&gt;&lt;VF_256:mode&gt;&quot;</span>
<span class="lineNum">    3024 </span>            :   [(set (match_operand:V_256 0 &quot;register_operand&quot;)
<a name="3025"><span class="lineNum">    3025 </span><span class="lineCov">         12 :         (if_then_else:V_256</span></a>
<span class="lineNum">    3026 </span><span class="lineCov">         24 :           (match_operator 3 &quot;&quot;</span>
<span class="lineNum">    3027 </span><span class="lineCov">         12 :             [(match_operand:VF_256 4 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    3028 </span><span class="lineCov">         24 :              (match_operand:VF_256 5 &quot;nonimmediate_operand&quot;)])</span>
<span class="lineNum">    3029 </span><span class="lineNoCov">          0 :           (match_operand:V_256 1 &quot;general_operand&quot;)</span>
<span class="lineNum">    3030 </span><span class="lineNoCov">          0 :           (match_operand:V_256 2 &quot;general_operand&quot;)))]</span>
<span class="lineNum">    3031 </span><span class="lineNoCov">          0 :   &quot;TARGET_AVX</span>
<span class="lineNum">    3032 </span><span class="lineNoCov">          0 :    &amp;&amp; (GET_MODE_NUNITS (&lt;V_256:MODE&gt;mode)</span>
<span class="lineNum">    3033 </span><span class="lineNoCov">          0 :        == GET_MODE_NUNITS (&lt;VF_256:MODE&gt;mode))&quot;</span>
<span class="lineNum">    3034 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">    3035 </span><span class="lineNoCov">          0 :   bool ok = ix86_expand_fp_vcond (operands);</span>
<span class="lineNum">    3036 </span>            :   gcc_assert (ok);
<span class="lineNum">    3037 </span>            :   DONE;
<span class="lineNum">    3038 </span>            : })
<span class="lineNum">    3039 </span>            : 
<span class="lineNum">    3040 </span>            : (define_expand &quot;vcond&lt;V_128:mode&gt;&lt;VF_128:mode&gt;&quot;
<span class="lineNum">    3041 </span>            :   [(set (match_operand:V_128 0 &quot;register_operand&quot;)
<span class="lineNum">    3042 </span><span class="lineCov">         65 :         (if_then_else:V_128</span>
<span class="lineNum">    3043 </span><span class="lineNoCov">          0 :           (match_operator 3 &quot;&quot;</span>
<span class="lineNum">    3044 </span><span class="lineCov">         65 :             [(match_operand:VF_128 4 &quot;vector_operand&quot;)</span>
<span class="lineNum">    3045 </span><span class="lineCov">        130 :              (match_operand:VF_128 5 &quot;vector_operand&quot;)])</span>
<span class="lineNum">    3046 </span><span class="lineNoCov">          0 :           (match_operand:V_128 1 &quot;general_operand&quot;)</span>
<span class="lineNum">    3047 </span><span class="lineNoCov">          0 :           (match_operand:V_128 2 &quot;general_operand&quot;)))]</span>
<span class="lineNum">    3048 </span><span class="lineNoCov">          0 :   &quot;TARGET_SSE</span>
<a name="3049"><span class="lineNum">    3049 </span><span class="lineNoCov">          0 :    &amp;&amp; (GET_MODE_NUNITS (&lt;V_128:MODE&gt;mode)</span></a>
<span class="lineNum">    3050 </span><span class="lineNoCov">          0 :        == GET_MODE_NUNITS (&lt;VF_128:MODE&gt;mode))&quot;</span>
<span class="lineNum">    3051 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">    3052 </span>            :   bool ok = ix86_expand_fp_vcond (operands);
<span class="lineNum">    3053 </span>            :   gcc_assert (ok);
<span class="lineNum">    3054 </span>            :   DONE;
<span class="lineNum">    3055 </span>            : })
<span class="lineNum">    3056 </span>            : 
<span class="lineNum">    3057 </span>            : (define_expand &quot;vcond_mask_&lt;mode&gt;&lt;avx512fmaskmodelower&gt;&quot;
<span class="lineNum">    3058 </span>            :   [(set (match_operand:V48_AVX512VL 0 &quot;register_operand&quot;)
<span class="lineNum">    3059 </span><span class="lineCov">        586 :         (vec_merge:V48_AVX512VL</span>
<span class="lineNum">    3060 </span><span class="lineCov">       1148 :           (match_operand:V48_AVX512VL 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    3061 </span><span class="lineCov">        574 :           (match_operand:V48_AVX512VL 2 &quot;vector_move_operand&quot;)</span>
<span class="lineNum">    3062 </span><span class="lineCov">       1148 :           (match_operand:&lt;avx512fmaskmode&gt; 3 &quot;register_operand&quot;)))]</span>
<span class="lineNum">    3063 </span>            :   &quot;TARGET_AVX512F&quot;)
<span class="lineNum">    3064 </span>            : 
<span class="lineNum">    3065 </span>            : (define_expand &quot;vcond_mask_&lt;mode&gt;&lt;avx512fmaskmodelower&gt;&quot;
<a name="3066"><span class="lineNum">    3066 </span><span class="lineCov">         12 :   [(set (match_operand:VI12_AVX512VL 0 &quot;register_operand&quot;)</span></a>
<span class="lineNum">    3067 </span><span class="lineCov">         12 :         (vec_merge:VI12_AVX512VL</span>
<span class="lineNum">    3068 </span><span class="lineCov">         12 :           (match_operand:VI12_AVX512VL 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    3069 </span><span class="lineCov">         12 :           (match_operand:VI12_AVX512VL 2 &quot;vector_move_operand&quot;)</span>
<span class="lineNum">    3070 </span><span class="lineCov">         12 :           (match_operand:&lt;avx512fmaskmode&gt; 3 &quot;register_operand&quot;)))]</span>
<span class="lineNum">    3071 </span><span class="lineCov">         12 :   &quot;TARGET_AVX512BW&quot;)</span>
<span class="lineNum">    3072 </span><span class="lineCov">         12 : </span>
<span class="lineNum">    3073 </span><span class="lineCov">         12 : (define_expand &quot;vcond_mask_&lt;mode&gt;&lt;sseintvecmodelower&gt;&quot;</span>
<span class="lineNum">    3074 </span><span class="lineCov">         12 :   [(set (match_operand:VI_256 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    3075 </span><span class="lineCov">         12 :         (vec_merge:VI_256</span>
<span class="lineNum">    3076 </span><span class="lineCov">         65 :           (match_operand:VI_256 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    3077 </span>            :           (match_operand:VI_256 2 &quot;vector_move_operand&quot;)
<span class="lineNum">    3078 </span>            :           (match_operand:&lt;sseintvecmode&gt; 3 &quot;register_operand&quot;)))]
<span class="lineNum">    3079 </span>            :   &quot;TARGET_AVX2&quot;
<span class="lineNum">    3080 </span>            : {
<span class="lineNum">    3081 </span>            :   ix86_expand_sse_movcc (operands[0], operands[3],
<span class="lineNum">    3082 </span>            :                          operands[1], operands[2]);
<a name="3083"><span class="lineNum">    3083 </span><span class="lineCov">         65 :   DONE;</span></a>
<span class="lineNum">    3084 </span><span class="lineCov">         65 : })</span>
<span class="lineNum">    3085 </span><span class="lineCov">         65 : </span>
<span class="lineNum">    3086 </span><span class="lineCov">         65 : (define_expand &quot;vcond_mask_&lt;mode&gt;&lt;sseintvecmodelower&gt;&quot;</span>
<span class="lineNum">    3087 </span><span class="lineCov">         65 :   [(set (match_operand:VI124_128 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    3088 </span><span class="lineCov">         74 :         (vec_merge:VI124_128</span>
<span class="lineNum">    3089 </span><span class="lineCov">         74 :           (match_operand:VI124_128 1 &quot;vector_operand&quot;)</span>
<span class="lineNum">    3090 </span><span class="lineCov">         65 :           (match_operand:VI124_128 2 &quot;vector_move_operand&quot;)</span>
<span class="lineNum">    3091 </span><span class="lineCov">         18 :           (match_operand:&lt;sseintvecmode&gt; 3 &quot;register_operand&quot;)))]</span>
<span class="lineNum">    3092 </span><span class="lineCov">         65 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">    3093 </span><span class="lineCov">        606 : {</span>
<span class="lineNum">    3094 </span>            :   ix86_expand_sse_movcc (operands[0], operands[3],
<span class="lineNum">    3095 </span>            :                          operands[1], operands[2]);
<span class="lineNum">    3096 </span>            :   DONE;
<span class="lineNum">    3097 </span>            : })
<span class="lineNum">    3098 </span><span class="lineCov">         32 : </span>
<span class="lineNum">    3099 </span>            : (define_expand &quot;vcond_mask_v2div2di&quot;
<span class="lineNum">    3100 </span><span class="lineCov">        574 :   [(set (match_operand:V2DI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    3101 </span><span class="lineCov">        574 :         (vec_merge:V2DI</span>
<span class="lineNum">    3102 </span><span class="lineCov">       1023 :           (match_operand:V2DI 1 &quot;vector_operand&quot;)</span>
<span class="lineNum">    3103 </span><span class="lineCov">        574 :           (match_operand:V2DI 2 &quot;vector_move_operand&quot;)</span>
<span class="lineNum">    3104 </span><span class="lineCov">         32 :           (match_operand:V2DI 3 &quot;register_operand&quot;)))]</span>
<span class="lineNum">    3105 </span>            :   &quot;TARGET_SSE4_2&quot;
<a name="3106"><span class="lineNum">    3106 </span>            : {</a>
<span class="lineNum">    3107 </span>            :   ix86_expand_sse_movcc (operands[0], operands[3],
<span class="lineNum">    3108 </span>            :                          operands[1], operands[2]);
<span class="lineNum">    3109 </span><span class="lineCov">         32 :   DONE;</span>
<span class="lineNum">    3110 </span>            : })
<span class="lineNum">    3111 </span>            : 
<span class="lineNum">    3112 </span>            : (define_expand &quot;vcond_mask_&lt;mode&gt;&lt;sseintvecmodelower&gt;&quot;
<span class="lineNum">    3113 </span>            :   [(set (match_operand:VF_256 0 &quot;register_operand&quot;)
<span class="lineNum">    3114 </span>            :         (vec_merge:VF_256
<span class="lineNum">    3115 </span><span class="lineCov">         88 :           (match_operand:VF_256 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    3116 </span><span class="lineCov">        898 :           (match_operand:VF_256 2 &quot;vector_move_operand&quot;)</span>
<span class="lineNum">    3117 </span><span class="lineCov">        574 :           (match_operand:&lt;sseintvecmode&gt; 3 &quot;register_operand&quot;)))]</span>
<span class="lineNum">    3118 </span><span class="lineCov">        574 :   &quot;TARGET_AVX&quot;</span>
<a name="3119"><span class="lineNum">    3119 </span><span class="lineCov">        574 : {</span></a>
<span class="lineNum">    3120 </span><span class="lineCov">        574 :   ix86_expand_sse_movcc (operands[0], operands[3],</span>
<span class="lineNum">    3121 </span><span class="lineCov">        574 :                          operands[1], operands[2]);</span>
<span class="lineNum">    3122 </span>            :   DONE;
<span class="lineNum">    3123 </span>            : })
<span class="lineNum">    3124 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    3125 </span>            : (define_expand &quot;vcond_mask_&lt;mode&gt;&lt;sseintvecmodelower&gt;&quot;
<span class="lineNum">    3126 </span><span class="lineCov">         36 :   [(set (match_operand:VF_128 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    3127 </span><span class="lineCov">         36 :         (vec_merge:VF_128</span>
<span class="lineNum">    3128 </span><span class="lineCov">         20 :           (match_operand:VF_128 1 &quot;vector_operand&quot;)</span>
<span class="lineNum">    3129 </span><span class="lineCov">         72 :           (match_operand:VF_128 2 &quot;vector_move_operand&quot;)</span>
<span class="lineNum">    3130 </span>            :           (match_operand:&lt;sseintvecmode&gt; 3 &quot;register_operand&quot;)))]
<span class="lineNum">    3131 </span>            :   &quot;TARGET_SSE&quot;
<a name="3132"><span class="lineNum">    3132 </span>            : {</a>
<span class="lineNum">    3133 </span><span class="lineCov">         20 :   ix86_expand_sse_movcc (operands[0], operands[3],</span>
<span class="lineNum">    3134 </span><span class="lineCov">         20 :                          operands[1], operands[2]);</span>
<span class="lineNum">    3135 </span><span class="lineCov">         20 :   DONE;</span>
<span class="lineNum">    3136 </span><span class="lineCov">         20 : })</span>
<span class="lineNum">    3137 </span><span class="lineCov">         20 : </span>
<span class="lineNum">    3138 </span><span class="lineNoCov">          0 : ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span>
<span class="lineNum">    3139 </span><span class="lineCov">         22 : ;;</span>
<span class="lineNum">    3140 </span><span class="lineCov">         20 : ;; Parallel floating point logical operations</span>
<span class="lineNum">    3141 </span><span class="lineCov">        474 : ;;</span>
<span class="lineNum">    3142 </span><span class="lineCov">          4 : ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span>
<span class="lineNum">    3143 </span>            : 
<span class="lineNum">    3144 </span>            : (define_insn &quot;&lt;sse&gt;_andnot&lt;mode&gt;3&lt;mask_name&gt;&quot;
<a name="3145"><span class="lineNum">    3145 </span>            :   [(set (match_operand:VF_128_256 0 &quot;register_operand&quot; &quot;=x,x,v,v&quot;)</a>
<span class="lineNum">    3146 </span><span class="lineCov">        474 :         (and:VF_128_256</span>
<span class="lineNum">    3147 </span><span class="lineCov">        474 :           (not:VF_128_256</span>
<span class="lineNum">    3148 </span><span class="lineCov">        474 :             (match_operand:VF_128_256 1 &quot;register_operand&quot; &quot;0,x,v,v&quot;))</span>
<span class="lineNum">    3149 </span><span class="lineCov">        474 :           (match_operand:VF_128_256 2 &quot;vector_operand&quot; &quot;xBm,xm,vm,vm&quot;)))]</span>
<span class="lineNum">    3150 </span><span class="lineCov">        909 :   &quot;TARGET_SSE &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;</span>
<span class="lineNum">    3151 </span><span class="lineCov">        916 : {</span>
<span class="lineNum">    3152 </span><span class="lineCov">        353 :   static char buf[128];</span>
<span class="lineNum">    3153 </span><span class="lineCov">        819 :   const char *ops;</span>
<span class="lineNum">    3154 </span><span class="lineCov">        542 :   const char *suffix;</span>
<span class="lineNum">    3155 </span><span class="lineCov">        259 : </span>
<span class="lineNum">    3156 </span><span class="lineCov">        216 :   switch (which_alternative)</span>
<span class="lineNum">    3157 </span>            :     {
<a name="3158"><span class="lineNum">    3158 </span>            :     case 0:</a>
<span class="lineNum">    3159 </span><span class="lineNoCov">          0 :       ops = &quot;andn%s\t{%%2, %%0|%%0, %%2}&quot;;</span>
<span class="lineNum">    3160 </span><span class="lineNoCov">          0 :       break;</span>
<span class="lineNum">    3161 </span><span class="lineCov">        163 :     case 1:</span>
<span class="lineNum">    3162 </span><span class="lineCov">        163 :     case 2:</span>
<span class="lineNum">    3163 </span><span class="lineCov">        163 :     case 3:</span>
<span class="lineNum">    3164 </span><span class="lineCov">        163 :       ops = &quot;vandn%s\t{%%2, %%1, %%0&lt;mask_operand3_1&gt;|%%0&lt;mask_operand3_1&gt;, %%1, %%2}&quot;;</span>
<span class="lineNum">    3165 </span><span class="lineCov">        163 :       break;</span>
<span class="lineNum">    3166 </span><span class="lineNoCov">          0 :     default:</span>
<span class="lineNum">    3167 </span><span class="lineCov">         29 :       gcc_unreachable ();</span>
<span class="lineNum">    3168 </span>            :     }
<span class="lineNum">    3169 </span>            : 
<span class="lineNum">    3170 </span><span class="lineCov">        345 :   switch (get_attr_mode (insn))</span>
<span class="lineNum">    3171 </span>            :     {
<span class="lineNum">    3172 </span><span class="lineCov">         29 :     case MODE_V8SF:</span>
<span class="lineNum">    3173 </span><span class="lineCov">         29 :     case MODE_V4SF:</span>
<span class="lineNum">    3174 </span><span class="lineCov">         29 :       suffix = &quot;ps&quot;;</span>
<span class="lineNum">    3175 </span><span class="lineCov">         29 :       break;</span>
<span class="lineNum">    3176 </span><span class="lineCov">         33 :     case MODE_OI:</span>
<span class="lineNum">    3177 </span><span class="lineCov">         33 :     case MODE_TI:</span>
<span class="lineNum">    3178 </span><span class="lineCov">         29 :       /* There is no vandnp[sd] in avx512f.  Use vpandn[qd].  */</span>
<span class="lineNum">    3179 </span><span class="lineCov">         41 :       suffix = GET_MODE_INNER (&lt;MODE&gt;mode) == DFmode ? &quot;q&quot; : &quot;d&quot;;</span>
<span class="lineNum">    3180 </span><span class="lineCov">         25 :       ops = &quot;vpandn%s\t{%%2, %%1, %%0&lt;mask_operand3_1&gt;|%%0&lt;mask_operand3_1&gt;, %%1, %%2}&quot;;</span>
<span class="lineNum">    3181 </span><span class="lineCov">          4 :       break;</span>
<span class="lineNum">    3182 </span><span class="lineCov">        155 :     default:</span>
<span class="lineNum">    3183 </span><span class="lineCov">        155 :       suffix = &quot;&lt;ssemodesuffix&gt;&quot;;</span>
<span class="lineNum">    3184 </span><span class="lineCov">         17 :     }</span>
<span class="lineNum">    3185 </span><span class="lineCov">         17 : </span>
<span class="lineNum">    3186 </span><span class="lineCov">        349 :   snprintf (buf, sizeof (buf), ops, suffix);</span>
<span class="lineNum">    3187 </span><span class="lineCov">        366 :   return buf;</span>
<span class="lineNum">    3188 </span><span class="lineCov">         21 : }</span>
<span class="lineNum">    3189 </span><span class="lineCov">         21 :   [(set_attr &quot;isa&quot; &quot;noavx,avx,avx512dq,avx512f&quot;)</span>
<a name="3190"><span class="lineNum">    3190 </span><span class="lineCov">         21 :    (set_attr &quot;type&quot; &quot;sselog&quot;)</span></a>
<span class="lineNum">    3191 </span><span class="lineCov">          4 :    (set_attr &quot;prefix&quot; &quot;orig,maybe_vex,evex,evex&quot;)</span>
<span class="lineNum">    3192 </span><span class="lineCov">        338 :    (set (attr &quot;mode&quot;)</span>
<span class="lineNum">    3193 </span>            :         (cond [(and (match_test &quot;&lt;mask_applied&gt;&quot;)
<span class="lineNum">    3194 </span><span class="lineNoCov">          0 :                     (and (eq_attr &quot;alternative&quot; &quot;1&quot;)</span>
<span class="lineNum">    3195 </span>            :                          (match_test &quot;!TARGET_AVX512DQ&quot;)))
<span class="lineNum">    3196 </span>            :                  (const_string &quot;&lt;sseintvecmode2&gt;&quot;)
<span class="lineNum">    3197 </span>            :                (eq_attr &quot;alternative&quot; &quot;3&quot;)
<span class="lineNum">    3198 </span>            :                  (const_string &quot;&lt;sseintvecmode2&gt;&quot;)
<span class="lineNum">    3199 </span>            :                (and (match_test &quot;&lt;MODE_SIZE&gt; == 16&quot;)
<span class="lineNum">    3200 </span>            :                     (match_test &quot;TARGET_SSE_PACKED_SINGLE_INSN_OPTIMAL&quot;))
<span class="lineNum">    3201 </span>            :                  (const_string &quot;&lt;ssePSmode&gt;&quot;)
<span class="lineNum">    3202 </span>            :                (match_test &quot;TARGET_AVX&quot;)
<span class="lineNum">    3203 </span><span class="lineNoCov">          0 :                  (const_string &quot;&lt;MODE&gt;&quot;)</span>
<span class="lineNum">    3204 </span>            :                (match_test &quot;optimize_function_for_size_p (cfun)&quot;)
<span class="lineNum">    3205 </span>            :                  (const_string &quot;V4SF&quot;)
<span class="lineNum">    3206 </span>            :                ]
<span class="lineNum">    3207 </span>            :                (const_string &quot;&lt;MODE&gt;&quot;)))])
<span class="lineNum">    3208 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    3209 </span>            : 
<span class="lineNum">    3210 </span>            : (define_insn &quot;&lt;sse&gt;_andnot&lt;mode&gt;3&lt;mask_name&gt;&quot;
<span class="lineNum">    3211 </span>            :   [(set (match_operand:VF_512 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    3212 </span>            :         (and:VF_512
<span class="lineNum">    3213 </span>            :           (not:VF_512
<span class="lineNum">    3214 </span>            :             (match_operand:VF_512 1 &quot;register_operand&quot; &quot;v&quot;))
<span class="lineNum">    3215 </span>            :           (match_operand:VF_512 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;)))]
<span class="lineNum">    3216 </span><span class="lineCov">         19 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    3217 </span><span class="lineCov">         80 : {</span>
<span class="lineNum">    3218 </span><span class="lineCov">         72 :   static char buf[128];</span>
<span class="lineNum">    3219 </span><span class="lineCov">         72 :   const char *ops;</span>
<span class="lineNum">    3220 </span><span class="lineCov">        171 :   const char *suffix;</span>
<span class="lineNum">    3221 </span><span class="lineCov">         99 : </span>
<span class="lineNum">    3222 </span><span class="lineCov">        171 :   suffix = &quot;&lt;ssemodesuffix&gt;&quot;;</span>
<span class="lineNum">    3223 </span><span class="lineCov">         72 :   ops = &quot;&quot;;</span>
<span class="lineNum">    3224 </span>            : 
<span class="lineNum">    3225 </span>            :   /* There is no vandnp[sd] in avx512f.  Use vpandn[qd].  */
<span class="lineNum">    3226 </span><span class="lineCov">          8 :   if (!TARGET_AVX512DQ)</span>
<span class="lineNum">    3227 </span>            :     {
<span class="lineNum">    3228 </span><span class="lineNoCov">          0 :       suffix = GET_MODE_INNER (&lt;MODE&gt;mode) == DFmode ? &quot;q&quot; : &quot;d&quot;;</span>
<span class="lineNum">    3229 </span><span class="lineNoCov">          0 :       ops = &quot;p&quot;;</span>
<span class="lineNum">    3230 </span>            :     }
<span class="lineNum">    3231 </span><span class="lineCov">         32 : </span>
<span class="lineNum">    3232 </span><span class="lineCov">         72 :   snprintf (buf, sizeof (buf),</span>
<span class="lineNum">    3233 </span>            :             &quot;v%sandn%s\t{%%2, %%1, %%0&lt;mask_operand3_1&gt;|%%0&lt;mask_operand3_1&gt;, %%1, %%2}&quot;,
<span class="lineNum">    3234 </span>            :             ops, suffix);
<span class="lineNum">    3235 </span><span class="lineCov">         72 :   return buf;</span>
<span class="lineNum">    3236 </span><span class="lineCov">         32 : }</span>
<span class="lineNum">    3237 </span>            :   [(set_attr &quot;type&quot; &quot;sselog&quot;)
<a name="3238"><span class="lineNum">    3238 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</a>
<span class="lineNum">    3239 </span>            :    (set (attr &quot;mode&quot;)
<span class="lineNum">    3240 </span><span class="lineCov">         90 :         (if_then_else (match_test &quot;TARGET_AVX512DQ&quot;)</span>
<span class="lineNum">    3241 </span>            :                       (const_string &quot;&lt;sseinsnmode&gt;&quot;)
<span class="lineNum">    3242 </span>            :                       (const_string &quot;XI&quot;)))])
<span class="lineNum">    3243 </span>            : 
<span class="lineNum">    3244 </span>            : (define_expand &quot;&lt;code&gt;&lt;mode&gt;3&lt;mask_name&gt;&quot;
<span class="lineNum">    3245 </span><span class="lineNoCov">          0 :   [(set (match_operand:VF_128_256 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    3246 </span>            :        (any_logic:VF_128_256
<span class="lineNum">    3247 </span>            :          (match_operand:VF_128_256 1 &quot;vector_operand&quot;)
<span class="lineNum">    3248 </span>            :          (match_operand:VF_128_256 2 &quot;vector_operand&quot;)))]
<span class="lineNum">    3249 </span>            :   &quot;TARGET_SSE &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;
<span class="lineNum">    3250 </span><span class="lineNoCov">          0 :   &quot;ix86_fixup_binary_operands_no_copy (&lt;CODE&gt;, &lt;MODE&gt;mode, operands);&quot;)</span>
<span class="lineNum">    3251 </span>            : 
<span class="lineNum">    3252 </span>            : (define_expand &quot;&lt;code&gt;&lt;mode&gt;3&lt;mask_name&gt;&quot;
<span class="lineNum">    3253 </span>            :   [(set (match_operand:VF_512 0 &quot;register_operand&quot;)
<span class="lineNum">    3254 </span>            :        (any_logic:VF_512
<span class="lineNum">    3255 </span>            :          (match_operand:VF_512 1 &quot;nonimmediate_operand&quot;)
<span class="lineNum">    3256 </span>            :          (match_operand:VF_512 2 &quot;nonimmediate_operand&quot;)))]
<span class="lineNum">    3257 </span>            :   &quot;TARGET_AVX512F&quot;
<span class="lineNum">    3258 </span>            :   &quot;ix86_fixup_binary_operands_no_copy (&lt;CODE&gt;, &lt;MODE&gt;mode, operands);&quot;)
<span class="lineNum">    3259 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    3260 </span>            : (define_insn &quot;*&lt;code&gt;&lt;mode&gt;3&lt;mask_name&gt;&quot;
<span class="lineNum">    3261 </span>            :   [(set (match_operand:VF_128_256 0 &quot;register_operand&quot; &quot;=x,x,v,v&quot;)
<span class="lineNum">    3262 </span>            :         (any_logic:VF_128_256
<span class="lineNum">    3263 </span>            :           (match_operand:VF_128_256 1 &quot;vector_operand&quot; &quot;%0,x,v,v&quot;)
<span class="lineNum">    3264 </span><span class="lineNoCov">          0 :           (match_operand:VF_128_256 2 &quot;vector_operand&quot; &quot;xBm,xm,vm,vm&quot;)))]</span>
<span class="lineNum">    3265 </span><span class="lineCov">      78187 :   &quot;TARGET_SSE &amp;&amp; &lt;mask_avx512vl_condition&gt;</span>
<span class="lineNum">    3266 </span><span class="lineCov">      79809 :    &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">    3267 </span><span class="lineCov">      64711 : {</span>
<span class="lineNum">    3268 </span><span class="lineCov">      64527 :   static char buf[128];</span>
<span class="lineNum">    3269 </span><span class="lineCov">      64527 :   const char *ops;</span>
<span class="lineNum">    3270 </span><span class="lineCov">      65665 :   const char *suffix;</span>
<span class="lineNum">    3271 </span><span class="lineCov">       1955 : </span>
<span class="lineNum">    3272 </span><span class="lineCov">        440 :   switch (which_alternative)</span>
<span class="lineNum">    3273 </span><span class="lineCov">        528 :     {</span>
<span class="lineNum">    3274 </span><span class="lineCov">        521 :     case 0:</span>
<span class="lineNum">    3275 </span><span class="lineCov">        521 :       ops = &quot;&lt;logic&gt;%s\t{%%2, %%0|%%0, %%2}&quot;;</span>
<span class="lineNum">    3276 </span><span class="lineCov">        521 :       break;</span>
<span class="lineNum">    3277 </span><span class="lineCov">       2333 :     case 1:</span>
<span class="lineNum">    3278 </span><span class="lineCov">       1819 :     case 2:</span>
<span class="lineNum">    3279 </span><span class="lineCov">       2100 :     case 3:</span>
<span class="lineNum">    3280 </span><span class="lineCov">       2045 :       ops = &quot;v&lt;logic&gt;%s\t{%%2, %%1, %%0&lt;mask_operand3_1&gt;|%%0&lt;mask_operand3_1&gt;, %%1, %%2}&quot;;</span>
<span class="lineNum">    3281 </span><span class="lineCov">       2316 :       break;</span>
<span class="lineNum">    3282 </span><span class="lineCov">        504 :     default:</span>
<span class="lineNum">    3283 </span><span class="lineCov">        216 :       gcc_unreachable ();</span>
<span class="lineNum">    3284 </span><span class="lineCov">        521 :     }</span>
<span class="lineNum">    3285 </span><span class="lineCov">        233 : </span>
<span class="lineNum">    3286 </span><span class="lineCov">      64976 :   switch (get_attr_mode (insn))</span>
<span class="lineNum">    3287 </span><span class="lineCov">        216 :     {</span>
<span class="lineNum">    3288 </span><span class="lineNoCov">          0 :     case MODE_V8SF:</span>
<span class="lineNum">    3289 </span><span class="lineCov">        216 :     case MODE_V4SF:</span>
<span class="lineNum">    3290 </span><span class="lineCov">        216 :       suffix = &quot;ps&quot;;</span>
<span class="lineNum">    3291 </span><span class="lineCov">        288 :       break;</span>
<span class="lineNum">    3292 </span><span class="lineCov">        540 :     case MODE_OI:</span>
<span class="lineNum">    3293 </span><span class="lineCov">         36 :     case MODE_TI:</span>
<span class="lineNum">    3294 </span><span class="lineNoCov">          0 :       /* There is no v&lt;logic&gt;p[sd] in avx512f.  Use vp&lt;logic&gt;[qd].  */</span>
<span class="lineNum">    3295 </span><span class="lineCov">        108 :       suffix = GET_MODE_INNER (&lt;MODE&gt;mode) == DFmode ? &quot;q&quot; : &quot;d&quot;;</span>
<span class="lineNum">    3296 </span><span class="lineCov">         36 :       ops = &quot;vp&lt;logic&gt;%s\t{%%2, %%1, %%0&lt;mask_operand3_1&gt;|%%0&lt;mask_operand3_1&gt;, %%1, %%2}&quot;;</span>
<span class="lineNum">    3297 </span><span class="lineCov">        324 :       break;</span>
<span class="lineNum">    3298 </span><span class="lineCov">      32353 :     default:</span>
<span class="lineNum">    3299 </span><span class="lineCov">      32353 :       suffix = &quot;&lt;ssemodesuffix&gt;&quot;;</span>
<span class="lineNum">    3300 </span><span class="lineCov">        216 :     }</span>
<span class="lineNum">    3301 </span><span class="lineCov">        504 : </span>
<span class="lineNum">    3302 </span><span class="lineCov">      65031 :   snprintf (buf, sizeof (buf), ops, suffix);</span>
<span class="lineNum">    3303 </span><span class="lineCov">      64743 :   return buf;</span>
<span class="lineNum">    3304 </span><span class="lineCov">        504 : }</span>
<span class="lineNum">    3305 </span><span class="lineCov">        288 :   [(set_attr &quot;isa&quot; &quot;noavx,avx,avx512dq,avx512f&quot;)</span>
<a name="3306"><span class="lineNum">    3306 </span><span class="lineCov">        218 :    (set_attr &quot;type&quot; &quot;sselog&quot;)</span></a>
<span class="lineNum">    3307 </span><span class="lineCov">        432 :    (set_attr &quot;prefix&quot; &quot;orig,maybe_evex,evex,evex&quot;)</span>
<span class="lineNum">    3308 </span><span class="lineCov">      64727 :    (set (attr &quot;mode&quot;)</span>
<span class="lineNum">    3309 </span><span class="lineCov">        216 :         (cond [(and (match_test &quot;&lt;mask_applied&gt;&quot;)</span>
<span class="lineNum">    3310 </span><span class="lineCov">        218 :                     (and (eq_attr &quot;alternative&quot; &quot;1&quot;)</span>
<span class="lineNum">    3311 </span><span class="lineNoCov">          0 :                          (match_test &quot;!TARGET_AVX512DQ&quot;)))</span>
<span class="lineNum">    3312 </span><span class="lineCov">        218 :                  (const_string &quot;&lt;sseintvecmode2&gt;&quot;)</span>
<span class="lineNum">    3313 </span><span class="lineCov">        216 :                (eq_attr &quot;alternative&quot; &quot;3&quot;)</span>
<span class="lineNum">    3314 </span><span class="lineCov">          2 :                  (const_string &quot;&lt;sseintvecmode2&gt;&quot;)</span>
<span class="lineNum">    3315 </span><span class="lineCov">          2 :                (and (match_test &quot;&lt;MODE_SIZE&gt; == 16&quot;)</span>
<span class="lineNum">    3316 </span><span class="lineNoCov">          0 :                     (match_test &quot;TARGET_SSE_PACKED_SINGLE_INSN_OPTIMAL&quot;))</span>
<span class="lineNum">    3317 </span><span class="lineCov">          2 :                  (const_string &quot;&lt;ssePSmode&gt;&quot;)</span>
<span class="lineNum">    3318 </span><span class="lineCov">          2 :                (match_test &quot;TARGET_AVX&quot;)</span>
<span class="lineNum">    3319 </span><span class="lineCov">          2 :                  (const_string &quot;&lt;MODE&gt;&quot;)</span>
<span class="lineNum">    3320 </span><span class="lineNoCov">          0 :                (match_test &quot;optimize_function_for_size_p (cfun)&quot;)</span>
<span class="lineNum">    3321 </span>            :                  (const_string &quot;V4SF&quot;)
<span class="lineNum">    3322 </span>            :                ]
<span class="lineNum">    3323 </span>            :                (const_string &quot;&lt;MODE&gt;&quot;)))])
<span class="lineNum">    3324 </span>            : 
<span class="lineNum">    3325 </span>            : (define_insn &quot;*&lt;code&gt;&lt;mode&gt;3&lt;mask_name&gt;&quot;
<span class="lineNum">    3326 </span>            :   [(set (match_operand:VF_512 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    3327 </span>            :         (any_logic:VF_512
<span class="lineNum">    3328 </span>            :           (match_operand:VF_512 1 &quot;nonimmediate_operand&quot; &quot;%v&quot;)
<span class="lineNum">    3329 </span><span class="lineNoCov">          0 :           (match_operand:VF_512 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;)))]</span>
<span class="lineNum">    3330 </span><span class="lineCov">        964 :   &quot;TARGET_AVX512F &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">    3331 </span><span class="lineCov">        508 : {</span>
<span class="lineNum">    3332 </span><span class="lineCov">        426 :   static char buf[128];</span>
<span class="lineNum">    3333 </span><span class="lineCov">        426 :   const char *ops;</span>
<span class="lineNum">    3334 </span><span class="lineCov">       2270 :   const char *suffix;</span>
<a name="3335"><span class="lineNum">    3335 </span><span class="lineCov">       2466 : </span></a>
<span class="lineNum">    3336 </span><span class="lineCov">       1617 :   suffix = &quot;&lt;ssemodesuffix&gt;&quot;;</span>
<span class="lineNum">    3337 </span><span class="lineCov">        426 :   ops = &quot;&quot;;</span>
<span class="lineNum">    3338 </span>            : 
<span class="lineNum">    3339 </span>            :   /* There is no v&lt;logic&gt;p[sd] in avx512f.  Use vp&lt;logic&gt;[dq].  */
<span class="lineNum">    3340 </span><span class="lineCov">         10 :   if (!TARGET_AVX512DQ)</span>
<span class="lineNum">    3341 </span>            :     {
<span class="lineNum">    3342 </span><span class="lineCov">        144 :       suffix = GET_MODE_INNER (&lt;MODE&gt;mode) == DFmode ? &quot;q&quot; : &quot;d&quot;;</span>
<span class="lineNum">    3343 </span><span class="lineCov">         48 :       ops = &quot;p&quot;;</span>
<span class="lineNum">    3344 </span>            :     }
<span class="lineNum">    3345 </span>            : 
<span class="lineNum">    3346 </span><span class="lineCov">        426 :   snprintf (buf, sizeof (buf),</span>
<span class="lineNum">    3347 </span>            :            &quot;v%s&lt;logic&gt;%s\t{%%2, %%1, %%0&lt;mask_operand3_1&gt;|%%0&lt;mask_operand3_1&gt;, %%1, %%2}&quot;,
<span class="lineNum">    3348 </span><span class="lineNoCov">          0 :            ops, suffix);</span>
<span class="lineNum">    3349 </span><span class="lineCov">        426 :   return buf;</span>
<span class="lineNum">    3350 </span>            : }
<span class="lineNum">    3351 </span>            :   [(set_attr &quot;type&quot; &quot;sselog&quot;)
<a name="3352"><span class="lineNum">    3352 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</a>
<span class="lineNum">    3353 </span>            :    (set (attr &quot;mode&quot;)
<span class="lineNum">    3354 </span><span class="lineCov">       1476 :         (if_then_else (match_test &quot;TARGET_AVX512DQ&quot;)</span>
<span class="lineNum">    3355 </span>            :                       (const_string &quot;&lt;sseinsnmode&gt;&quot;)
<span class="lineNum">    3356 </span>            :                       (const_string &quot;XI&quot;)))])
<span class="lineNum">    3357 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    3358 </span>            : (define_expand &quot;copysign&lt;mode&gt;3&quot;
<span class="lineNum">    3359 </span>            :   [(set (match_dup 4)
<span class="lineNum">    3360 </span>            :         (and:VF
<span class="lineNum">    3361 </span>            :           (not:VF (match_dup 3))
<span class="lineNum">    3362 </span><span class="lineNoCov">          0 :           (match_operand:VF 1 &quot;vector_operand&quot;)))</span>
<span class="lineNum">    3363 </span><span class="lineNoCov">          0 :    (set (match_dup 5)</span>
<span class="lineNum">    3364 </span><span class="lineNoCov">          0 :         (and:VF (match_dup 3)</span>
<span class="lineNum">    3365 </span><span class="lineNoCov">          0 :                 (match_operand:VF 2 &quot;vector_operand&quot;)))</span>
<span class="lineNum">    3366 </span><span class="lineNoCov">          0 :    (set (match_operand:VF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    3367 </span><span class="lineNoCov">          0 :         (ior:VF (match_dup 4) (match_dup 5)))]</span>
<span class="lineNum">    3368 </span><span class="lineNoCov">          0 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">    3369 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">    3370 </span>            :   operands[3] = ix86_build_signbit_mask (&lt;MODE&gt;mode, 1, 0);
<span class="lineNum">    3371 </span>            : 
<span class="lineNum">    3372 </span>            :   operands[4] = gen_reg_rtx (&lt;MODE&gt;mode);
<span class="lineNum">    3373 </span>            :   operands[5] = gen_reg_rtx (&lt;MODE&gt;mode);
<span class="lineNum">    3374 </span>            : })
<span class="lineNum">    3375 </span>            : 
<span class="lineNum">    3376 </span>            : ;; Also define scalar versions.  These are used for abs, neg, and
<span class="lineNum">    3377 </span>            : ;; conditional move.  Using subregs into vector modes causes register
<span class="lineNum">    3378 </span>            : ;; allocation lossage.  These patterns do not allow memory operands
<span class="lineNum">    3379 </span>            : ;; because the native instructions read the full 128-bits.
<span class="lineNum">    3380 </span>            : 
<span class="lineNum">    3381 </span>            : (define_insn &quot;*andnot&lt;mode&gt;3&quot;
<span class="lineNum">    3382 </span>            :   [(set (match_operand:MODEF 0 &quot;register_operand&quot; &quot;=x,x,v,v&quot;)
<span class="lineNum">    3383 </span>            :         (and:MODEF
<span class="lineNum">    3384 </span>            :           (not:MODEF
<span class="lineNum">    3385 </span>            :             (match_operand:MODEF 1 &quot;register_operand&quot; &quot;0,x,v,v&quot;))
<span class="lineNum">    3386 </span>            :             (match_operand:MODEF 2 &quot;register_operand&quot; &quot;x,x,v,v&quot;)))]
<span class="lineNum">    3387 </span><span class="lineCov">       3020 :   &quot;SSE_FLOAT_MODE_P (&lt;MODE&gt;mode)&quot;</span>
<span class="lineNum">    3388 </span><span class="lineCov">       1571 : {</span>
<span class="lineNum">    3389 </span><span class="lineCov">       1555 :   static char buf[128];</span>
<span class="lineNum">    3390 </span><span class="lineCov">       1502 :   const char *ops;</span>
<span class="lineNum">    3391 </span><span class="lineCov">       4313 :   const char *suffix</span>
<span class="lineNum">    3392 </span><span class="lineCov">       4368 :     = (get_attr_mode (insn) == MODE_V4SF) ? &quot;ps&quot; : &quot;&lt;ssevecmodesuffix&gt;&quot;;</span>
<span class="lineNum">    3393 </span><span class="lineCov">       2868 : </span>
<span class="lineNum">    3394 </span><span class="lineCov">       1500 :   switch (which_alternative)</span>
<span class="lineNum">    3395 </span>            :     {
<span class="lineNum">    3396 </span>            :     case 0:
<span class="lineNum">    3397 </span><span class="lineCov">         55 :       ops = &quot;andn%s\t{%%2, %%0|%%0, %%2}&quot;;</span>
<span class="lineNum">    3398 </span><span class="lineCov">         55 :       break;</span>
<span class="lineNum">    3399 </span><span class="lineCov">         56 :     case 1:</span>
<span class="lineNum">    3400 </span><span class="lineCov">         56 :       ops = &quot;vandn%s\t{%%2, %%1, %%0|%%0, %%1, %%2}&quot;;</span>
<span class="lineNum">    3401 </span><span class="lineCov">         56 :       break;</span>
<span class="lineNum">    3402 </span><span class="lineCov">         55 :     case 2:</span>
<span class="lineNum">    3403 </span><span class="lineCov">         55 :       if (TARGET_AVX512DQ)</span>
<span class="lineNum">    3404 </span><span class="lineCov">         55 :         ops = &quot;vandn%s\t{%%2, %%1, %%0|%%0, %%1, %%2}&quot;;</span>
<span class="lineNum">    3405 </span><span class="lineCov">         55 :       else</span>
<span class="lineNum">    3406 </span><span class="lineCov">         55 :         {</span>
<span class="lineNum">    3407 </span><span class="lineCov">         55 :           suffix = &lt;MODE&gt;mode == DFmode ? &quot;q&quot; : &quot;d&quot;;</span>
<span class="lineNum">    3408 </span><span class="lineCov">         55 :           ops = &quot;vpandn%s\t{%%2, %%1, %%0|%%0, %%1, %%2}&quot;;</span>
<span class="lineNum">    3409 </span>            :         }
<span class="lineNum">    3410 </span><span class="lineCov">         55 :       break;</span>
<span class="lineNum">    3411 </span><span class="lineNoCov">          0 :     case 3:</span>
<span class="lineNum">    3412 </span><span class="lineNoCov">          0 :       if (TARGET_AVX512DQ)</span>
<span class="lineNum">    3413 </span>            :         ops = &quot;vandn%s\t{%%g2, %%g1, %%g0|%%g0, %%g1, %%g2}&quot;;
<span class="lineNum">    3414 </span>            :       else
<span class="lineNum">    3415 </span><span class="lineCov">         55 :         {</span>
<span class="lineNum">    3416 </span><span class="lineNoCov">          0 :           suffix = &lt;MODE&gt;mode == DFmode ? &quot;q&quot; : &quot;d&quot;;</span>
<span class="lineNum">    3417 </span><span class="lineNoCov">          0 :           ops = &quot;vpandn%s\t{%%g2, %%g1, %%g0|%%g0, %%g1, %%g2}&quot;;</span>
<span class="lineNum">    3418 </span>            :         }
<span class="lineNum">    3419 </span><span class="lineCov">         55 :       break;</span>
<span class="lineNum">    3420 </span><span class="lineNoCov">          0 :     default:</span>
<span class="lineNum">    3421 </span><span class="lineNoCov">          0 :       gcc_unreachable ();</span>
<span class="lineNum">    3422 </span>            :     }
<span class="lineNum">    3423 </span><span class="lineCov">         55 : </span>
<span class="lineNum">    3424 </span><span class="lineCov">       1555 :   snprintf (buf, sizeof (buf), ops, suffix);</span>
<span class="lineNum">    3425 </span><span class="lineCov">       1555 :   return buf;</span>
<span class="lineNum">    3426 </span>            : }
<span class="lineNum">    3427 </span>            :   [(set_attr &quot;isa&quot; &quot;noavx,avx,avx512vl,avx512f&quot;)
<a name="3428"><span class="lineNum">    3428 </span>            :    (set_attr &quot;type&quot; &quot;sselog&quot;)</a>
<span class="lineNum">    3429 </span>            :    (set_attr &quot;prefix&quot; &quot;orig,vex,evex,evex&quot;)
<span class="lineNum">    3430 </span><span class="lineCov">        519 :    (set (attr &quot;mode&quot;)</span>
<span class="lineNum">    3431 </span>            :         (cond [(eq_attr &quot;alternative&quot; &quot;2&quot;)
<span class="lineNum">    3432 </span>            :                  (if_then_else (match_test &quot;TARGET_AVX512DQ&quot;)
<span class="lineNum">    3433 </span>            :                                (const_string &quot;&lt;ssevecmode&gt;&quot;)
<span class="lineNum">    3434 </span><span class="lineCov">         53 :                                (const_string &quot;TI&quot;))</span>
<span class="lineNum">    3435 </span><span class="lineNoCov">          0 :                (eq_attr &quot;alternative&quot; &quot;3&quot;)</span>
<span class="lineNum">    3436 </span><span class="lineCov">         53 :                  (if_then_else (match_test &quot;TARGET_AVX512DQ&quot;)</span>
<span class="lineNum">    3437 </span><span class="lineCov">         53 :                                (const_string &quot;&lt;avx512fvecmode&gt;&quot;)</span>
<span class="lineNum">    3438 </span><span class="lineCov">         53 :                                (const_string &quot;XI&quot;))</span>
<span class="lineNum">    3439 </span><span class="lineCov">         53 :                (and (match_test &quot;&lt;MODE_SIZE&gt; == 16&quot;)</span>
<span class="lineNum">    3440 </span><span class="lineCov">         53 :                     (match_test &quot;TARGET_SSE_PACKED_SINGLE_INSN_OPTIMAL&quot;))</span>
<span class="lineNum">    3441 </span><span class="lineCov">         53 :                  (const_string &quot;V4SF&quot;)</span>
<span class="lineNum">    3442 </span><span class="lineCov">         53 :                (match_test &quot;TARGET_AVX&quot;)</span>
<span class="lineNum">    3443 </span><span class="lineCov">         53 :                  (const_string &quot;&lt;ssevecmode&gt;&quot;)</span>
<span class="lineNum">    3444 </span>            :                (match_test &quot;optimize_function_for_size_p (cfun)&quot;)
<span class="lineNum">    3445 </span>            :                  (const_string &quot;V4SF&quot;)
<span class="lineNum">    3446 </span>            :                ]
<span class="lineNum">    3447 </span>            :                (const_string &quot;&lt;ssevecmode&gt;&quot;)))])
<span class="lineNum">    3448 </span>            : 
<span class="lineNum">    3449 </span>            : (define_insn &quot;*andnottf3&quot;
<span class="lineNum">    3450 </span>            :   [(set (match_operand:TF 0 &quot;register_operand&quot; &quot;=x,x,v,v&quot;)
<span class="lineNum">    3451 </span>            :         (and:TF
<span class="lineNum">    3452 </span>            :           (not:TF (match_operand:TF 1 &quot;register_operand&quot; &quot;0,x,v,v&quot;))
<span class="lineNum">    3453 </span>            :           (match_operand:TF 2 &quot;vector_operand&quot; &quot;xBm,xm,vm,v&quot;)))]
<span class="lineNum">    3454 </span><span class="lineCov">         26 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">    3455 </span><span class="lineCov">         26 : {</span>
<span class="lineNum">    3456 </span><span class="lineCov">         26 :   static char buf[128];</span>
<span class="lineNum">    3457 </span><span class="lineCov">         26 :   const char *ops;</span>
<span class="lineNum">    3458 </span><span class="lineCov">         26 :   const char *tmp</span>
<span class="lineNum">    3459 </span><span class="lineCov">         26 :     = (which_alternative &gt;= 2 ? &quot;pandnq&quot;</span>
<span class="lineNum">    3460 </span><span class="lineCov">         26 :        : get_attr_mode (insn) == MODE_V4SF ? &quot;andnps&quot; : &quot;pandn&quot;);</span>
<span class="lineNum">    3461 </span>            : 
<span class="lineNum">    3462 </span><span class="lineCov">      23269 :   switch (which_alternative)</span>
<span class="lineNum">    3463 </span><span class="lineCov">      23243 :     {</span>
<span class="lineNum">    3464 </span><span class="lineCov">      23243 :     case 0:</span>
<span class="lineNum">    3465 </span><span class="lineCov">      23243 :       ops = &quot;%s\t{%%2, %%0|%%0, %%2}&quot;;</span>
<span class="lineNum">    3466 </span>            :       break;
<span class="lineNum">    3467 </span><span class="lineCov">      18352 :     case 1:</span>
<span class="lineNum">    3468 </span><span class="lineCov">      18352 :     case 2:</span>
<span class="lineNum">    3469 </span><span class="lineCov">      18352 :       ops = &quot;v%s\t{%%2, %%1, %%0|%%0, %%1, %%2}&quot;;</span>
<span class="lineNum">    3470 </span><span class="lineCov">      18352 :       break;</span>
<span class="lineNum">    3471 </span><span class="lineCov">      18352 :     case 3:</span>
<span class="lineNum">    3472 </span><span class="lineCov">      18352 :       ops = &quot;v%s\t{%%g2, %%g1, %%g0|%%g0, %%g1, %%g2}&quot;;</span>
<span class="lineNum">    3473 </span><span class="lineCov">      18352 :       break;</span>
<span class="lineNum">    3474 </span><span class="lineCov">      18352 :     default:</span>
<span class="lineNum">    3475 </span><span class="lineNoCov">          0 :       gcc_unreachable ();</span>
<span class="lineNum">    3476 </span><span class="lineCov">      10632 :     }</span>
<span class="lineNum">    3477 </span><span class="lineCov">      10632 : </span>
<span class="lineNum">    3478 </span><span class="lineCov">      10658 :   snprintf (buf, sizeof (buf), ops, tmp);</span>
<span class="lineNum">    3479 </span><span class="lineCov">         26 :   return buf;</span>
<span class="lineNum">    3480 </span><span class="lineCov">       5112 : }</span>
<span class="lineNum">    3481 </span><span class="lineCov">       5112 :   [(set_attr &quot;isa&quot; &quot;noavx,avx,avx512vl,avx512f&quot;)</span>
<a name="3482"><span class="lineNum">    3482 </span><span class="lineCov">       5112 :    (set_attr &quot;type&quot; &quot;sselog&quot;)</span></a>
<span class="lineNum">    3483 </span>            :    (set (attr &quot;prefix_data16&quot;)
<span class="lineNum">    3484 </span><span class="lineCov">       3107 :      (if_then_else</span>
<span class="lineNum">    3485 </span><span class="lineCov">       1263 :        (and (eq_attr &quot;alternative&quot; &quot;0&quot;)</span>
<span class="lineNum">    3486 </span>            :             (eq_attr &quot;mode&quot; &quot;TI&quot;))
<span class="lineNum">    3487 </span><span class="lineCov">        392 :        (const_string &quot;1&quot;)</span>
<span class="lineNum">    3488 </span><span class="lineCov">        392 :        (const_string &quot;*&quot;)))</span>
<span class="lineNum">    3489 </span><span class="lineCov">        353 :    (set_attr &quot;prefix&quot; &quot;orig,vex,evex,evex&quot;)</span>
<span class="lineNum">    3490 </span><span class="lineCov">        353 :    (set (attr &quot;mode&quot;)</span>
<span class="lineNum">    3491 </span><span class="lineCov">        745 :         (cond [(eq_attr &quot;alternative&quot; &quot;2&quot;)</span>
<span class="lineNum">    3492 </span>            :                  (const_string &quot;TI&quot;)
<span class="lineNum">    3493 </span>            :                (eq_attr &quot;alternative&quot; &quot;3&quot;)
<span class="lineNum">    3494 </span>            :                  (const_string &quot;XI&quot;)
<span class="lineNum">    3495 </span>            :                (match_test &quot;TARGET_SSE_PACKED_SINGLE_INSN_OPTIMAL&quot;)
<span class="lineNum">    3496 </span>            :                  (const_string &quot;V4SF&quot;)
<span class="lineNum">    3497 </span>            :                (match_test &quot;TARGET_AVX&quot;)
<span class="lineNum">    3498 </span>            :                  (const_string &quot;TI&quot;)
<span class="lineNum">    3499 </span>            :                (ior (not (match_test &quot;TARGET_SSE2&quot;))
<span class="lineNum">    3500 </span>            :                     (match_test &quot;optimize_function_for_size_p (cfun)&quot;))
<span class="lineNum">    3501 </span>            :                  (const_string &quot;V4SF&quot;)
<span class="lineNum">    3502 </span>            :                ]
<span class="lineNum">    3503 </span>            :                (const_string &quot;TI&quot;)))])
<span class="lineNum">    3504 </span>            : 
<span class="lineNum">    3505 </span>            : (define_insn &quot;*&lt;code&gt;&lt;mode&gt;3&quot;
<span class="lineNum">    3506 </span>            :   [(set (match_operand:MODEF 0 &quot;register_operand&quot; &quot;=x,x,v,v&quot;)
<span class="lineNum">    3507 </span>            :         (any_logic:MODEF
<span class="lineNum">    3508 </span>            :           (match_operand:MODEF 1 &quot;register_operand&quot; &quot;%0,x,v,v&quot;)
<span class="lineNum">    3509 </span>            :           (match_operand:MODEF 2 &quot;register_operand&quot; &quot;x,x,v,v&quot;)))]
<span class="lineNum">    3510 </span><span class="lineCov">      11345 :   &quot;SSE_FLOAT_MODE_P (&lt;MODE&gt;mode)&quot;</span>
<span class="lineNum">    3511 </span><span class="lineCov">       4133 : {</span>
<span class="lineNum">    3512 </span><span class="lineCov">       4133 :   static char buf[128];</span>
<span class="lineNum">    3513 </span><span class="lineCov">       4133 :   const char *ops;</span>
<span class="lineNum">    3514 </span><span class="lineCov">      12878 :   const char *suffix</span>
<span class="lineNum">    3515 </span><span class="lineCov">      10348 :     = (get_attr_mode (insn) == MODE_V4SF) ? &quot;ps&quot; : &quot;&lt;ssevecmodesuffix&gt;&quot;;</span>
<span class="lineNum">    3516 </span>            : 
<span class="lineNum">    3517 </span><span class="lineCov">       4133 :   switch (which_alternative)</span>
<span class="lineNum">    3518 </span>            :     {
<span class="lineNum">    3519 </span>            :     case 0:
<span class="lineNum">    3520 </span>            :       ops = &quot;&lt;logic&gt;%s\t{%%2, %%0|%%0, %%2}&quot;;
<span class="lineNum">    3521 </span>            :       break;
<span class="lineNum">    3522 </span><span class="lineNoCov">          0 :     case 2:</span>
<span class="lineNum">    3523 </span><span class="lineNoCov">          0 :       if (!TARGET_AVX512DQ)</span>
<span class="lineNum">    3524 </span>            :         {
<span class="lineNum">    3525 </span>            :           suffix = &lt;MODE&gt;mode == DFmode ? &quot;q&quot; : &quot;d&quot;;
<span class="lineNum">    3526 </span>            :           ops = &quot;vp&lt;logic&gt;%s\t{%%2, %%1, %%0|%%0, %%1, %%2}&quot;;
<span class="lineNum">    3527 </span>            :           break;
<span class="lineNum">    3528 </span>            :         }
<span class="lineNum">    3529 </span>            :       /* FALLTHRU */
<span class="lineNum">    3530 </span><span class="lineCov">          2 :     case 1:</span>
<span class="lineNum">    3531 </span><span class="lineCov">          2 :       ops = &quot;v&lt;logic&gt;%s\t{%%2, %%1, %%0|%%0, %%1, %%2}&quot;;</span>
<span class="lineNum">    3532 </span><span class="lineCov">          2 :       break;</span>
<span class="lineNum">    3533 </span><span class="lineNoCov">          0 :     case 3:</span>
<span class="lineNum">    3534 </span><span class="lineNoCov">          0 :       if (TARGET_AVX512DQ)</span>
<span class="lineNum">    3535 </span>            :         ops = &quot;v&lt;logic&gt;%s\t{%%g2, %%g1, %%g0|%%g0, %%g1, %%g2}&quot;;
<span class="lineNum">    3536 </span>            :       else
<span class="lineNum">    3537 </span>            :         {
<span class="lineNum">    3538 </span><span class="lineNoCov">          0 :           suffix = &lt;MODE&gt;mode == DFmode ? &quot;q&quot; : &quot;d&quot;;</span>
<span class="lineNum">    3539 </span><span class="lineNoCov">          0 :           ops = &quot;vp&lt;logic&gt;%s\t{%%g2, %%g1, %%g0|%%g0, %%g1, %%g2}&quot;;</span>
<span class="lineNum">    3540 </span>            :         }
<span class="lineNum">    3541 </span>            :       break;
<span class="lineNum">    3542 </span><span class="lineNoCov">          0 :     default:</span>
<span class="lineNum">    3543 </span><span class="lineNoCov">          0 :       gcc_unreachable ();</span>
<span class="lineNum">    3544 </span>            :     }
<span class="lineNum">    3545 </span>            : 
<span class="lineNum">    3546 </span><span class="lineCov">       4133 :   snprintf (buf, sizeof (buf), ops, suffix);</span>
<span class="lineNum">    3547 </span><span class="lineCov">       4133 :   return buf;</span>
<span class="lineNum">    3548 </span>            : }
<span class="lineNum">    3549 </span>            :   [(set_attr &quot;isa&quot; &quot;noavx,avx,avx512vl,avx512f&quot;)
<a name="3550"><span class="lineNum">    3550 </span>            :    (set_attr &quot;type&quot; &quot;sselog&quot;)</a>
<span class="lineNum">    3551 </span>            :    (set_attr &quot;prefix&quot; &quot;orig,vex,evex,evex&quot;)
<span class="lineNum">    3552 </span><span class="lineCov">       3111 :    (set (attr &quot;mode&quot;)</span>
<span class="lineNum">    3553 </span>            :         (cond [(eq_attr &quot;alternative&quot; &quot;2&quot;)
<span class="lineNum">    3554 </span>            :                  (if_then_else (match_test &quot;TARGET_AVX512DQ&quot;)
<span class="lineNum">    3555 </span>            :                                (const_string &quot;&lt;ssevecmode&gt;&quot;)
<span class="lineNum">    3556 </span>            :                                (const_string &quot;TI&quot;))
<span class="lineNum">    3557 </span>            :                (eq_attr &quot;alternative&quot; &quot;3&quot;)
<span class="lineNum">    3558 </span>            :                  (if_then_else (match_test &quot;TARGET_AVX512DQ&quot;)
<span class="lineNum">    3559 </span>            :                                (const_string &quot;&lt;avx512fvecmode&gt;&quot;)
<span class="lineNum">    3560 </span>            :                                (const_string &quot;XI&quot;))
<span class="lineNum">    3561 </span>            :                (and (match_test &quot;&lt;MODE_SIZE&gt; == 16&quot;)
<span class="lineNum">    3562 </span>            :                     (match_test &quot;TARGET_SSE_PACKED_SINGLE_INSN_OPTIMAL&quot;))
<span class="lineNum">    3563 </span>            :                  (const_string &quot;V4SF&quot;)
<span class="lineNum">    3564 </span>            :                (match_test &quot;TARGET_AVX&quot;)
<span class="lineNum">    3565 </span>            :                  (const_string &quot;&lt;ssevecmode&gt;&quot;)
<span class="lineNum">    3566 </span>            :                (match_test &quot;optimize_function_for_size_p (cfun)&quot;)
<span class="lineNum">    3567 </span>            :                  (const_string &quot;V4SF&quot;)
<span class="lineNum">    3568 </span>            :                ]
<span class="lineNum">    3569 </span>            :                (const_string &quot;&lt;ssevecmode&gt;&quot;)))])
<span class="lineNum">    3570 </span>            : 
<span class="lineNum">    3571 </span>            : (define_expand &quot;&lt;code&gt;tf3&quot;
<span class="lineNum">    3572 </span>            :   [(set (match_operand:TF 0 &quot;register_operand&quot;)
<span class="lineNum">    3573 </span>            :         (any_logic:TF
<span class="lineNum">    3574 </span>            :           (match_operand:TF 1 &quot;vector_operand&quot;)
<span class="lineNum">    3575 </span>            :           (match_operand:TF 2 &quot;vector_operand&quot;)))]
<span class="lineNum">    3576 </span>            :   &quot;TARGET_SSE&quot;
<span class="lineNum">    3577 </span>            :   &quot;ix86_fixup_binary_operands_no_copy (&lt;CODE&gt;, TFmode, operands);&quot;)
<span class="lineNum">    3578 </span>            : 
<span class="lineNum">    3579 </span>            : (define_insn &quot;*&lt;code&gt;tf3&quot;
<span class="lineNum">    3580 </span>            :   [(set (match_operand:TF 0 &quot;register_operand&quot; &quot;=x,x,v,v&quot;)
<span class="lineNum">    3581 </span>            :         (any_logic:TF
<span class="lineNum">    3582 </span>            :           (match_operand:TF 1 &quot;vector_operand&quot; &quot;%0,x,v,v&quot;)
<span class="lineNum">    3583 </span>            :           (match_operand:TF 2 &quot;vector_operand&quot; &quot;xBm,xm,vm,v&quot;)))]
<span class="lineNum">    3584 </span><span class="lineCov">       1453 :   &quot;TARGET_SSE &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">    3585 </span><span class="lineCov">       1202 : {</span>
<span class="lineNum">    3586 </span><span class="lineCov">       1202 :   static char buf[128];</span>
<span class="lineNum">    3587 </span><span class="lineCov">       1202 :   const char *ops;</span>
<span class="lineNum">    3588 </span><span class="lineCov">       1202 :   const char *tmp</span>
<span class="lineNum">    3589 </span><span class="lineCov">        822 :     = (which_alternative &gt;= 2 ? &quot;p&lt;logic&gt;q&quot;</span>
<span class="lineNum">    3590 </span><span class="lineCov">       1197 :        : get_attr_mode (insn) == MODE_V4SF ? &quot;&lt;logic&gt;ps&quot; : &quot;p&lt;logic&gt;&quot;);</span>
<span class="lineNum">    3591 </span>            : 
<span class="lineNum">    3592 </span><span class="lineCov">       1202 :   switch (which_alternative)</span>
<span class="lineNum">    3593 </span>            :     {
<span class="lineNum">    3594 </span>            :     case 0:
<span class="lineNum">    3595 </span>            :       ops = &quot;%s\t{%%2, %%0|%%0, %%2}&quot;;
<span class="lineNum">    3596 </span>            :       break;
<span class="lineNum">    3597 </span><span class="lineCov">          8 :     case 1:</span>
<span class="lineNum">    3598 </span><span class="lineCov">          8 :     case 2:</span>
<span class="lineNum">    3599 </span><span class="lineCov">          8 :       ops = &quot;v%s\t{%%2, %%1, %%0|%%0, %%1, %%2}&quot;;</span>
<span class="lineNum">    3600 </span><span class="lineCov">          8 :       break;</span>
<span class="lineNum">    3601 </span><span class="lineNoCov">          0 :     case 3:</span>
<span class="lineNum">    3602 </span><span class="lineNoCov">          0 :       ops = &quot;v%s\t{%%g2, %%g1, %%g0|%%g0, %%g1, %%g2}&quot;;</span>
<span class="lineNum">    3603 </span><span class="lineNoCov">          0 :       break;</span>
<span class="lineNum">    3604 </span><span class="lineNoCov">          0 :     default:</span>
<span class="lineNum">    3605 </span><span class="lineNoCov">          0 :       gcc_unreachable ();</span>
<span class="lineNum">    3606 </span>            :     }
<span class="lineNum">    3607 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    3608 </span><span class="lineCov">       1202 :   snprintf (buf, sizeof (buf), ops, tmp);</span>
<span class="lineNum">    3609 </span><span class="lineCov">       1202 :   return buf;</span>
<span class="lineNum">    3610 </span>            : }
<span class="lineNum">    3611 </span><span class="lineNoCov">          0 :   [(set_attr &quot;isa&quot; &quot;noavx,avx,avx512vl,avx512f&quot;)</span>
<a name="3612"><span class="lineNum">    3612 </span><span class="lineNoCov">          0 :    (set_attr &quot;type&quot; &quot;sselog&quot;)</span></a>
<span class="lineNum">    3613 </span><span class="lineNoCov">          0 :    (set (attr &quot;prefix_data16&quot;)</span>
<span class="lineNum">    3614 </span><span class="lineCov">        380 :      (if_then_else</span>
<span class="lineNum">    3615 </span>            :        (and (eq_attr &quot;alternative&quot; &quot;0&quot;)
<span class="lineNum">    3616 </span>            :             (eq_attr &quot;mode&quot; &quot;TI&quot;))
<span class="lineNum">    3617 </span>            :        (const_string &quot;1&quot;)
<span class="lineNum">    3618 </span><span class="lineCov">       3275 :        (const_string &quot;*&quot;)))</span>
<span class="lineNum">    3619 </span>            :    (set_attr &quot;prefix&quot; &quot;orig,vex,evex,evex&quot;)
<span class="lineNum">    3620 </span>            :    (set (attr &quot;mode&quot;)
<span class="lineNum">    3621 </span>            :         (cond [(eq_attr &quot;alternative&quot; &quot;2&quot;)
<span class="lineNum">    3622 </span><span class="lineNoCov">          0 :                  (const_string &quot;TI&quot;)</span>
<span class="lineNum">    3623 </span><span class="lineCov">       6550 :                (eq_attr &quot;alternative&quot; &quot;3&quot;)</span>
<span class="lineNum">    3624 </span><span class="lineNoCov">          0 :                  (const_string &quot;QI&quot;)</span>
<span class="lineNum">    3625 </span><span class="lineNoCov">          0 :                (match_test &quot;TARGET_SSE_PACKED_SINGLE_INSN_OPTIMAL&quot;)</span>
<span class="lineNum">    3626 </span><span class="lineNoCov">          0 :                  (const_string &quot;V4SF&quot;)</span>
<span class="lineNum">    3627 </span><span class="lineNoCov">          0 :                (match_test &quot;TARGET_AVX&quot;)</span>
<span class="lineNum">    3628 </span><span class="lineNoCov">          0 :                  (const_string &quot;TI&quot;)</span>
<span class="lineNum">    3629 </span><span class="lineCov">       3275 :                (ior (not (match_test &quot;TARGET_SSE2&quot;))</span>
<span class="lineNum">    3630 </span>            :                     (match_test &quot;optimize_function_for_size_p (cfun)&quot;))
<span class="lineNum">    3631 </span>            :                  (const_string &quot;V4SF&quot;)
<span class="lineNum">    3632 </span>            :                ]
<span class="lineNum">    3633 </span>            :                (const_string &quot;TI&quot;)))])
<span class="lineNum">    3634 </span><span class="lineCov">       6550 : </span>
<span class="lineNum">    3635 </span>            : ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
<span class="lineNum">    3636 </span>            : ;;
<span class="lineNum">    3637 </span>            : ;; FMA floating point multiply/accumulate instructions.  These include
<span class="lineNum">    3638 </span>            : ;; scalar versions of the instructions as well as vector versions.
<span class="lineNum">    3639 </span>            : ;;
<span class="lineNum">    3640 </span><span class="lineNoCov">          0 : ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span>
<span class="lineNum">    3641 </span>            : 
<span class="lineNum">    3642 </span>            : ;; The standard names for scalar FMA are only available with SSE math enabled.
<span class="lineNum">    3643 </span>            : ;; CPUID bit AVX512F enables evex encoded scalar and 512-bit fma.  It doesn't
<span class="lineNum">    3644 </span><span class="lineCov">       2605 : ;; care about FMA bit, so we enable fma for TARGET_AVX512F even when TARGET_FMA</span>
<span class="lineNum">    3645 </span>            : ;; and TARGET_FMA4 are both false.
<span class="lineNum">    3646 </span>            : ;; TODO: In theory AVX512F does not automatically imply FMA, and without FMA
<span class="lineNum">    3647 </span>            : ;; one must force the EVEX encoding of the fma insns.  Ideally we'd improve
<span class="lineNum">    3648 </span>            : ;; GAS to allow proper prefix selection.  However, for the moment all hardware
<span class="lineNum">    3649 </span><span class="lineCov">       5210 : ;; that supports AVX512F also supports FMA so we can ignore this for now.</span>
<span class="lineNum">    3650 </span>            : (define_mode_iterator FMAMODEM
<span class="lineNum">    3651 </span>            :   [(SF &quot;TARGET_SSE_MATH &amp;&amp; (TARGET_FMA || TARGET_FMA4 || TARGET_AVX512F)&quot;)
<span class="lineNum">    3652 </span>            :    (DF &quot;TARGET_SSE_MATH &amp;&amp; (TARGET_FMA || TARGET_FMA4 || TARGET_AVX512F)&quot;)
<span class="lineNum">    3653 </span>            :    (V4SF &quot;TARGET_FMA || TARGET_FMA4 || TARGET_AVX512VL&quot;)
<span class="lineNum">    3654 </span>            :    (V2DF &quot;TARGET_FMA || TARGET_FMA4 || TARGET_AVX512VL&quot;)
<span class="lineNum">    3655 </span>            :    (V8SF &quot;TARGET_FMA || TARGET_FMA4 || TARGET_AVX512VL&quot;)
<span class="lineNum">    3656 </span>            :    (V4DF &quot;TARGET_FMA || TARGET_FMA4 || TARGET_AVX512VL&quot;)
<span class="lineNum">    3657 </span>            :    (V16SF &quot;TARGET_AVX512F&quot;)
<span class="lineNum">    3658 </span><span class="lineCov">        452 :    (V8DF &quot;TARGET_AVX512F&quot;)])</span>
<span class="lineNum">    3659 </span>            : 
<span class="lineNum">    3660 </span>            : (define_expand &quot;fma&lt;mode&gt;4&quot;
<span class="lineNum">    3661 </span>            :   [(set (match_operand:FMAMODEM 0 &quot;register_operand&quot;)
<span class="lineNum">    3662 </span>            :         (fma:FMAMODEM
<span class="lineNum">    3663 </span><span class="lineCov">        452 :           (match_operand:FMAMODEM 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    3664 </span>            :           (match_operand:FMAMODEM 2 &quot;nonimmediate_operand&quot;)
<span class="lineNum">    3665 </span>            :           (match_operand:FMAMODEM 3 &quot;nonimmediate_operand&quot;)))])
<span class="lineNum">    3666 </span>            : 
<span class="lineNum">    3667 </span>            : (define_expand &quot;fms&lt;mode&gt;4&quot;
<span class="lineNum">    3668 </span>            :   [(set (match_operand:FMAMODEM 0 &quot;register_operand&quot;)
<span class="lineNum">    3669 </span>            :         (fma:FMAMODEM
<span class="lineNum">    3670 </span>            :           (match_operand:FMAMODEM 1 &quot;nonimmediate_operand&quot;)
<span class="lineNum">    3671 </span>            :           (match_operand:FMAMODEM 2 &quot;nonimmediate_operand&quot;)
<span class="lineNum">    3672 </span><span class="lineCov">        489 :           (neg:FMAMODEM (match_operand:FMAMODEM 3 &quot;nonimmediate_operand&quot;))))])</span>
<span class="lineNum">    3673 </span>            : 
<span class="lineNum">    3674 </span>            : (define_expand &quot;fnma&lt;mode&gt;4&quot;
<span class="lineNum">    3675 </span>            :   [(set (match_operand:FMAMODEM 0 &quot;register_operand&quot;)
<span class="lineNum">    3676 </span>            :         (fma:FMAMODEM
<span class="lineNum">    3677 </span><span class="lineCov">        489 :           (neg:FMAMODEM (match_operand:FMAMODEM 1 &quot;nonimmediate_operand&quot;))</span>
<span class="lineNum">    3678 </span>            :           (match_operand:FMAMODEM 2 &quot;nonimmediate_operand&quot;)
<span class="lineNum">    3679 </span>            :           (match_operand:FMAMODEM 3 &quot;nonimmediate_operand&quot;)))])
<span class="lineNum">    3680 </span>            : 
<span class="lineNum">    3681 </span>            : (define_expand &quot;fnms&lt;mode&gt;4&quot;
<span class="lineNum">    3682 </span>            :   [(set (match_operand:FMAMODEM 0 &quot;register_operand&quot;)
<span class="lineNum">    3683 </span>            :         (fma:FMAMODEM
<span class="lineNum">    3684 </span>            :           (neg:FMAMODEM (match_operand:FMAMODEM 1 &quot;nonimmediate_operand&quot;))
<span class="lineNum">    3685 </span>            :           (match_operand:FMAMODEM 2 &quot;nonimmediate_operand&quot;)
<span class="lineNum">    3686 </span><span class="lineCov">        335 :           (neg:FMAMODEM (match_operand:FMAMODEM 3 &quot;nonimmediate_operand&quot;))))])</span>
<span class="lineNum">    3687 </span>            : 
<span class="lineNum">    3688 </span>            : ;; The builtins for intrinsics are not constrained by SSE math enabled.
<span class="lineNum">    3689 </span>            : (define_mode_iterator FMAMODE_AVX512
<span class="lineNum">    3690 </span>            :  [(SF &quot;TARGET_FMA || TARGET_FMA4 || TARGET_AVX512F&quot;)
<span class="lineNum">    3691 </span><span class="lineCov">        335 :   (DF &quot;TARGET_FMA || TARGET_FMA4 || TARGET_AVX512F&quot;)</span>
<span class="lineNum">    3692 </span>            :   (V4SF &quot;TARGET_FMA || TARGET_FMA4 || TARGET_AVX512VL&quot;)
<span class="lineNum">    3693 </span>            :   (V2DF &quot;TARGET_FMA || TARGET_FMA4 || TARGET_AVX512VL&quot;)
<span class="lineNum">    3694 </span>            :   (V8SF &quot;TARGET_FMA || TARGET_FMA4 || TARGET_AVX512VL&quot;)
<span class="lineNum">    3695 </span>            :   (V4DF &quot;TARGET_FMA || TARGET_FMA4 || TARGET_AVX512VL&quot;)
<span class="lineNum">    3696 </span>            :   (V16SF &quot;TARGET_AVX512F&quot;)
<span class="lineNum">    3697 </span>            :   (V8DF &quot;TARGET_AVX512F&quot;)])
<span class="lineNum">    3698 </span>            : 
<span class="lineNum">    3699 </span>            : (define_mode_iterator FMAMODE
<span class="lineNum">    3700 </span><span class="lineCov">        336 :   [SF DF V4SF V2DF V8SF V4DF])</span>
<span class="lineNum">    3701 </span>            : 
<span class="lineNum">    3702 </span>            : (define_expand &quot;fma4i_fmadd_&lt;mode&gt;&quot;
<span class="lineNum">    3703 </span>            :   [(set (match_operand:FMAMODE_AVX512 0 &quot;register_operand&quot;)
<span class="lineNum">    3704 </span>            :         (fma:FMAMODE_AVX512
<span class="lineNum">    3705 </span><span class="lineCov">        336 :           (match_operand:FMAMODE_AVX512 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    3706 </span>            :           (match_operand:FMAMODE_AVX512 2 &quot;nonimmediate_operand&quot;)
<span class="lineNum">    3707 </span>            :           (match_operand:FMAMODE_AVX512 3 &quot;nonimmediate_operand&quot;)))])
<span class="lineNum">    3708 </span>            : 
<span class="lineNum">    3709 </span>            : (define_expand &quot;&lt;avx512&gt;_fmadd_&lt;mode&gt;_maskz&lt;round_expand_name&gt;&quot;
<span class="lineNum">    3710 </span>            :   [(match_operand:VF_AVX512VL 0 &quot;register_operand&quot;)
<span class="lineNum">    3711 </span>            :    (match_operand:VF_AVX512VL 1 &quot;&lt;round_expand_nimm_predicate&gt;&quot;)
<span class="lineNum">    3712 </span>            :    (match_operand:VF_AVX512VL 2 &quot;&lt;round_expand_nimm_predicate&gt;&quot;)
<span class="lineNum">    3713 </span>            :    (match_operand:VF_AVX512VL 3 &quot;&lt;round_expand_nimm_predicate&gt;&quot;)
<span class="lineNum">    3714 </span><span class="lineCov">        226 :    (match_operand:&lt;avx512fmaskmode&gt; 4 &quot;register_operand&quot;)]</span>
<span class="lineNum">    3715 </span>            :   &quot;TARGET_AVX512F &amp;&amp; &lt;round_mode512bit_condition&gt;&quot;
<span class="lineNum">    3716 </span>            : {
<span class="lineNum">    3717 </span>            :   emit_insn (gen_fma_fmadd_&lt;mode&gt;_maskz_1&lt;round_expand_name&gt; (
<span class="lineNum">    3718 </span>            :     operands[0], operands[1], operands[2], operands[3],
<span class="lineNum">    3719 </span><span class="lineCov">        226 :     CONST0_RTX (&lt;MODE&gt;mode), operands[4]&lt;round_expand_operand&gt;));</span>
<span class="lineNum">    3720 </span>            :   DONE;
<span class="lineNum">    3721 </span>            : })
<span class="lineNum">    3722 </span>            : 
<span class="lineNum">    3723 </span>            : (define_insn &quot;*fma_fmadd_&lt;mode&gt;&quot;
<span class="lineNum">    3724 </span>            :   [(set (match_operand:FMAMODE 0 &quot;register_operand&quot; &quot;=v,v,v,x,x&quot;)
<span class="lineNum">    3725 </span>            :         (fma:FMAMODE
<span class="lineNum">    3726 </span>            :           (match_operand:FMAMODE 1 &quot;nonimmediate_operand&quot; &quot;%0,0,v,x,x&quot;)
<span class="lineNum">    3727 </span>            :           (match_operand:FMAMODE 2 &quot;nonimmediate_operand&quot; &quot;vm,v,vm,x,m&quot;)
<span class="lineNum">    3728 </span><span class="lineCov">        220 :           (match_operand:FMAMODE 3 &quot;nonimmediate_operand&quot; &quot;v,vm,0,xm,x&quot;)))]</span>
<span class="lineNum">    3729 </span><span class="lineCov">       8110 :   &quot;TARGET_FMA || TARGET_FMA4&quot;</span>
<span class="lineNum">    3730 </span>            :   &quot;@
<span class="lineNum">    3731 </span><span class="lineCov">      11376 :    vfmadd132&lt;ssemodesuffix&gt;\t{%2, %3, %0|%0, %3, %2}</span>
<span class="lineNum">    3732 </span><span class="lineCov">       9965 :    vfmadd213&lt;ssemodesuffix&gt;\t{%3, %2, %0|%0, %2, %3}</span>
<span class="lineNum">    3733 </span><span class="lineCov">       8783 :    vfmadd231&lt;ssemodesuffix&gt;\t{%2, %1, %0|%0, %1, %2}</span>
<span class="lineNum">    3734 </span><span class="lineCov">      11380 :    vfmadd&lt;ssemodesuffix&gt;\t{%3, %2, %1, %0|%0, %1, %2, %3}</span>
<span class="lineNum">    3735 </span>            :    vfmadd&lt;ssemodesuffix&gt;\t{%3, %2, %1, %0|%0, %1, %2, %3}&quot;
<span class="lineNum">    3736 </span>            :   [(set_attr &quot;isa&quot; &quot;fma,fma,fma,fma4,fma4&quot;)
<span class="lineNum">    3737 </span>            :    (set_attr &quot;type&quot; &quot;ssemuladd&quot;)
<span class="lineNum">    3738 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])
<span class="lineNum">    3739 </span>            : 
<span class="lineNum">    3740 </span>            : ;; Suppose AVX-512F as baseline
<span class="lineNum">    3741 </span>            : (define_mode_iterator VF_SF_AVX512VL
<span class="lineNum">    3742 </span><span class="lineCov">       1497 :   [SF V16SF (V8SF &quot;TARGET_AVX512VL&quot;) (V4SF &quot;TARGET_AVX512VL&quot;)</span>
<span class="lineNum">    3743 </span><span class="lineCov">        842 :    DF V8DF (V4DF &quot;TARGET_AVX512VL&quot;) (V2DF &quot;TARGET_AVX512VL&quot;)])</span>
<span class="lineNum">    3744 </span><span class="lineCov">        935 : </span>
<a name="3745"><span class="lineNum">    3745 </span>            : (define_insn &quot;&lt;sd_mask_codefor&gt;fma_fmadd_&lt;mode&gt;&lt;sd_maskz_name&gt;&lt;round_name&gt;&quot;</a>
<span class="lineNum">    3746 </span><span class="lineCov">      16274 :   [(set (match_operand:VF_SF_AVX512VL 0 &quot;register_operand&quot; &quot;=v,v,v&quot;)</span>
<span class="lineNum">    3747 </span><span class="lineCov">      19268 :         (fma:VF_SF_AVX512VL</span>
<span class="lineNum">    3748 </span><span class="lineCov">      26352 :           (match_operand:VF_SF_AVX512VL 1 &quot;&lt;round_nimm_predicate&gt;&quot; &quot;%0,0,v&quot;)</span>
<span class="lineNum">    3749 </span><span class="lineCov">      19126 :           (match_operand:VF_SF_AVX512VL 2 &quot;&lt;round_nimm_predicate&gt;&quot; &quot;&lt;round_constraint&gt;,v,&lt;round_constraint&gt;&quot;)</span>
<span class="lineNum">    3750 </span><span class="lineCov">      16222 :           (match_operand:VF_SF_AVX512VL 3 &quot;&lt;round_nimm_predicate&gt;&quot; &quot;v,&lt;round_constraint&gt;,0&quot;)))]</span>
<a name="3751"><span class="lineNum">    3751 </span><span class="lineCov">      30678 :   &quot;TARGET_AVX512F &amp;&amp; &lt;sd_mask_mode512bit_condition&gt; &amp;&amp; &lt;round_mode512bit_condition&gt;&quot;</span></a>
<span class="lineNum">    3752 </span><span class="lineCov">      24828 :   &quot;@</span>
<span class="lineNum">    3753 </span><span class="lineCov">      31222 :    vfmadd132&lt;ssemodesuffix&gt;\t{&lt;round_sd_mask_op4&gt;%2, %3, %0&lt;sd_mask_op4&gt;|%0&lt;sd_mask_op4&gt;, %3, %2&lt;round_sd_mask_op4&gt;}</span>
<span class="lineNum">    3754 </span><span class="lineCov">      12437 :    vfmadd213&lt;ssemodesuffix&gt;\t{&lt;round_sd_mask_op4&gt;%3, %2, %0&lt;sd_mask_op4&gt;|%0&lt;sd_mask_op4&gt;, %2, %3&lt;round_sd_mask_op4&gt;}</span>
<span class="lineNum">    3755 </span><span class="lineCov">       2029 :    vfmadd231&lt;ssemodesuffix&gt;\t{&lt;round_sd_mask_op4&gt;%2, %1, %0&lt;sd_mask_op4&gt;|%0&lt;sd_mask_op4&gt;, %1, %2&lt;round_sd_mask_op4&gt;}&quot;</span>
<span class="lineNum">    3756 </span><span class="lineCov">      18856 :   [(set_attr &quot;type&quot; &quot;ssemuladd&quot;)</span>
<span class="lineNum">    3757 </span><span class="lineCov">      19792 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    3758 </span><span class="lineCov">        177 : </span>
<span class="lineNum">    3759 </span><span class="lineCov">      15724 : (define_insn &quot;&lt;avx512&gt;_fmadd_&lt;mode&gt;_mask&lt;round_name&gt;&quot;</span>
<span class="lineNum">    3760 </span><span class="lineCov">      15155 :   [(set (match_operand:VF_AVX512VL 0 &quot;register_operand&quot; &quot;=v,v&quot;)</span>
<span class="lineNum">    3761 </span><span class="lineCov">      14198 :         (vec_merge:VF_AVX512VL</span>
<span class="lineNum">    3762 </span><span class="lineCov">      51875 :           (fma:VF_AVX512VL</span>
<span class="lineNum">    3763 </span><span class="lineCov">       1169 :             (match_operand:VF_AVX512VL 1 &quot;register_operand&quot; &quot;0,0&quot;)</span>
<span class="lineNum">    3764 </span><span class="lineCov">       7655 :             (match_operand:VF_AVX512VL 2 &quot;nonimmediate_operand&quot; &quot;&lt;round_constraint&gt;,v&quot;)</span>
<span class="lineNum">    3765 </span><span class="lineCov">       7685 :             (match_operand:VF_AVX512VL 3 &quot;nonimmediate_operand&quot; &quot;v,&lt;round_constraint&gt;&quot;))</span>
<span class="lineNum">    3766 </span><span class="lineCov">       6082 :           (match_dup 1)</span>
<span class="lineNum">    3767 </span><span class="lineCov">      12568 :           (match_operand:&lt;avx512fmaskmode&gt; 4 &quot;register_operand&quot; &quot;Yk,Yk&quot;)))]</span>
<span class="lineNum">    3768 </span><span class="lineCov">        368 :   &quot;TARGET_AVX512F &amp;&amp; &lt;round_mode512bit_condition&gt;&quot;</span>
<span class="lineNum">    3769 </span><span class="lineCov">       6097 :   &quot;@</span>
<span class="lineNum">    3770 </span><span class="lineCov">       6082 :    vfmadd132&lt;ssemodesuffix&gt;\t{&lt;round_op5&gt;%2, %3, %0%{%4%}|%0%{%4%}, %3, %2&lt;round_op5&gt;}</span>
<span class="lineNum">    3771 </span><span class="lineCov">       7113 :    vfmadd213&lt;ssemodesuffix&gt;\t{&lt;round_op5&gt;%3, %2, %0%{%4%}|%0%{%4%}, %2, %3&lt;round_op5&gt;}&quot;</span>
<span class="lineNum">    3772 </span><span class="lineCov">       6290 :   [(set_attr &quot;type&quot; &quot;ssemuladd&quot;)</span>
<span class="lineNum">    3773 </span><span class="lineCov">        306 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    3774 </span><span class="lineCov">        852 : </span>
<span class="lineNum">    3775 </span><span class="lineCov">        684 : (define_insn &quot;&lt;avx512&gt;_fmadd_&lt;mode&gt;_mask3&lt;round_name&gt;&quot;</span>
<span class="lineNum">    3776 </span><span class="lineCov">        472 :   [(set (match_operand:VF_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    3777 </span><span class="lineCov">        680 :         (vec_merge:VF_AVX512VL</span>
<span class="lineNum">    3778 </span><span class="lineCov">        792 :           (fma:VF_AVX512VL</span>
<span class="lineNum">    3779 </span><span class="lineCov">        176 :             (match_operand:VF_AVX512VL 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">    3780 </span>            :             (match_operand:VF_AVX512VL 2 &quot;nonimmediate_operand&quot; &quot;&lt;round_constraint&gt;&quot;)
<span class="lineNum">    3781 </span>            :             (match_operand:VF_AVX512VL 3 &quot;register_operand&quot; &quot;0&quot;))
<span class="lineNum">    3782 </span>            :           (match_dup 3)
<span class="lineNum">    3783 </span>            :           (match_operand:&lt;avx512fmaskmode&gt; 4 &quot;register_operand&quot; &quot;Yk&quot;)))]
<span class="lineNum">    3784 </span><span class="lineCov">         72 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    3785 </span><span class="lineCov">        192 :   &quot;vfmadd231&lt;ssemodesuffix&gt;\t{&lt;round_op5&gt;%2, %1, %0%{%4%}|%0%{%4%}, %1, %2&lt;round_op5&gt;}&quot;</span>
<span class="lineNum">    3786 </span><span class="lineCov">        176 :   [(set_attr &quot;type&quot; &quot;ssemuladd&quot;)</span>
<span class="lineNum">    3787 </span><span class="lineCov">        176 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    3788 </span><span class="lineCov">        520 : </span>
<span class="lineNum">    3789 </span><span class="lineCov">        520 : (define_insn &quot;*fma_fmsub_&lt;mode&gt;&quot;</span>
<span class="lineNum">    3790 </span><span class="lineCov">        176 :   [(set (match_operand:FMAMODE 0 &quot;register_operand&quot; &quot;=v,v,v,x,x&quot;)</span>
<span class="lineNum">    3791 </span><span class="lineCov">        692 :         (fma:FMAMODE</span>
<span class="lineNum">    3792 </span><span class="lineCov">        408 :           (match_operand:FMAMODE   1 &quot;nonimmediate_operand&quot; &quot;%0,0,v,x,x&quot;)</span>
<span class="lineNum">    3793 </span><span class="lineCov">        692 :           (match_operand:FMAMODE   2 &quot;nonimmediate_operand&quot; &quot;vm,v,vm,x,m&quot;)</span>
<span class="lineNum">    3794 </span><span class="lineCov">        692 :           (neg:FMAMODE</span>
<span class="lineNum">    3795 </span><span class="lineCov">        500 :             (match_operand:FMAMODE 3 &quot;nonimmediate_operand&quot; &quot;v,vm,0,xm,x&quot;))))]</span>
<span class="lineNum">    3796 </span><span class="lineCov">       9292 :   &quot;TARGET_FMA || TARGET_FMA4&quot;</span>
<span class="lineNum">    3797 </span><span class="lineCov">        192 :   &quot;@</span>
<span class="lineNum">    3798 </span><span class="lineCov">       2179 :    vfmsub132&lt;ssemodesuffix&gt;\t{%2, %3, %0|%0, %3, %2}</span>
<span class="lineNum">    3799 </span><span class="lineCov">       2179 :    vfmsub213&lt;ssemodesuffix&gt;\t{%3, %2, %0|%0, %2, %3}</span>
<span class="lineNum">    3800 </span><span class="lineCov">       2179 :    vfmsub231&lt;ssemodesuffix&gt;\t{%2, %1, %0|%0, %1, %2}</span>
<span class="lineNum">    3801 </span><span class="lineCov">       2179 :    vfmsub&lt;ssemodesuffix&gt;\t{%3, %2, %1, %0|%0, %1, %2, %3}</span>
<span class="lineNum">    3802 </span>            :    vfmsub&lt;ssemodesuffix&gt;\t{%3, %2, %1, %0|%0, %1, %2, %3}&quot;
<span class="lineNum">    3803 </span><span class="lineNoCov">          0 :   [(set_attr &quot;isa&quot; &quot;fma,fma,fma,fma4,fma4&quot;)</span>
<span class="lineNum">    3804 </span>            :    (set_attr &quot;type&quot; &quot;ssemuladd&quot;)
<span class="lineNum">    3805 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])
<span class="lineNum">    3806 </span>            : 
<span class="lineNum">    3807 </span>            : (define_insn &quot;&lt;sd_mask_codefor&gt;fma_fmsub_&lt;mode&gt;&lt;sd_maskz_name&gt;&lt;round_name&gt;&quot;
<span class="lineNum">    3808 </span>            :   [(set (match_operand:VF_SF_AVX512VL 0 &quot;register_operand&quot; &quot;=v,v,v&quot;)
<span class="lineNum">    3809 </span>            :         (fma:VF_SF_AVX512VL
<span class="lineNum">    3810 </span>            :           (match_operand:VF_SF_AVX512VL   1 &quot;&lt;round_nimm_predicate&gt;&quot; &quot;%0,0,v&quot;)
<span class="lineNum">    3811 </span><span class="lineCov">         48 :           (match_operand:VF_SF_AVX512VL   2 &quot;&lt;round_nimm_predicate&gt;&quot; &quot;&lt;round_constraint&gt;,v,&lt;round_constraint&gt;&quot;)</span>
<span class="lineNum">    3812 </span><span class="lineCov">        192 :           (neg:VF_SF_AVX512VL</span>
<span class="lineNum">    3813 </span><span class="lineCov">        192 :             (match_operand:VF_SF_AVX512VL 3 &quot;&lt;round_nimm_predicate&gt;&quot; &quot;v,&lt;round_constraint&gt;,0&quot;))))]</span>
<span class="lineNum">    3814 </span><span class="lineCov">       2429 :   &quot;TARGET_AVX512F &amp;&amp; &lt;sd_mask_mode512bit_condition&gt; &amp;&amp; &lt;round_mode512bit_condition&gt;&quot;</span>
<span class="lineNum">    3815 </span><span class="lineCov">         54 :   &quot;@</span>
<span class="lineNum">    3816 </span><span class="lineCov">        207 :    vfmsub132&lt;ssemodesuffix&gt;\t{&lt;round_sd_mask_op4&gt;%2, %3, %0&lt;sd_mask_op4&gt;|%0&lt;sd_mask_op4&gt;, %3, %2&lt;round_sd_mask_op4&gt;}</span>
<span class="lineNum">    3817 </span>            :    vfmsub213&lt;ssemodesuffix&gt;\t{&lt;round_sd_mask_op4&gt;%3, %2, %0&lt;sd_mask_op4&gt;|%0&lt;sd_mask_op4&gt;, %2, %3&lt;round_sd_mask_op4&gt;}
<span class="lineNum">    3818 </span><span class="lineCov">          8 :    vfmsub231&lt;ssemodesuffix&gt;\t{&lt;round_sd_mask_op4&gt;%2, %1, %0&lt;sd_mask_op4&gt;|%0&lt;sd_mask_op4&gt;, %1, %2&lt;round_sd_mask_op4&gt;}&quot;</span>
<span class="lineNum">    3819 </span><span class="lineCov">       4514 :   [(set_attr &quot;type&quot; &quot;ssemuladd&quot;)</span>
<span class="lineNum">    3820 </span><span class="lineCov">       4331 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    3821 </span><span class="lineCov">       8088 : </span>
<span class="lineNum">    3822 </span><span class="lineCov">         31 : (define_insn &quot;&lt;avx512&gt;_fmsub_&lt;mode&gt;_mask&lt;round_name&gt;&quot;</span>
<span class="lineNum">    3823 </span><span class="lineCov">       3860 :   [(set (match_operand:VF_AVX512VL 0 &quot;register_operand&quot; &quot;=v,v&quot;)</span>
<span class="lineNum">    3824 </span><span class="lineCov">       3829 :         (vec_merge:VF_AVX512VL</span>
<span class="lineNum">    3825 </span><span class="lineCov">       3829 :           (fma:VF_AVX512VL</span>
<span class="lineNum">    3826 </span><span class="lineCov">       7653 :             (match_operand:VF_AVX512VL 1 &quot;register_operand&quot; &quot;0,0&quot;)</span>
<span class="lineNum">    3827 </span><span class="lineCov">      39983 :             (match_operand:VF_AVX512VL 2 &quot;nonimmediate_operand&quot; &quot;&lt;round_constraint&gt;,v&quot;)</span>
<span class="lineNum">    3828 </span><span class="lineCov">        190 :             (neg:VF_AVX512VL</span>
<span class="lineNum">    3829 </span><span class="lineCov">      39881 :               (match_operand:VF_AVX512VL 3 &quot;nonimmediate_operand&quot; &quot;v,&lt;round_constraint&gt;&quot;)))</span>
<span class="lineNum">    3830 </span><span class="lineCov">      39793 :           (match_dup 1)</span>
<span class="lineNum">    3831 </span><span class="lineCov">        504 :           (match_operand:&lt;avx512fmaskmode&gt; 4 &quot;register_operand&quot; &quot;Yk,Yk&quot;)))]</span>
<span class="lineNum">    3832 </span><span class="lineCov">         16 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    3833 </span><span class="lineCov">         88 :   &quot;@</span>
<span class="lineNum">    3834 </span><span class="lineCov">        174 :    vfmsub132&lt;ssemodesuffix&gt;\t{&lt;round_op5&gt;%2, %3, %0%{%4%}|%0%{%4%}, %3, %2&lt;round_op5&gt;}</span>
<span class="lineNum">    3835 </span><span class="lineCov">        104 :    vfmsub213&lt;ssemodesuffix&gt;\t{&lt;round_op5&gt;%3, %2, %0%{%4%}|%0%{%4%}, %2, %3&lt;round_op5&gt;}&quot;</span>
<span class="lineNum">    3836 </span><span class="lineCov">      24877 :   [(set_attr &quot;type&quot; &quot;ssemuladd&quot;)</span>
<span class="lineNum">    3837 </span><span class="lineCov">         87 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    3838 </span><span class="lineCov">        216 : </span>
<span class="lineNum">    3839 </span><span class="lineCov">       8230 : (define_insn &quot;&lt;avx512&gt;_fmsub_&lt;mode&gt;_mask3&lt;round_name&gt;&quot;</span>
<span class="lineNum">    3840 </span><span class="lineCov">       7023 :   [(set (match_operand:VF_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    3841 </span><span class="lineCov">      15105 :         (vec_merge:VF_AVX512VL</span>
<span class="lineNum">    3842 </span><span class="lineCov">         28 :           (fma:VF_AVX512VL</span>
<span class="lineNum">    3843 </span><span class="lineCov">       6938 :             (match_operand:VF_AVX512VL 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">    3844 </span><span class="lineCov">       5624 :             (match_operand:VF_AVX512VL 2 &quot;nonimmediate_operand&quot; &quot;&lt;round_constraint&gt;&quot;)</span>
<span class="lineNum">    3845 </span><span class="lineCov">       5578 :             (neg:VF_AVX512VL</span>
<span class="lineNum">    3846 </span><span class="lineCov">       6938 :               (match_operand:VF_AVX512VL 3 &quot;register_operand&quot; &quot;0&quot;)))</span>
<a name="3847"><span class="lineNum">    3847 </span>            :           (match_dup 3)</a>
<span class="lineNum">    3848 </span>            :           (match_operand:&lt;avx512fmaskmode&gt; 4 &quot;register_operand&quot; &quot;Yk&quot;)))]
<span class="lineNum">    3849 </span><span class="lineCov">         80 :   &quot;TARGET_AVX512F &amp;&amp; &lt;round_mode512bit_condition&gt;&quot;</span>
<span class="lineNum">    3850 </span><span class="lineCov">         64 :   &quot;vfmsub231&lt;ssemodesuffix&gt;\t{&lt;round_op5&gt;%2, %1, %0%{%4%}|%0%{%4%}, %1, %2&lt;round_op5&gt;}&quot;</span>
<span class="lineNum">    3851 </span>            :   [(set_attr &quot;type&quot; &quot;ssemuladd&quot;)
<span class="lineNum">    3852 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])
<span class="lineNum">    3853 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    3854 </span><span class="lineCov">        112 : (define_insn &quot;*fma_fnmadd_&lt;mode&gt;&quot;</span>
<span class="lineNum">    3855 </span>            :   [(set (match_operand:FMAMODE 0 &quot;register_operand&quot; &quot;=v,v,v,x,x&quot;)
<span class="lineNum">    3856 </span><span class="lineCov">         98 :         (fma:FMAMODE</span>
<span class="lineNum">    3857 </span><span class="lineCov">        202 :           (neg:FMAMODE</span>
<span class="lineNum">    3858 </span><span class="lineNoCov">          0 :             (match_operand:FMAMODE 1 &quot;nonimmediate_operand&quot; &quot;%0,0,v,x,x&quot;))</span>
<span class="lineNum">    3859 </span><span class="lineCov">         98 :           (match_operand:FMAMODE   2 &quot;nonimmediate_operand&quot; &quot;vm,v,vm,x,m&quot;)</span>
<span class="lineNum">    3860 </span><span class="lineCov">         98 :           (match_operand:FMAMODE   3 &quot;nonimmediate_operand&quot; &quot;v,vm,0,xm,x&quot;)))]</span>
<span class="lineNum">    3861 </span><span class="lineCov">       7820 :   &quot;TARGET_FMA || TARGET_FMA4&quot;</span>
<span class="lineNum">    3862 </span><span class="lineCov">        202 :   &quot;@</span>
<span class="lineNum">    3863 </span><span class="lineCov">       3304 :    vfnmadd132&lt;ssemodesuffix&gt;\t{%2, %3, %0|%0, %3, %2}</span>
<span class="lineNum">    3864 </span><span class="lineCov">        516 :    vfnmadd213&lt;ssemodesuffix&gt;\t{%3, %2, %0|%0, %2, %3}</span>
<span class="lineNum">    3865 </span><span class="lineCov">        505 :    vfnmadd231&lt;ssemodesuffix&gt;\t{%2, %1, %0|%0, %1, %2}</span>
<span class="lineNum">    3866 </span><span class="lineCov">       3304 :    vfnmadd&lt;ssemodesuffix&gt;\t{%3, %2, %1, %0|%0, %1, %2, %3}</span>
<span class="lineNum">    3867 </span>            :    vfnmadd&lt;ssemodesuffix&gt;\t{%3, %2, %1, %0|%0, %1, %2, %3}&quot;
<span class="lineNum">    3868 </span>            :   [(set_attr &quot;isa&quot; &quot;fma,fma,fma,fma4,fma4&quot;)
<span class="lineNum">    3869 </span>            :    (set_attr &quot;type&quot; &quot;ssemuladd&quot;)
<span class="lineNum">    3870 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])
<span class="lineNum">    3871 </span><span class="lineCov">        104 : </span>
<span class="lineNum">    3872 </span><span class="lineNoCov">          0 : (define_insn &quot;&lt;sd_mask_codefor&gt;fma_fnmadd_&lt;mode&gt;&lt;sd_maskz_name&gt;&lt;round_name&gt;&quot;</span>
<span class="lineNum">    3873 </span>            :   [(set (match_operand:VF_SF_AVX512VL 0 &quot;register_operand&quot; &quot;=v,v,v&quot;)
<span class="lineNum">    3874 </span>            :         (fma:VF_SF_AVX512VL
<span class="lineNum">    3875 </span>            :           (neg:VF_SF_AVX512VL
<span class="lineNum">    3876 </span><span class="lineCov">        104 :             (match_operand:VF_SF_AVX512VL 1 &quot;&lt;round_nimm_predicate&gt;&quot; &quot;%0,0,v&quot;))</span>
<span class="lineNum">    3877 </span><span class="lineNoCov">          0 :           (match_operand:VF_SF_AVX512VL   2 &quot;&lt;round_nimm_predicate&gt;&quot; &quot;&lt;round_constraint&gt;,v,&lt;round_constraint&gt;&quot;)</span>
<span class="lineNum">    3878 </span>            :           (match_operand:VF_SF_AVX512VL   3 &quot;&lt;round_nimm_predicate&gt;&quot; &quot;v,&lt;round_constraint&gt;,0&quot;)))]
<span class="lineNum">    3879 </span><span class="lineCov">       1095 :   &quot;TARGET_AVX512F &amp;&amp; &lt;sd_mask_mode512bit_condition&gt; &amp;&amp; &lt;round_mode512bit_condition&gt;&quot;</span>
<span class="lineNum">    3880 </span><span class="lineCov">       2324 :   &quot;@</span>
<span class="lineNum">    3881 </span>            :    vfnmadd132&lt;ssemodesuffix&gt;\t{&lt;round_sd_mask_op4&gt;%2, %3, %0&lt;sd_mask_op4&gt;|%0&lt;sd_mask_op4&gt;, %3, %2&lt;round_sd_mask_op4&gt;}
<span class="lineNum">    3882 </span>            :    vfnmadd213&lt;ssemodesuffix&gt;\t{&lt;round_sd_mask_op4&gt;%3, %2, %0&lt;sd_mask_op4&gt;|%0&lt;sd_mask_op4&gt;, %2, %3&lt;round_sd_mask_op4&gt;}
<span class="lineNum">    3883 </span><span class="lineCov">         12 :    vfnmadd231&lt;ssemodesuffix&gt;\t{&lt;round_sd_mask_op4&gt;%2, %1, %0&lt;sd_mask_op4&gt;|%0&lt;sd_mask_op4&gt;, %1, %2&lt;round_sd_mask_op4&gt;}&quot;</span>
<span class="lineNum">    3884 </span><span class="lineCov">       3860 :   [(set_attr &quot;type&quot; &quot;ssemuladd&quot;)</span>
<span class="lineNum">    3885 </span><span class="lineCov">       3374 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    3886 </span><span class="lineCov">       6318 : </span>
<span class="lineNum">    3887 </span><span class="lineCov">         57 : (define_insn &quot;&lt;avx512&gt;_fnmadd_&lt;mode&gt;_mask&lt;round_name&gt;&quot;</span>
<span class="lineNum">    3888 </span><span class="lineCov">       2961 :   [(set (match_operand:VF_AVX512VL 0 &quot;register_operand&quot; &quot;=v,v&quot;)</span>
<span class="lineNum">    3889 </span><span class="lineCov">       2106 :         (vec_merge:VF_AVX512VL</span>
<span class="lineNum">    3890 </span><span class="lineCov">      14771 :           (fma:VF_AVX512VL</span>
<span class="lineNum">    3891 </span><span class="lineCov">       5069 :             (neg:VF_AVX512VL</span>
<span class="lineNum">    3892 </span><span class="lineCov">        202 :               (match_operand:VF_AVX512VL 1 &quot;register_operand&quot; &quot;0,0&quot;))</span>
<span class="lineNum">    3893 </span><span class="lineCov">       4234 :             (match_operand:VF_AVX512VL 2 &quot;nonimmediate_operand&quot; &quot;&lt;round_constraint&gt;,v&quot;)</span>
<span class="lineNum">    3894 </span><span class="lineCov">        101 :             (match_operand:VF_AVX512VL 3 &quot;nonimmediate_operand&quot; &quot;v,&lt;round_constraint&gt;&quot;))</span>
<span class="lineNum">    3895 </span><span class="lineCov">       3449 :           (match_dup 1)</span>
<span class="lineNum">    3896 </span><span class="lineCov">       2081 :           (match_operand:&lt;avx512fmaskmode&gt; 4 &quot;register_operand&quot; &quot;Yk,Yk&quot;)))]</span>
<span class="lineNum">    3897 </span><span class="lineCov">       2297 :   &quot;TARGET_AVX512F &amp;&amp; &lt;round_mode512bit_condition&gt;&quot;</span>
<span class="lineNum">    3898 </span><span class="lineCov">       3348 :   &quot;@</span>
<span class="lineNum">    3899 </span><span class="lineCov">         97 :    vfnmadd132&lt;ssemodesuffix&gt;\t{&lt;round_op5&gt;%2, %3, %0%{%4%}|%0%{%4%}, %3, %2&lt;round_op5&gt;}</span>
<span class="lineNum">    3900 </span><span class="lineCov">        189 :    vfnmadd213&lt;ssemodesuffix&gt;\t{&lt;round_op5&gt;%3, %2, %0%{%4%}|%0%{%4%}, %2, %3&lt;round_op5&gt;}&quot;</span>
<span class="lineNum">    3901 </span><span class="lineCov">       1238 :   [(set_attr &quot;type&quot; &quot;ssemuladd&quot;)</span>
<span class="lineNum">    3902 </span><span class="lineCov">         92 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    3903 </span><span class="lineCov">        142 : </span>
<span class="lineNum">    3904 </span><span class="lineCov">        132 : (define_insn &quot;&lt;avx512&gt;_fnmadd_&lt;mode&gt;_mask3&lt;round_name&gt;&quot;</span>
<span class="lineNum">    3905 </span><span class="lineCov">         50 :   [(set (match_operand:VF_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    3906 </span><span class="lineCov">       2332 :         (vec_merge:VF_AVX512VL</span>
<span class="lineNum">    3907 </span><span class="lineCov">         50 :           (fma:VF_AVX512VL</span>
<span class="lineNum">    3908 </span>            :             (neg:VF_AVX512VL
<span class="lineNum">    3909 </span><span class="lineCov">         40 :               (match_operand:VF_AVX512VL 1 &quot;register_operand&quot; &quot;v&quot;))</span>
<span class="lineNum">    3910 </span>            :             (match_operand:VF_AVX512VL 2 &quot;nonimmediate_operand&quot; &quot;&lt;round_constraint&gt;&quot;)
<span class="lineNum">    3911 </span>            :             (match_operand:VF_AVX512VL 3 &quot;register_operand&quot; &quot;0&quot;))
<span class="lineNum">    3912 </span>            :           (match_dup 3)
<span class="lineNum">    3913 </span>            :           (match_operand:&lt;avx512fmaskmode&gt; 4 &quot;register_operand&quot; &quot;Yk&quot;)))]
<span class="lineNum">    3914 </span><span class="lineCov">          4 :   &quot;TARGET_AVX512F &amp;&amp; &lt;round_mode512bit_condition&gt;&quot;</span>
<span class="lineNum">    3915 </span><span class="lineCov">         88 :   &quot;vfnmadd231&lt;ssemodesuffix&gt;\t{&lt;round_op5&gt;%2, %1, %0%{%4%}|%0%{%4%}, %1, %2&lt;round_op5&gt;}&quot;</span>
<span class="lineNum">    3916 </span><span class="lineCov">        689 :   [(set_attr &quot;type&quot; &quot;ssemuladd&quot;)</span>
<span class="lineNum">    3917 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])
<span class="lineNum">    3918 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    3919 </span><span class="lineCov">        124 : (define_insn &quot;*fma_fnmsub_&lt;mode&gt;&quot;</span>
<span class="lineNum">    3920 </span><span class="lineNoCov">          0 :   [(set (match_operand:FMAMODE 0 &quot;register_operand&quot; &quot;=v,v,v,x,x&quot;)</span>
<span class="lineNum">    3921 </span><span class="lineCov">       1486 :         (fma:FMAMODE</span>
<span class="lineNum">    3922 </span><span class="lineCov">        101 :           (neg:FMAMODE</span>
<span class="lineNum">    3923 </span><span class="lineCov">        108 :             (match_operand:FMAMODE 1 &quot;nonimmediate_operand&quot; &quot;%0,0,v,x,x&quot;))</span>
<span class="lineNum">    3924 </span><span class="lineCov">        205 :           (match_operand:FMAMODE   2 &quot;nonimmediate_operand&quot; &quot;vm,v,vm,x,m&quot;)</span>
<span class="lineNum">    3925 </span><span class="lineCov">        108 :           (neg:FMAMODE</span>
<span class="lineNum">    3926 </span><span class="lineCov">         15 :             (match_operand:FMAMODE 3 &quot;nonimmediate_operand&quot; &quot;v,vm,0,xm,x&quot;))))]</span>
<span class="lineNum">    3927 </span><span class="lineCov">       2999 :   &quot;TARGET_FMA || TARGET_FMA4&quot;</span>
<span class="lineNum">    3928 </span><span class="lineCov">         97 :   &quot;@</span>
<span class="lineNum">    3929 </span><span class="lineCov">       2838 :    vfnmsub132&lt;ssemodesuffix&gt;\t{&lt;round_sd_mask_op4&gt;%2, %3, %0&lt;sd_mask_op4&gt;|%0&lt;sd_mask_op4&gt;, %3, %2&lt;round_sd_mask_op4&gt;}</span>
<span class="lineNum">    3930 </span><span class="lineCov">        202 :    vfnmsub213&lt;ssemodesuffix&gt;\t{&lt;round_sd_mask_op4&gt;%3, %2, %0&lt;sd_mask_op4&gt;|%0&lt;sd_mask_op4&gt;, %2, %3&lt;round_sd_mask_op4&gt;}</span>
<span class="lineNum">    3931 </span><span class="lineCov">        226 :    vfnmsub231&lt;ssemodesuffix&gt;\t{&lt;round_sd_mask_op4&gt;%2, %1, %0&lt;sd_mask_op4&gt;|%0&lt;sd_mask_op4&gt;, %1, %2&lt;round_sd_mask_op4&gt;}</span>
<span class="lineNum">    3932 </span><span class="lineCov">       2890 :    vfnmsub&lt;ssemodesuffix&gt;\t{%3, %2, %1, %0|%0, %1, %2, %3}</span>
<span class="lineNum">    3933 </span><span class="lineCov">         32 :    vfnmsub&lt;ssemodesuffix&gt;\t{%3, %2, %1, %0|%0, %1, %2, %3}&quot;</span>
<span class="lineNum">    3934 </span><span class="lineNoCov">          0 :   [(set_attr &quot;isa&quot; &quot;fma,fma,fma,fma4,fma4&quot;)</span>
<span class="lineNum">    3935 </span>            :    (set_attr &quot;type&quot; &quot;ssemuladd&quot;)
<span class="lineNum">    3936 </span><span class="lineCov">         24 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    3937 </span>            : 
<span class="lineNum">    3938 </span>            : (define_insn &quot;&lt;sd_mask_codefor&gt;fma_fnmsub_&lt;mode&gt;&lt;sd_maskz_name&gt;&lt;round_name&gt;&quot;
<a name="3939"><span class="lineNum">    3939 </span>            :   [(set (match_operand:VF_SF_AVX512VL 0 &quot;register_operand&quot; &quot;=v,v,v&quot;)</a>
<span class="lineNum">    3940 </span>            :         (fma:VF_SF_AVX512VL
<span class="lineNum">    3941 </span><span class="lineCov">        473 :           (neg:VF_SF_AVX512VL</span>
<span class="lineNum">    3942 </span>            :             (match_operand:VF_SF_AVX512VL 1 &quot;&lt;round_nimm_predicate&gt;&quot; &quot;%0,0,v&quot;))
<span class="lineNum">    3943 </span>            :           (match_operand:VF_SF_AVX512VL 2 &quot;&lt;round_nimm_predicate&gt;&quot; &quot;&lt;round_constraint&gt;,v,&lt;round_constraint&gt;&quot;)
<span class="lineNum">    3944 </span>            :           (neg:VF_SF_AVX512VL
<span class="lineNum">    3945 </span><span class="lineCov">        944 :             (match_operand:VF_SF_AVX512VL 3 &quot;&lt;round_nimm_predicate&gt;&quot; &quot;v,&lt;round_constraint&gt;,0&quot;))))]</span>
<span class="lineNum">    3946 </span><span class="lineCov">         88 :   &quot;TARGET_AVX512F &amp;&amp; &lt;sd_mask_mode512bit_condition&gt; &amp;&amp; &lt;round_mode512bit_condition&gt;&quot;</span>
<span class="lineNum">    3947 </span><span class="lineCov">       2449 :   &quot;@</span>
<span class="lineNum">    3948 </span>            :    vfnmsub132&lt;ssemodesuffix&gt;\t{&lt;round_sd_mask_op4&gt;%2, %3, %0&lt;sd_mask_op4&gt;|%0&lt;sd_mask_op4&gt;, %3, %2&lt;round_sd_mask_op4&gt;}
<span class="lineNum">    3949 </span><span class="lineCov">        471 :    vfnmsub213&lt;ssemodesuffix&gt;\t{&lt;round_sd_mask_op4&gt;%3, %2, %0&lt;sd_mask_op4&gt;|%0&lt;sd_mask_op4&gt;, %2, %3&lt;round_sd_mask_op4&gt;}</span>
<span class="lineNum">    3950 </span><span class="lineCov">         12 :    vfnmsub231&lt;ssemodesuffix&gt;\t{&lt;round_sd_mask_op4&gt;%2, %1, %0&lt;sd_mask_op4&gt;|%0&lt;sd_mask_op4&gt;, %1, %2&lt;round_sd_mask_op4&gt;}&quot;</span>
<span class="lineNum">    3951 </span><span class="lineCov">       2242 :   [(set_attr &quot;type&quot; &quot;ssemuladd&quot;)</span>
<span class="lineNum">    3952 </span><span class="lineCov">          6 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    3953 </span><span class="lineCov">       1797 : </span>
<span class="lineNum">    3954 </span><span class="lineCov">       1132 : (define_insn &quot;&lt;avx512&gt;_fnmsub_&lt;mode&gt;_mask&lt;round_name&gt;&quot;</span>
<span class="lineNum">    3955 </span><span class="lineCov">       1142 :   [(set (match_operand:VF_AVX512VL 0 &quot;register_operand&quot; &quot;=v,v&quot;)</span>
<span class="lineNum">    3956 </span><span class="lineCov">       2894 :         (vec_merge:VF_AVX512VL</span>
<span class="lineNum">    3957 </span><span class="lineCov">        316 :           (fma:VF_AVX512VL</span>
<span class="lineNum">    3958 </span><span class="lineCov">        296 :             (neg:VF_AVX512VL</span>
<span class="lineNum">    3959 </span><span class="lineCov">        296 :               (match_operand:VF_AVX512VL 1 &quot;register_operand&quot; &quot;0,0&quot;))</span>
<span class="lineNum">    3960 </span><span class="lineCov">          5 :             (match_operand:VF_AVX512VL 2 &quot;nonimmediate_operand&quot; &quot;&lt;round_constraint&gt;,v&quot;)</span>
<span class="lineNum">    3961 </span><span class="lineCov">        119 :             (neg:VF_AVX512VL</span>
<a name="3962"><span class="lineNum">    3962 </span><span class="lineCov">        148 :               (match_operand:VF_AVX512VL 3 &quot;nonimmediate_operand&quot; &quot;v,&lt;round_constraint&gt;&quot;)))</span></a>
<span class="lineNum">    3963 </span>            :           (match_dup 1)
<span class="lineNum">    3964 </span><span class="lineCov">    3142304 :           (match_operand:&lt;avx512fmaskmode&gt; 4 &quot;register_operand&quot; &quot;Yk,Yk&quot;)))]</span>
<span class="lineNum">    3965 </span><span class="lineCov">        119 :   &quot;TARGET_AVX512F &amp;&amp; &lt;round_mode512bit_condition&gt;&quot;</span>
<span class="lineNum">    3966 </span><span class="lineCov">        304 :   &quot;@</span>
<span class="lineNum">    3967 </span><span class="lineCov">        144 :    vfnmsub132&lt;ssemodesuffix&gt;\t{&lt;round_op5&gt;%2, %3, %0%{%4%}|%0%{%4%}, %3, %2&lt;round_op5&gt;}</span>
<span class="lineNum">    3968 </span><span class="lineCov">       1896 :    vfnmsub213&lt;ssemodesuffix&gt;\t{&lt;round_op5&gt;%3, %2, %0%{%4%}|%0%{%4%}, %2, %3&lt;round_op5&gt;}&quot;</span>
<span class="lineNum">    3969 </span><span class="lineCov">    3142206 :   [(set_attr &quot;type&quot; &quot;ssemuladd&quot;)</span>
<span class="lineNum">    3970 </span><span class="lineCov">         46 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    3971 </span><span class="lineCov">        180 : </span>
<span class="lineNum">    3972 </span><span class="lineCov">        128 : (define_insn &quot;&lt;avx512&gt;_fnmsub_&lt;mode&gt;_mask3&lt;round_name&gt;&quot;</span>
<span class="lineNum">    3973 </span><span class="lineCov">    3142304 :   [(set (match_operand:VF_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    3974 </span><span class="lineCov">        144 :         (vec_merge:VF_AVX512VL</span>
<span class="lineNum">    3975 </span><span class="lineCov">        158 :           (fma:VF_AVX512VL</span>
<span class="lineNum">    3976 </span><span class="lineCov">    2856317 :             (neg:VF_AVX512VL</span>
<span class="lineNum">    3977 </span><span class="lineCov">     285967 :               (match_operand:VF_AVX512VL 1 &quot;register_operand&quot; &quot;v&quot;))</span>
<span class="lineNum">    3978 </span><span class="lineCov">    1065314 :             (match_operand:VF_AVX512VL 2 &quot;nonimmediate_operand&quot; &quot;&lt;round_constraint&gt;&quot;)</span>
<span class="lineNum">    3979 </span><span class="lineCov">    1066424 :             (neg:VF_AVX512VL</span>
<span class="lineNum">    3980 </span><span class="lineCov">       1110 :               (match_operand:VF_AVX512VL 3 &quot;register_operand&quot; &quot;0&quot;)))</span>
<span class="lineNum">    3981 </span><span class="lineCov">    1065424 :           (match_dup 3)</span>
<span class="lineNum">    3982 </span><span class="lineCov">      37893 :           (match_operand:&lt;avx512fmaskmode&gt; 4 &quot;register_operand&quot; &quot;Yk&quot;)))]</span>
<span class="lineNum">    3983 </span><span class="lineCov">      37929 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    3984 </span><span class="lineCov">     908483 :   &quot;vfnmsub231&lt;ssemodesuffix&gt;\t{&lt;round_op5&gt;%2, %1, %0%{%4%}|%0%{%4%}, %1, %2&lt;round_op5&gt;}&quot;</span>
<span class="lineNum">    3985 </span><span class="lineCov">       8606 :   [(set_attr &quot;type&quot; &quot;ssemuladd&quot;)</span>
<span class="lineNum">    3986 </span><span class="lineCov">       8606 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    3987 </span><span class="lineCov">     264586 : </span>
<span class="lineNum">    3988 </span><span class="lineCov">     459225 : ;; FMA parallel floating point multiply addsub and subadd operations.</span>
<span class="lineNum">    3989 </span><span class="lineCov">       8226 : </span>
<span class="lineNum">    3990 </span><span class="lineCov">       4273 : ;; It would be possible to represent these without the UNSPEC as</span>
<span class="lineNum">    3991 </span><span class="lineCov">         18 : ;;</span>
<span class="lineNum">    3992 </span><span class="lineCov">       4262 : ;; (vec_merge</span>
<span class="lineNum">    3993 </span><span class="lineCov">       4262 : ;;   (fma op1 op2 op3)</span>
<span class="lineNum">    3994 </span><span class="lineCov">       4262 : ;;   (fma op1 op2 (neg op3))</span>
<span class="lineNum">    3995 </span>            : ;;   (merge-const))
<span class="lineNum">    3996 </span><span class="lineCov">       4120 : ;;</span>
<span class="lineNum">    3997 </span><span class="lineCov">       8204 : ;; But this doesn't seem useful in practice.</span>
<span class="lineNum">    3998 </span><span class="lineCov">       4102 : </span>
<span class="lineNum">    3999 </span>            : (define_expand &quot;fmaddsub_&lt;mode&gt;&quot;
<span class="lineNum">    4000 </span><span class="lineCov">       4102 :   [(set (match_operand:VF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    4001 </span><span class="lineCov">       4102 :         (unspec:VF</span>
<span class="lineNum">    4002 </span><span class="lineCov">       4102 :           [(match_operand:VF 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    4003 </span>            :            (match_operand:VF 2 &quot;nonimmediate_operand&quot;)
<span class="lineNum">    4004 </span><span class="lineCov">       4102 :            (match_operand:VF 3 &quot;nonimmediate_operand&quot;)]</span>
<span class="lineNum">    4005 </span><span class="lineCov">       4102 :           UNSPEC_FMADDSUB))]</span>
<span class="lineNum">    4006 </span><span class="lineCov">         28 :   &quot;TARGET_FMA || TARGET_FMA4 || TARGET_AVX512F&quot;)</span>
<span class="lineNum">    4007 </span><span class="lineCov">       4098 : </span>
<span class="lineNum">    4008 </span><span class="lineCov">       4098 : (define_expand &quot;&lt;avx512&gt;_fmaddsub_&lt;mode&gt;_maskz&lt;round_expand_name&gt;&quot;</span>
<span class="lineNum">    4009 </span><span class="lineCov">       4098 :   [(match_operand:VF_AVX512VL 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    4010 </span><span class="lineCov">       4098 :    (match_operand:VF_AVX512VL 1 &quot;&lt;round_expand_nimm_predicate&gt;&quot;)</span>
<span class="lineNum">    4011 </span><span class="lineCov">         28 :    (match_operand:VF_AVX512VL 2 &quot;&lt;round_expand_nimm_predicate&gt;&quot;)</span>
<span class="lineNum">    4012 </span><span class="lineCov">       4098 :    (match_operand:VF_AVX512VL 3 &quot;&lt;round_expand_nimm_predicate&gt;&quot;)</span>
<span class="lineNum">    4013 </span><span class="lineCov">       8196 :    (match_operand:&lt;avx512fmaskmode&gt; 4 &quot;register_operand&quot;)]</span>
<span class="lineNum">    4014 </span><span class="lineCov">       4098 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    4015 </span>            : {
<span class="lineNum">    4016 </span><span class="lineCov">       4098 :   emit_insn (gen_fma_fmaddsub_&lt;mode&gt;_maskz_1&lt;round_expand_name&gt; (</span>
<span class="lineNum">    4017 </span><span class="lineCov">       4098 :     operands[0], operands[1], operands[2], operands[3],</span>
<span class="lineNum">    4018 </span><span class="lineCov">       4098 :     CONST0_RTX (&lt;MODE&gt;mode), operands[4]&lt;round_expand_operand&gt;));</span>
<span class="lineNum">    4019 </span><span class="lineCov">       4098 :   DONE;</span>
<span class="lineNum">    4020 </span><span class="lineCov">       8196 : })</span>
<span class="lineNum">    4021 </span><span class="lineCov">        881 : </span>
<span class="lineNum">    4022 </span><span class="lineCov">       4098 : (define_insn &quot;*fma_fmaddsub_&lt;mode&gt;&quot;</span>
<span class="lineNum">    4023 </span><span class="lineCov">       4098 :   [(set (match_operand:VF_128_256 0 &quot;register_operand&quot; &quot;=v,v,v,x,x&quot;)</span>
<span class="lineNum">    4024 </span><span class="lineCov">       4098 :         (unspec:VF_128_256</span>
<span class="lineNum">    4025 </span>            :           [(match_operand:VF_128_256 1 &quot;nonimmediate_operand&quot; &quot;%0,0,v,x,x&quot;)
<span class="lineNum">    4026 </span><span class="lineCov">       5853 :            (match_operand:VF_128_256 2 &quot;nonimmediate_operand&quot; &quot;vm,v,vm,x,m&quot;)</span>
<span class="lineNum">    4027 </span><span class="lineCov">       4091 :            (match_operand:VF_128_256 3 &quot;nonimmediate_operand&quot; &quot;v,vm,0,xm,x&quot;)]</span>
<span class="lineNum">    4028 </span><span class="lineCov">       4091 :           UNSPEC_FMADDSUB))]</span>
<span class="lineNum">    4029 </span><span class="lineCov">        368 :   &quot;TARGET_FMA || TARGET_FMA4&quot;</span>
<span class="lineNum">    4030 </span><span class="lineCov">       4091 :   &quot;@</span>
<span class="lineNum">    4031 </span><span class="lineNoCov">          0 :    vfmaddsub132&lt;ssemodesuffix&gt;\t{%2, %3, %0|%0, %3, %2}</span>
<span class="lineNum">    4032 </span><span class="lineCov">       4091 :    vfmaddsub213&lt;ssemodesuffix&gt;\t{%3, %2, %0|%0, %2, %3}</span>
<span class="lineNum">    4033 </span><span class="lineNoCov">          0 :    vfmaddsub231&lt;ssemodesuffix&gt;\t{%2, %1, %0|%0, %1, %2}</span>
<span class="lineNum">    4034 </span><span class="lineNoCov">          0 :    vfmaddsub&lt;ssemodesuffix&gt;\t{%3, %2, %1, %0|%0, %1, %2, %3}</span>
<span class="lineNum">    4035 </span><span class="lineCov">       4091 :    vfmaddsub&lt;ssemodesuffix&gt;\t{%3, %2, %1, %0|%0, %1, %2, %3}&quot;</span>
<span class="lineNum">    4036 </span><span class="lineCov">       4091 :   [(set_attr &quot;isa&quot; &quot;fma,fma,fma,fma4,fma4&quot;)</span>
<span class="lineNum">    4037 </span><span class="lineCov">        496 :    (set_attr &quot;type&quot; &quot;ssemuladd&quot;)</span>
<span class="lineNum">    4038 </span><span class="lineCov">       4091 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    4039 </span><span class="lineCov">       4091 : </span>
<span class="lineNum">    4040 </span><span class="lineCov">       4091 : (define_insn &quot;&lt;sd_mask_codefor&gt;fma_fmaddsub_&lt;mode&gt;&lt;sd_maskz_name&gt;&lt;round_name&gt;&quot;</span>
<span class="lineNum">    4041 </span>            :   [(set (match_operand:VF_SF_AVX512VL 0 &quot;register_operand&quot; &quot;=v,v,v&quot;)
<span class="lineNum">    4042 </span><span class="lineCov">       5083 :         (unspec:VF_SF_AVX512VL</span>
<span class="lineNum">    4043 </span><span class="lineCov">       4091 :           [(match_operand:VF_SF_AVX512VL 1 &quot;&lt;round_nimm_predicate&gt;&quot; &quot;%0,0,v&quot;)</span>
<a name="4044"><span class="lineNum">    4044 </span><span class="lineCov">       4091 :            (match_operand:VF_SF_AVX512VL 2 &quot;&lt;round_nimm_predicate&gt;&quot; &quot;&lt;round_constraint&gt;,v,&lt;round_constraint&gt;&quot;)</span></a>
<span class="lineNum">    4045 </span>            :            (match_operand:VF_SF_AVX512VL 3 &quot;&lt;round_nimm_predicate&gt;&quot; &quot;v,&lt;round_constraint&gt;,0&quot;)]
<span class="lineNum">    4046 </span><span class="lineCov">       4091 :           UNSPEC_FMADDSUB))]</span>
<span class="lineNum">    4047 </span><span class="lineCov">       4117 :   &quot;TARGET_AVX512F &amp;&amp; &lt;sd_mask_mode512bit_condition&gt; &amp;&amp; &lt;round_mode512bit_condition&gt;&quot;</span>
<span class="lineNum">    4048 </span><span class="lineCov">         80 :   &quot;@</span>
<span class="lineNum">    4049 </span><span class="lineCov">       4091 :    vfmaddsub132&lt;ssemodesuffix&gt;\t{&lt;round_sd_mask_op4&gt;%2, %3, %0&lt;sd_mask_op4&gt;|%0&lt;sd_mask_op4&gt;, %3, %2&lt;round_sd_mask_op4&gt;}</span>
<span class="lineNum">    4050 </span><span class="lineCov">       4091 :    vfmaddsub213&lt;ssemodesuffix&gt;\t{&lt;round_sd_mask_op4&gt;%3, %2, %0&lt;sd_mask_op4&gt;|%0&lt;sd_mask_op4&gt;, %2, %3&lt;round_sd_mask_op4&gt;}</span>
<span class="lineNum">    4051 </span><span class="lineCov">       8196 :    vfmaddsub231&lt;ssemodesuffix&gt;\t{&lt;round_sd_mask_op4&gt;%2, %1, %0&lt;sd_mask_op4&gt;|%0&lt;sd_mask_op4&gt;, %1, %2&lt;round_sd_mask_op4&gt;}&quot;</span>
<span class="lineNum">    4052 </span><span class="lineCov">        260 :   [(set_attr &quot;type&quot; &quot;ssemuladd&quot;)</span>
<span class="lineNum">    4053 </span><span class="lineCov">        260 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    4054 </span><span class="lineCov">        165 : </span>
<span class="lineNum">    4055 </span><span class="lineCov">        165 : (define_insn &quot;&lt;avx512&gt;_fmaddsub_&lt;mode&gt;_mask&lt;round_name&gt;&quot;</span>
<span class="lineNum">    4056 </span><span class="lineCov">        165 :   [(set (match_operand:VF_AVX512VL 0 &quot;register_operand&quot; &quot;=v,v&quot;)</span>
<span class="lineNum">    4057 </span><span class="lineCov">        124 :         (vec_merge:VF_AVX512VL</span>
<span class="lineNum">    4058 </span><span class="lineCov">        124 :           (unspec:VF_AVX512VL</span>
<span class="lineNum">    4059 </span><span class="lineCov">        627 :             [(match_operand:VF_AVX512VL 1 &quot;register_operand&quot; &quot;0,0&quot;)</span>
<span class="lineNum">    4060 </span><span class="lineCov">        641 :              (match_operand:VF_AVX512VL 2 &quot;nonimmediate_operand&quot; &quot;&lt;round_constraint&gt;,v&quot;)</span>
<span class="lineNum">    4061 </span><span class="lineCov">         46 :              (match_operand:VF_AVX512VL 3 &quot;nonimmediate_operand&quot; &quot;v,&lt;round_constraint&gt;&quot;)]</span>
<span class="lineNum">    4062 </span><span class="lineCov">         13 :             UNSPEC_FMADDSUB)</span>
<span class="lineNum">    4063 </span><span class="lineCov">        622 :           (match_dup 1)</span>
<span class="lineNum">    4064 </span><span class="lineCov">         16 :           (match_operand:&lt;avx512fmaskmode&gt; 4 &quot;register_operand&quot; &quot;Yk,Yk&quot;)))]</span>
<span class="lineNum">    4065 </span><span class="lineCov">        313 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    4066 </span><span class="lineCov">        315 :   &quot;@</span>
<span class="lineNum">    4067 </span><span class="lineCov">         49 :    vfmaddsub132&lt;ssemodesuffix&gt;\t{&lt;round_op5&gt;%2, %3, %0%{%4%}|%0%{%4%}, %3, %2&lt;round_op5&gt;}</span>
<span class="lineNum">    4068 </span><span class="lineCov">        347 :    vfmaddsub213&lt;ssemodesuffix&gt;\t{&lt;round_op5&gt;%3, %2, %0%{%4%}|%0%{%4%}, %2, %3&lt;round_op5&gt;}&quot;</span>
<span class="lineNum">    4069 </span><span class="lineCov">        334 :   [(set_attr &quot;type&quot; &quot;ssemuladd&quot;)</span>
<span class="lineNum">    4070 </span><span class="lineCov">        524 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    4071 </span>            : 
<span class="lineNum">    4072 </span>            : (define_insn &quot;&lt;avx512&gt;_fmaddsub_&lt;mode&gt;_mask3&lt;round_name&gt;&quot;
<span class="lineNum">    4073 </span>            :   [(set (match_operand:VF_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    4074 </span><span class="lineNoCov">          0 :         (vec_merge:VF_AVX512VL</span>
<span class="lineNum">    4075 </span>            :           (unspec:VF_AVX512VL
<span class="lineNum">    4076 </span>            :             [(match_operand:VF_AVX512VL 1 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">    4077 </span>            :              (match_operand:VF_AVX512VL 2 &quot;nonimmediate_operand&quot; &quot;&lt;round_constraint&gt;&quot;)
<span class="lineNum">    4078 </span>            :              (match_operand:VF_AVX512VL 3 &quot;register_operand&quot; &quot;0&quot;)]
<span class="lineNum">    4079 </span>            :             UNSPEC_FMADDSUB)
<span class="lineNum">    4080 </span>            :           (match_dup 3)
<span class="lineNum">    4081 </span>            :           (match_operand:&lt;avx512fmaskmode&gt; 4 &quot;register_operand&quot; &quot;Yk&quot;)))]
<span class="lineNum">    4082 </span><span class="lineCov">         36 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    4083 </span><span class="lineNoCov">          0 :   &quot;vfmaddsub231&lt;ssemodesuffix&gt;\t{&lt;round_op5&gt;%2, %1, %0%{%4%}|%0%{%4%}, %1, %2&lt;round_op5&gt;}&quot;</span>
<span class="lineNum">    4084 </span>            :   [(set_attr &quot;type&quot; &quot;ssemuladd&quot;)
<span class="lineNum">    4085 </span><span class="lineCov">         98 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    4086 </span><span class="lineCov">        514 : </span>
<span class="lineNum">    4087 </span><span class="lineCov">        514 : (define_insn &quot;*fma_fmsubadd_&lt;mode&gt;&quot;</span>
<span class="lineNum">    4088 </span>            :   [(set (match_operand:VF_128_256 0 &quot;register_operand&quot; &quot;=v,v,v,x,x&quot;)
<span class="lineNum">    4089 </span><span class="lineCov">        228 :         (unspec:VF_128_256</span>
<span class="lineNum">    4090 </span><span class="lineCov">        694 :           [(match_operand:VF_128_256   1 &quot;nonimmediate_operand&quot; &quot;%0,0,v,x,x&quot;)</span>
<span class="lineNum">    4091 </span><span class="lineCov">        376 :            (match_operand:VF_128_256   2 &quot;nonimmediate_operand&quot; &quot;vm,v,vm,x,m&quot;)</span>
<span class="lineNum">    4092 </span>            :            (neg:VF_128_256
<span class="lineNum">    4093 </span>            :              (match_operand:VF_128_256 3 &quot;nonimmediate_operand&quot; &quot;v,vm,0,xm,x&quot;))]
<span class="lineNum">    4094 </span>            :           UNSPEC_FMADDSUB))]
<span class="lineNum">    4095 </span><span class="lineCov">         52 :   &quot;TARGET_FMA || TARGET_FMA4&quot;</span>
<span class="lineNum">    4096 </span>            :   &quot;@
<span class="lineNum">    4097 </span><span class="lineNoCov">          0 :    vfmsubadd132&lt;ssemodesuffix&gt;\t{%2, %3, %0|%0, %3, %2}</span>
<span class="lineNum">    4098 </span><span class="lineNoCov">          0 :    vfmsubadd213&lt;ssemodesuffix&gt;\t{%3, %2, %0|%0, %2, %3}</span>
<span class="lineNum">    4099 </span><span class="lineNoCov">          0 :    vfmsubadd231&lt;ssemodesuffix&gt;\t{%2, %1, %0|%0, %1, %2}</span>
<span class="lineNum">    4100 </span><span class="lineNoCov">          0 :    vfmsubadd&lt;ssemodesuffix&gt;\t{%3, %2, %1, %0|%0, %1, %2, %3}</span>
<span class="lineNum">    4101 </span><span class="lineCov">         98 :    vfmsubadd&lt;ssemodesuffix&gt;\t{%3, %2, %1, %0|%0, %1, %2, %3}&quot;</span>
<span class="lineNum">    4102 </span>            :   [(set_attr &quot;isa&quot; &quot;fma,fma,fma,fma4,fma4&quot;)
<span class="lineNum">    4103 </span>            :    (set_attr &quot;type&quot; &quot;ssemuladd&quot;)
<span class="lineNum">    4104 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])
<span class="lineNum">    4105 </span>            : 
<span class="lineNum">    4106 </span><span class="lineCov">         98 : (define_insn &quot;&lt;sd_mask_codefor&gt;fma_fmsubadd_&lt;mode&gt;&lt;sd_maskz_name&gt;&lt;round_name&gt;&quot;</span>
<span class="lineNum">    4107 </span>            :   [(set (match_operand:VF_SF_AVX512VL 0 &quot;register_operand&quot; &quot;=v,v,v&quot;)
<span class="lineNum">    4108 </span>            :         (unspec:VF_SF_AVX512VL
<span class="lineNum">    4109 </span>            :           [(match_operand:VF_SF_AVX512VL   1 &quot;&lt;round_nimm_predicate&gt;&quot; &quot;%0,0,v&quot;)
<span class="lineNum">    4110 </span>            :            (match_operand:VF_SF_AVX512VL   2 &quot;&lt;round_nimm_predicate&gt;&quot; &quot;&lt;round_constraint&gt;,v,&lt;round_constraint&gt;&quot;)
<span class="lineNum">    4111 </span>            :            (neg:VF_SF_AVX512VL
<span class="lineNum">    4112 </span>            :              (match_operand:VF_SF_AVX512VL 3 &quot;&lt;round_nimm_predicate&gt;&quot; &quot;v,&lt;round_constraint&gt;,0&quot;))]
<span class="lineNum">    4113 </span>            :           UNSPEC_FMADDSUB))]
<span class="lineNum">    4114 </span><span class="lineCov">          3 :   &quot;TARGET_AVX512F &amp;&amp; &lt;sd_mask_mode512bit_condition&gt; &amp;&amp; &lt;round_mode512bit_condition&gt;&quot;</span>
<span class="lineNum">    4115 </span><span class="lineCov">         12 :   &quot;@</span>
<span class="lineNum">    4116 </span>            :    vfmsubadd132&lt;ssemodesuffix&gt;\t{&lt;round_sd_mask_op4&gt;%2, %3, %0&lt;sd_mask_op4&gt;|%0&lt;sd_mask_op4&gt;, %3, %2&lt;round_sd_mask_op4&gt;}
<span class="lineNum">    4117 </span><span class="lineCov">         88 :    vfmsubadd213&lt;ssemodesuffix&gt;\t{&lt;round_sd_mask_op4&gt;%3, %2, %0&lt;sd_mask_op4&gt;|%0&lt;sd_mask_op4&gt;, %2, %3&lt;round_sd_mask_op4&gt;}</span>
<span class="lineNum">    4118 </span><span class="lineCov">         12 :    vfmsubadd231&lt;ssemodesuffix&gt;\t{&lt;round_sd_mask_op4&gt;%2, %1, %0&lt;sd_mask_op4&gt;|%0&lt;sd_mask_op4&gt;, %1, %2&lt;round_sd_mask_op4&gt;}&quot;</span>
<span class="lineNum">    4119 </span><span class="lineCov">         24 :   [(set_attr &quot;type&quot; &quot;ssemuladd&quot;)</span>
<span class="lineNum">    4120 </span><span class="lineCov">         24 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    4121 </span><span class="lineCov">         32 : </span>
<span class="lineNum">    4122 </span><span class="lineCov">         32 : (define_insn &quot;&lt;avx512&gt;_fmsubadd_&lt;mode&gt;_mask&lt;round_name&gt;&quot;</span>
<span class="lineNum">    4123 </span><span class="lineCov">        176 :   [(set (match_operand:VF_AVX512VL 0 &quot;register_operand&quot; &quot;=v,v&quot;)</span>
<span class="lineNum">    4124 </span><span class="lineCov">         88 :         (vec_merge:VF_AVX512VL</span>
<span class="lineNum">    4125 </span><span class="lineCov">        266 :           (unspec:VF_AVX512VL</span>
<a name="4126"><span class="lineNum">    4126 </span><span class="lineCov">      11481 :             [(match_operand:VF_AVX512VL 1 &quot;register_operand&quot; &quot;0,0&quot;)</span></a>
<span class="lineNum">    4127 </span><span class="lineCov">      11303 :              (match_operand:VF_AVX512VL 2 &quot;nonimmediate_operand&quot; &quot;&lt;round_constraint&gt;,v&quot;)</span>
<span class="lineNum">    4128 </span><span class="lineCov">       1066 :              (neg:VF_AVX512VL</span>
<span class="lineNum">    4129 </span><span class="lineCov">       5460 :                (match_operand:VF_AVX512VL 3 &quot;nonimmediate_operand&quot; &quot;v,&lt;round_constraint&gt;&quot;))]</span>
<span class="lineNum">    4130 </span><span class="lineCov">        178 :             UNSPEC_FMADDSUB)</span>
<span class="lineNum">    4131 </span><span class="lineCov">       5066 :           (match_dup 1)</span>
<span class="lineNum">    4132 </span><span class="lineCov">       5098 :           (match_operand:&lt;avx512fmaskmode&gt; 4 &quot;register_operand&quot; &quot;Yk,Yk&quot;)))]</span>
<span class="lineNum">    4133 </span><span class="lineCov">        137 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    4134 </span><span class="lineNoCov">          0 :   &quot;@</span>
<span class="lineNum">    4135 </span><span class="lineCov">        157 :    vfmsubadd132&lt;ssemodesuffix&gt;\t{&lt;round_op5&gt;%2, %3, %0%{%4%}|%0%{%4%}, %3, %2&lt;round_op5&gt;}</span>
<span class="lineNum">    4136 </span><span class="lineCov">        125 :    vfmsubadd213&lt;ssemodesuffix&gt;\t{&lt;round_op5&gt;%3, %2, %0%{%4%}|%0%{%4%}, %2, %3&lt;round_op5&gt;}&quot;</span>
<span class="lineNum">    4137 </span><span class="lineCov">        138 :   [(set_attr &quot;type&quot; &quot;ssemuladd&quot;)</span>
<span class="lineNum">    4138 </span><span class="lineCov">         16 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    4139 </span><span class="lineCov">         16 : </span>
<span class="lineNum">    4140 </span><span class="lineCov">        752 : (define_insn &quot;&lt;avx512&gt;_fmsubadd_&lt;mode&gt;_mask3&lt;round_name&gt;&quot;</span>
<span class="lineNum">    4141 </span><span class="lineCov">        752 :   [(set (match_operand:VF_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    4142 </span><span class="lineCov">        752 :         (vec_merge:VF_AVX512VL</span>
<span class="lineNum">    4143 </span><span class="lineCov">        848 :           (unspec:VF_AVX512VL</span>
<span class="lineNum">    4144 </span><span class="lineCov">        184 :             [(match_operand:VF_AVX512VL 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">    4145 </span><span class="lineCov">        916 :              (match_operand:VF_AVX512VL 2 &quot;nonimmediate_operand&quot; &quot;&lt;round_constraint&gt;&quot;)</span>
<span class="lineNum">    4146 </span><span class="lineCov">         88 :              (neg:VF_AVX512VL</span>
<span class="lineNum">    4147 </span><span class="lineCov">        144 :                (match_operand:VF_AVX512VL 3 &quot;register_operand&quot; &quot;0&quot;))]</span>
<span class="lineNum">    4148 </span><span class="lineCov">        144 :             UNSPEC_FMADDSUB)</span>
<span class="lineNum">    4149 </span><span class="lineCov">        144 :           (match_dup 3)</span>
<span class="lineNum">    4150 </span><span class="lineCov">         96 :           (match_operand:&lt;avx512fmaskmode&gt; 4 &quot;register_operand&quot; &quot;Yk&quot;)))]</span>
<span class="lineNum">    4151 </span><span class="lineCov">         40 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    4152 </span><span class="lineNoCov">          0 :   &quot;vfmsubadd231&lt;ssemodesuffix&gt;\t{&lt;round_op5&gt;%2, %1, %0%{%4%}|%0%{%4%}, %1, %2&lt;round_op5&gt;}&quot;</span>
<span class="lineNum">    4153 </span><span class="lineCov">         32 :   [(set_attr &quot;type&quot; &quot;ssemuladd&quot;)</span>
<span class="lineNum">    4154 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])
<span class="lineNum">    4155 </span><span class="lineCov">        136 : </span>
<span class="lineNum">    4156 </span><span class="lineCov">        136 : ;; FMA3 floating point scalar intrinsics. These merge result with</span>
<span class="lineNum">    4157 </span>            : ;; high-order elements from the destination register.
<span class="lineNum">    4158 </span><span class="lineCov">         98 : </span>
<span class="lineNum">    4159 </span><span class="lineCov">        130 : (define_expand &quot;fmai_vmfmadd_&lt;mode&gt;&lt;round_name&gt;&quot;</span>
<span class="lineNum">    4160 </span><span class="lineCov">        112 :   [(set (match_operand:VF_128 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    4161 </span>            :         (vec_merge:VF_128
<span class="lineNum">    4162 </span><span class="lineNoCov">          0 :           (fma:VF_128</span>
<span class="lineNum">    4163 </span>            :             (match_operand:VF_128 1 &quot;&lt;round_nimm_predicate&gt;&quot;)
<span class="lineNum">    4164 </span>            :             (match_operand:VF_128 2 &quot;&lt;round_nimm_predicate&gt;&quot;)
<span class="lineNum">    4165 </span>            :             (match_operand:VF_128 3 &quot;&lt;round_nimm_predicate&gt;&quot;))
<span class="lineNum">    4166 </span>            :           (match_dup 1)
<span class="lineNum">    4167 </span><span class="lineNoCov">          0 :           (const_int 1)))]</span>
<span class="lineNum">    4168 </span>            :   &quot;TARGET_FMA&quot;)
<span class="lineNum">    4169 </span>            : 
<span class="lineNum">    4170 </span>            : (define_insn &quot;*fmai_fmadd_&lt;mode&gt;&quot;
<span class="lineNum">    4171 </span>            :   [(set (match_operand:VF_128 0 &quot;register_operand&quot; &quot;=v,v&quot;)
<span class="lineNum">    4172 </span>            :         (vec_merge:VF_128
<span class="lineNum">    4173 </span>            :           (fma:VF_128
<span class="lineNum">    4174 </span>            :             (match_operand:VF_128 1 &quot;&lt;round_nimm_predicate&gt;&quot; &quot; 0, 0&quot;)
<span class="lineNum">    4175 </span><span class="lineCov">         48 :             (match_operand:VF_128 2 &quot;&lt;round_nimm_predicate&gt;&quot; &quot;&lt;round_constraint&gt;, v&quot;)</span>
<span class="lineNum">    4176 </span><span class="lineNoCov">          0 :             (match_operand:VF_128 3 &quot;&lt;round_nimm_predicate&gt;&quot; &quot; v,&lt;round_constraint&gt;&quot;))</span>
<span class="lineNum">    4177 </span>            :           (match_dup 1)
<span class="lineNum">    4178 </span>            :           (const_int 1)))]
<span class="lineNum">    4179 </span><span class="lineCov">        168 :   &quot;TARGET_FMA || TARGET_AVX512F&quot;</span>
<span class="lineNum">    4180 </span><span class="lineCov">         49 :   &quot;@</span>
<span class="lineNum">    4181 </span><span class="lineNoCov">          0 :    vfmadd132&lt;ssescalarmodesuffix&gt;\t{&lt;round_op4&gt;%2, %3, %0|%0, %&lt;iptr&gt;3, %&lt;iptr&gt;2&lt;round_op4&gt;}</span>
<span class="lineNum">    4182 </span>            :    vfmadd213&lt;ssescalarmodesuffix&gt;\t{&lt;round_op4&gt;%3, %2, %0|%0, %&lt;iptr&gt;2, %&lt;iptr&gt;3&lt;round_op4&gt;}&quot;
<span class="lineNum">    4183 </span><span class="lineCov">        181 :   [(set_attr &quot;type&quot; &quot;ssemuladd&quot;)</span>
<span class="lineNum">    4184 </span><span class="lineCov">        181 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    4185 </span><span class="lineCov">        181 : </span>
<span class="lineNum">    4186 </span>            : (define_insn &quot;*fmai_fmsub_&lt;mode&gt;&quot;
<span class="lineNum">    4187 </span>            :   [(set (match_operand:VF_128 0 &quot;register_operand&quot; &quot;=v,v&quot;)
<a name="4188"><span class="lineNum">    4188 </span>            :         (vec_merge:VF_128</a>
<span class="lineNum">    4189 </span>            :           (fma:VF_128
<span class="lineNum">    4190 </span><span class="lineCov">         97 :             (match_operand:VF_128   1 &quot;&lt;round_nimm_predicate&gt;&quot; &quot;0,0&quot;)</span>
<span class="lineNum">    4191 </span>            :             (match_operand:VF_128   2 &quot;&lt;round_nimm_predicate&gt;&quot; &quot;&lt;round_constraint&gt;,v&quot;)
<span class="lineNum">    4192 </span><span class="lineCov">         32 :             (neg:VF_128</span>
<span class="lineNum">    4193 </span>            :               (match_operand:VF_128 3 &quot;&lt;round_nimm_predicate&gt;&quot; &quot; v,&lt;round_constraint&gt;&quot;)))
<span class="lineNum">    4194 </span>            :           (match_dup 1)
<span class="lineNum">    4195 </span><span class="lineCov">         97 :           (const_int 1)))]</span>
<span class="lineNum">    4196 </span><span class="lineCov">         14 :   &quot;TARGET_FMA || TARGET_AVX512F&quot;</span>
<span class="lineNum">    4197 </span><span class="lineCov">          1 :   &quot;@</span>
<span class="lineNum">    4198 </span><span class="lineCov">         32 :    vfmsub132&lt;ssescalarmodesuffix&gt;\t{&lt;round_op4&gt;%2, %3, %0|%0, %&lt;iptr&gt;3, %&lt;iptr&gt;2&lt;round_op4&gt;}</span>
<span class="lineNum">    4199 </span>            :    vfmsub213&lt;ssescalarmodesuffix&gt;\t{&lt;round_op4&gt;%3, %2, %0|%0, %&lt;iptr&gt;2, %&lt;iptr&gt;3&lt;round_op4&gt;}&quot;
<span class="lineNum">    4200 </span><span class="lineCov">         16 :   [(set_attr &quot;type&quot; &quot;ssemuladd&quot;)</span>
<span class="lineNum">    4201 </span><span class="lineCov">         16 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    4202 </span><span class="lineCov">         16 : </span>
<span class="lineNum">    4203 </span>            : (define_insn &quot;*fmai_fnmadd_&lt;mode&gt;&lt;round_name&gt;&quot;
<span class="lineNum">    4204 </span><span class="lineCov">         85 :   [(set (match_operand:VF_128 0 &quot;register_operand&quot; &quot;=v,v&quot;)</span>
<span class="lineNum">    4205 </span>            :         (vec_merge:VF_128
<span class="lineNum">    4206 </span>            :           (fma:VF_128
<span class="lineNum">    4207 </span>            :             (neg:VF_128
<span class="lineNum">    4208 </span>            :               (match_operand:VF_128 2 &quot;&lt;round_nimm_predicate&gt;&quot; &quot;&lt;round_constraint&gt;,v&quot;))
<span class="lineNum">    4209 </span><span class="lineCov">         85 :             (match_operand:VF_128   1 &quot;&lt;round_nimm_predicate&gt;&quot; &quot;0,0&quot;)</span>
<span class="lineNum">    4210 </span>            :             (match_operand:VF_128   3 &quot;&lt;round_nimm_predicate&gt;&quot; &quot;v,&lt;round_constraint&gt;&quot;))
<span class="lineNum">    4211 </span>            :           (match_dup 1)
<span class="lineNum">    4212 </span>            :           (const_int 1)))]
<span class="lineNum">    4213 </span><span class="lineCov">         28 :   &quot;TARGET_FMA || TARGET_AVX512F&quot;</span>
<span class="lineNum">    4214 </span><span class="lineCov">         37 :   &quot;@</span>
<span class="lineNum">    4215 </span>            :    vfnmadd132&lt;ssescalarmodesuffix&gt;\t{&lt;round_op4&gt;%2, %3, %0|%0, %&lt;iptr&gt;3, %&lt;iptr&gt;2&lt;round_op4&gt;}
<span class="lineNum">    4216 </span>            :    vfnmadd213&lt;ssescalarmodesuffix&gt;\t{&lt;round_op4&gt;%3, %2, %0|%0, %&lt;iptr&gt;2, %&lt;iptr&gt;3&lt;round_op4&gt;}&quot;
<span class="lineNum">    4217 </span><span class="lineCov">         31 :   [(set_attr &quot;type&quot; &quot;ssemuladd&quot;)</span>
<span class="lineNum">    4218 </span><span class="lineCov">        115 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    4219 </span><span class="lineCov">         67 : </span>
<span class="lineNum">    4220 </span><span class="lineCov">         36 : (define_insn &quot;*fmai_fnmsub_&lt;mode&gt;&lt;round_name&gt;&quot;</span>
<span class="lineNum">    4221 </span><span class="lineCov">         36 :   [(set (match_operand:VF_128 0 &quot;register_operand&quot; &quot;=v,v&quot;)</span>
<span class="lineNum">    4222 </span><span class="lineCov">         36 :         (vec_merge:VF_128</span>
<span class="lineNum">    4223 </span><span class="lineCov">         84 :           (fma:VF_128</span>
<span class="lineNum">    4224 </span><span class="lineCov">         36 :             (neg:VF_128</span>
<span class="lineNum">    4225 </span><span class="lineCov">         36 :               (match_operand:VF_128 2 &quot;&lt;round_nimm_predicate&gt;&quot; &quot;&lt;round_constraint&gt;, v&quot;))</span>
<span class="lineNum">    4226 </span><span class="lineCov">         36 :             (match_operand:VF_128   1 &quot;&lt;round_nimm_predicate&gt;&quot; &quot; 0, 0&quot;)</span>
<span class="lineNum">    4227 </span><span class="lineCov">         36 :             (neg:VF_128</span>
<span class="lineNum">    4228 </span>            :               (match_operand:VF_128 3 &quot;&lt;round_nimm_predicate&gt;&quot; &quot; v,&lt;round_constraint&gt;&quot;)))
<span class="lineNum">    4229 </span>            :           (match_dup 1)
<span class="lineNum">    4230 </span>            :           (const_int 1)))]
<span class="lineNum">    4231 </span><span class="lineCov">         14 :   &quot;TARGET_FMA || TARGET_AVX512F&quot;</span>
<span class="lineNum">    4232 </span><span class="lineCov">         85 :   &quot;@</span>
<span class="lineNum">    4233 </span>            :    vfnmsub132&lt;ssescalarmodesuffix&gt;\t{&lt;round_op4&gt;%2, %3, %0|%0, %&lt;iptr&gt;3, %&lt;iptr&gt;2&lt;round_op4&gt;}
<span class="lineNum">    4234 </span>            :    vfnmsub213&lt;ssescalarmodesuffix&gt;\t{&lt;round_op4&gt;%3, %2, %0|%0, %&lt;iptr&gt;2, %&lt;iptr&gt;3&lt;round_op4&gt;}&quot;
<span class="lineNum">    4235 </span><span class="lineCov">         16 :   [(set_attr &quot;type&quot; &quot;ssemuladd&quot;)</span>
<span class="lineNum">    4236 </span><span class="lineCov">         16 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    4237 </span><span class="lineCov">        100 : </span>
<span class="lineNum">    4238 </span>            : ;; FMA4 floating point scalar intrinsics.  These write the
<span class="lineNum">    4239 </span>            : ;; entire destination register, with the high-order elements zeroed.
<span class="lineNum">    4240 </span>            : 
<span class="lineNum">    4241 </span>            : (define_expand &quot;fma4i_vmfmadd_&lt;mode&gt;&quot;
<span class="lineNum">    4242 </span>            :   [(set (match_operand:VF_128 0 &quot;register_operand&quot;)
<span class="lineNum">    4243 </span>            :         (vec_merge:VF_128
<span class="lineNum">    4244 </span>            :           (fma:VF_128
<span class="lineNum">    4245 </span>            :             (match_operand:VF_128 1 &quot;nonimmediate_operand&quot;)
<span class="lineNum">    4246 </span><span class="lineNoCov">          0 :             (match_operand:VF_128 2 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    4247 </span>            :             (match_operand:VF_128 3 &quot;nonimmediate_operand&quot;))
<span class="lineNum">    4248 </span>            :           (match_dup 4)
<span class="lineNum">    4249 </span>            :           (const_int 1)))]
<span class="lineNum">    4250 </span>            :   &quot;TARGET_FMA4&quot;
<span class="lineNum">    4251 </span><span class="lineNoCov">          0 :   &quot;operands[4] = CONST0_RTX (&lt;MODE&gt;mode);&quot;)</span>
<span class="lineNum">    4252 </span>            : 
<span class="lineNum">    4253 </span>            : (define_insn &quot;*fma4i_vmfmadd_&lt;mode&gt;&quot;
<span class="lineNum">    4254 </span>            :   [(set (match_operand:VF_128 0 &quot;register_operand&quot; &quot;=x,x&quot;)
<span class="lineNum">    4255 </span>            :         (vec_merge:VF_128
<span class="lineNum">    4256 </span>            :           (fma:VF_128
<span class="lineNum">    4257 </span>            :             (match_operand:VF_128 1 &quot;nonimmediate_operand&quot; &quot;%x,x&quot;)
<span class="lineNum">    4258 </span>            :             (match_operand:VF_128 2 &quot;nonimmediate_operand&quot; &quot; x,m&quot;)
<span class="lineNum">    4259 </span>            :             (match_operand:VF_128 3 &quot;nonimmediate_operand&quot; &quot;xm,x&quot;))
<span class="lineNum">    4260 </span><span class="lineNoCov">          0 :           (match_operand:VF_128 4 &quot;const0_operand&quot;)</span>
<span class="lineNum">    4261 </span>            :           (const_int 1)))]
<span class="lineNum">    4262 </span><span class="lineCov">         77 :   &quot;TARGET_FMA4&quot;</span>
<span class="lineNum">    4263 </span><span class="lineNoCov">          0 :   &quot;vfmadd&lt;ssescalarmodesuffix&gt;\t{%3, %2, %1, %0|%0, %1, %&lt;iptr&gt;2, %&lt;iptr&gt;3}&quot;</span>
<span class="lineNum">    4264 </span>            :   [(set_attr &quot;type&quot; &quot;ssemuladd&quot;)
<span class="lineNum">    4265 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    4266 </span><span class="lineCov">         77 : </span>
<span class="lineNum">    4267 </span><span class="lineCov">         77 : (define_insn &quot;*fma4i_vmfmsub_&lt;mode&gt;&quot;</span>
<span class="lineNum">    4268 </span><span class="lineCov">         77 :   [(set (match_operand:VF_128 0 &quot;register_operand&quot; &quot;=x,x&quot;)</span>
<span class="lineNum">    4269 </span>            :         (vec_merge:VF_128
<span class="lineNum">    4270 </span>            :           (fma:VF_128
<span class="lineNum">    4271 </span>            :             (match_operand:VF_128 1 &quot;nonimmediate_operand&quot; &quot;%x,x&quot;)
<span class="lineNum">    4272 </span>            :             (match_operand:VF_128 2 &quot;nonimmediate_operand&quot; &quot; x,m&quot;)
<span class="lineNum">    4273 </span>            :             (neg:VF_128
<span class="lineNum">    4274 </span><span class="lineNoCov">          0 :               (match_operand:VF_128 3 &quot;nonimmediate_operand&quot; &quot;xm,x&quot;)))</span>
<span class="lineNum">    4275 </span>            :           (match_operand:VF_128 4 &quot;const0_operand&quot;)
<span class="lineNum">    4276 </span>            :           (const_int 1)))]
<span class="lineNum">    4277 </span><span class="lineCov">         10 :   &quot;TARGET_FMA4&quot;</span>
<a name="4278"><span class="lineNum">    4278 </span><span class="lineNoCov">          0 :   &quot;vfmsub&lt;ssescalarmodesuffix&gt;\t{%3, %2, %1, %0|%0, %1, %&lt;iptr&gt;2, %&lt;iptr&gt;3}&quot;</span></a>
<span class="lineNum">    4279 </span>            :   [(set_attr &quot;type&quot; &quot;ssemuladd&quot;)
<span class="lineNum">    4280 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    4281 </span><span class="lineCov">         10 : </span>
<span class="lineNum">    4282 </span><span class="lineCov">         10 : (define_insn &quot;*fma4i_vmfnmadd_&lt;mode&gt;&quot;</span>
<span class="lineNum">    4283 </span><span class="lineCov">         10 :   [(set (match_operand:VF_128 0 &quot;register_operand&quot; &quot;=x,x&quot;)</span>
<span class="lineNum">    4284 </span><span class="lineNoCov">          0 :         (vec_merge:VF_128</span>
<span class="lineNum">    4285 </span><span class="lineNoCov">          0 :           (fma:VF_128</span>
<span class="lineNum">    4286 </span><span class="lineNoCov">          0 :             (neg:VF_128</span>
<span class="lineNum">    4287 </span><span class="lineNoCov">          0 :               (match_operand:VF_128 1 &quot;nonimmediate_operand&quot; &quot;%x,x&quot;))</span>
<span class="lineNum">    4288 </span><span class="lineNoCov">          0 :             (match_operand:VF_128   2 &quot;nonimmediate_operand&quot; &quot; x,m&quot;)</span>
<span class="lineNum">    4289 </span>            :             (match_operand:VF_128   3 &quot;nonimmediate_operand&quot; &quot;xm,x&quot;))
<span class="lineNum">    4290 </span>            :           (match_operand:VF_128 4 &quot;const0_operand&quot;)
<span class="lineNum">    4291 </span>            :           (const_int 1)))]
<span class="lineNum">    4292 </span><span class="lineCov">         10 :   &quot;TARGET_FMA4&quot;</span>
<span class="lineNum">    4293 </span><span class="lineNoCov">          0 :   &quot;vfnmadd&lt;ssescalarmodesuffix&gt;\t{%3, %2, %1, %0|%0, %1, %&lt;iptr&gt;2, %&lt;iptr&gt;3}&quot;</span>
<span class="lineNum">    4294 </span>            :   [(set_attr &quot;type&quot; &quot;ssemuladd&quot;)
<span class="lineNum">    4295 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])
<span class="lineNum">    4296 </span><span class="lineCov">         10 : </span>
<span class="lineNum">    4297 </span><span class="lineCov">         10 : (define_insn &quot;*fma4i_vmfnmsub_&lt;mode&gt;&quot;</span>
<span class="lineNum">    4298 </span><span class="lineCov">         10 :   [(set (match_operand:VF_128 0 &quot;register_operand&quot; &quot;=x,x&quot;)</span>
<span class="lineNum">    4299 </span>            :         (vec_merge:VF_128
<span class="lineNum">    4300 </span>            :           (fma:VF_128
<span class="lineNum">    4301 </span>            :             (neg:VF_128
<span class="lineNum">    4302 </span>            :               (match_operand:VF_128 1 &quot;nonimmediate_operand&quot; &quot;%x,x&quot;))
<span class="lineNum">    4303 </span>            :             (match_operand:VF_128   2 &quot;nonimmediate_operand&quot; &quot; x,m&quot;)
<span class="lineNum">    4304 </span>            :             (neg:VF_128
<span class="lineNum">    4305 </span>            :               (match_operand:VF_128   3 &quot;nonimmediate_operand&quot; &quot;xm,x&quot;)))
<span class="lineNum">    4306 </span>            :           (match_operand:VF_128 4 &quot;const0_operand&quot;)
<span class="lineNum">    4307 </span>            :           (const_int 1)))]
<span class="lineNum">    4308 </span><span class="lineCov">          5 :   &quot;TARGET_FMA4&quot;</span>
<span class="lineNum">    4309 </span><span class="lineNoCov">          0 :   &quot;vfnmsub&lt;ssescalarmodesuffix&gt;\t{%3, %2, %1, %0|%0, %1, %&lt;iptr&gt;2, %&lt;iptr&gt;3}&quot;</span>
<span class="lineNum">    4310 </span>            :   [(set_attr &quot;type&quot; &quot;ssemuladd&quot;)
<span class="lineNum">    4311 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])
<span class="lineNum">    4312 </span><span class="lineCov">          5 : </span>
<span class="lineNum">    4313 </span><span class="lineCov">          5 : ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span>
<span class="lineNum">    4314 </span><span class="lineCov">          5 : ;;</span>
<span class="lineNum">    4315 </span>            : ;; Parallel single-precision floating point conversion operations
<span class="lineNum">    4316 </span>            : ;;
<span class="lineNum">    4317 </span>            : ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
<span class="lineNum">    4318 </span>            : 
<span class="lineNum">    4319 </span>            : (define_insn &quot;sse_cvtpi2ps&quot;
<span class="lineNum">    4320 </span>            :   [(set (match_operand:V4SF 0 &quot;register_operand&quot; &quot;=x&quot;)
<span class="lineNum">    4321 </span>            :         (vec_merge:V4SF
<span class="lineNum">    4322 </span>            :           (vec_duplicate:V4SF
<span class="lineNum">    4323 </span>            :             (float:V2SF (match_operand:V2SI 2 &quot;nonimmediate_operand&quot; &quot;ym&quot;)))
<span class="lineNum">    4324 </span>            :           (match_operand:V4SF 1 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">    4325 </span>            :           (const_int 3)))]
<span class="lineNum">    4326 </span><span class="lineCov">        328 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">    4327 </span><span class="lineCov">        358 :   &quot;cvtpi2ps\t{%2, %0|%0, %2}&quot;</span>
<span class="lineNum">    4328 </span>            :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)
<span class="lineNum">    4329 </span>            :    (set_attr &quot;mode&quot; &quot;V4SF&quot;)])
<span class="lineNum">    4330 </span><span class="lineCov">      39735 : </span>
<span class="lineNum">    4331 </span><span class="lineCov">      79470 : (define_insn &quot;sse_cvtps2pi&quot;</span>
<span class="lineNum">    4332 </span>            :   [(set (match_operand:V2SI 0 &quot;register_operand&quot; &quot;=y&quot;)
<span class="lineNum">    4333 </span><span class="lineCov">      19661 :         (vec_select:V2SI</span>
<span class="lineNum">    4334 </span><span class="lineCov">      19661 :           (unspec:V4SI [(match_operand:V4SF 1 &quot;nonimmediate_operand&quot; &quot;xm&quot;)]</span>
<span class="lineNum">    4335 </span><span class="lineCov">         72 :                        UNSPEC_FIX_NOTRUNC)</span>
<span class="lineNum">    4336 </span><span class="lineCov">       8032 :           (parallel [(const_int 0) (const_int 1)])))]</span>
<span class="lineNum">    4337 </span><span class="lineCov">        150 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">    4338 </span><span class="lineCov">        102 :   &quot;cvtps2pi\t{%1, %0|%0, %q1}&quot;</span>
<span class="lineNum">    4339 </span><span class="lineCov">         72 :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)</span>
<span class="lineNum">    4340 </span><span class="lineCov">         72 :    (set_attr &quot;unit&quot; &quot;mmx&quot;)</span>
<span class="lineNum">    4341 </span><span class="lineCov">        112 :    (set_attr &quot;mode&quot; &quot;DI&quot;)])</span>
<span class="lineNum">    4342 </span><span class="lineCov">        112 : </span>
<span class="lineNum">    4343 </span><span class="lineCov">        112 : (define_insn &quot;sse_cvttps2pi&quot;</span>
<span class="lineNum">    4344 </span><span class="lineCov">        112 :   [(set (match_operand:V2SI 0 &quot;register_operand&quot; &quot;=y&quot;)</span>
<span class="lineNum">    4345 </span><span class="lineCov">        112 :         (vec_select:V2SI</span>
<span class="lineNum">    4346 </span><span class="lineCov">         72 :           (fix:V4SI (match_operand:V4SF 1 &quot;nonimmediate_operand&quot; &quot;xm&quot;))</span>
<span class="lineNum">    4347 </span><span class="lineCov">         72 :           (parallel [(const_int 0) (const_int 1)])))]</span>
<span class="lineNum">    4348 </span><span class="lineCov">         40 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">    4349 </span><span class="lineCov">         72 :   &quot;cvttps2pi\t{%1, %0|%0, %q1}&quot;</span>
<span class="lineNum">    4350 </span>            :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)
<span class="lineNum">    4351 </span>            :    (set_attr &quot;unit&quot; &quot;mmx&quot;)
<span class="lineNum">    4352 </span>            :    (set_attr &quot;prefix_rep&quot; &quot;0&quot;)
<span class="lineNum">    4353 </span>            :    (set_attr &quot;mode&quot; &quot;SF&quot;)])
<span class="lineNum">    4354 </span>            : 
<span class="lineNum">    4355 </span>            : (define_insn &quot;sse_cvtsi2ss&lt;rex64namesuffix&gt;&lt;round_name&gt;&quot;
<a name="4356"><span class="lineNum">    4356 </span>            :   [(set (match_operand:V4SF 0 &quot;register_operand&quot; &quot;=x,x,v&quot;)</a>
<span class="lineNum">    4357 </span><span class="lineCov">         72 :         (vec_merge:V4SF</span>
<span class="lineNum">    4358 </span><span class="lineCov">      21155 :           (vec_duplicate:V4SF</span>
<span class="lineNum">    4359 </span><span class="lineCov">         72 :             (float:SF (match_operand:SWI48 2 &quot;&lt;round_nimm_scalar_predicate&gt;&quot; &quot;r,m,&lt;round_constraint3&gt;&quot;)))</span>
<span class="lineNum">    4360 </span>            :           (match_operand:V4SF 1 &quot;register_operand&quot; &quot;0,0,v&quot;)
<span class="lineNum">    4361 </span>            :           (const_int 1)))]
<span class="lineNum">    4362 </span><span class="lineCov">       8032 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">    4363 </span><span class="lineNoCov">          0 :   &quot;@</span>
<span class="lineNum">    4364 </span><span class="lineCov">      21119 :    cvtsi2ss&lt;rex64suffix&gt;\t{%2, %0|%0, %2}</span>
<span class="lineNum">    4365 </span><span class="lineCov">      21083 :    cvtsi2ss&lt;rex64suffix&gt;\t{%2, %0|%0, %2}</span>
<span class="lineNum">    4366 </span><span class="lineCov">      32613 :    vcvtsi2ss&lt;rex64suffix&gt;\t{%2, &lt;round_op3&gt;%1, %0|%0, %1&lt;round_op3&gt;, %2}&quot;</span>
<span class="lineNum">    4367 </span><span class="lineCov">      11530 :   [(set_attr &quot;isa&quot; &quot;noavx,noavx,avx&quot;)</span>
<span class="lineNum">    4368 </span><span class="lineCov">      21083 :    (set_attr &quot;type&quot; &quot;sseicvt&quot;)</span>
<span class="lineNum">    4369 </span><span class="lineCov">      21119 :    (set_attr &quot;athlon_decode&quot; &quot;vector,double,*&quot;)</span>
<span class="lineNum">    4370 </span><span class="lineCov">         36 :    (set_attr &quot;amdfam10_decode&quot; &quot;vector,double,*&quot;)</span>
<span class="lineNum">    4371 </span><span class="lineCov">      14056 :    (set_attr &quot;bdver1_decode&quot; &quot;double,direct,*&quot;)</span>
<span class="lineNum">    4372 </span><span class="lineCov">      14056 :    (set_attr &quot;btver2_decode&quot; &quot;double,double,double&quot;)</span>
<span class="lineNum">    4373 </span><span class="lineCov">      14056 :    (set_attr &quot;znver1_decode&quot; &quot;double,double,double&quot;)</span>
<span class="lineNum">    4374 </span><span class="lineCov">      14056 :    (set (attr &quot;length_vex&quot;)</span>
<span class="lineNum">    4375 </span><span class="lineCov">         36 :         (if_then_else</span>
<span class="lineNum">    4376 </span><span class="lineCov">     442517 :           (and (match_test &quot;&lt;MODE&gt;mode == DImode&quot;)</span>
<span class="lineNum">    4377 </span><span class="lineCov">         36 :                (eq_attr &quot;alternative&quot; &quot;2&quot;))</span>
<span class="lineNum">    4378 </span><span class="lineCov">      70563 :           (const_string &quot;4&quot;)</span>
<span class="lineNum">    4379 </span><span class="lineNoCov">          0 :           (const_string &quot;*&quot;)))</span>
<span class="lineNum">    4380 </span><span class="lineNoCov">          0 :    (set (attr &quot;prefix_rex&quot;)</span>
<span class="lineNum">    4381 </span>            :         (if_then_else
<span class="lineNum">    4382 </span><span class="lineCov">     250596 :           (and (match_test &quot;&lt;MODE&gt;mode == DImode&quot;)</span>
<span class="lineNum">    4383 </span>            :                (eq_attr &quot;alternative&quot; &quot;0,1&quot;))
<span class="lineNum">    4384 </span>            :           (const_string &quot;1&quot;)
<span class="lineNum">    4385 </span>            :           (const_string &quot;*&quot;)))
<span class="lineNum">    4386 </span>            :    (set_attr &quot;prefix&quot; &quot;orig,orig,maybe_evex&quot;)
<span class="lineNum">    4387 </span>            :    (set_attr &quot;mode&quot; &quot;SF&quot;)])
<span class="lineNum">    4388 </span>            : 
<span class="lineNum">    4389 </span>            : (define_insn &quot;sse_cvtss2si&lt;rex64namesuffix&gt;&lt;round_name&gt;&quot;
<span class="lineNum">    4390 </span>            :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r,r&quot;)
<span class="lineNum">    4391 </span>            :         (unspec:SWI48
<span class="lineNum">    4392 </span>            :           [(vec_select:SF
<span class="lineNum">    4393 </span>            :              (match_operand:V4SF 1 &quot;&lt;round_nimm_scalar_predicate&gt;&quot; &quot;v,&lt;round_constraint2&gt;&quot;)
<span class="lineNum">    4394 </span>            :              (parallel [(const_int 0)]))]
<span class="lineNum">    4395 </span>            :           UNSPEC_FIX_NOTRUNC))]
<span class="lineNum">    4396 </span><span class="lineCov">         44 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">    4397 </span><span class="lineNoCov">          0 :   &quot;%vcvtss2si&lt;rex64suffix&gt;\t{&lt;round_op2&gt;%1, %0|%0, %k1&lt;round_op2&gt;}&quot;</span>
<span class="lineNum">    4398 </span>            :   [(set_attr &quot;type&quot; &quot;sseicvt&quot;)
<span class="lineNum">    4399 </span>            :    (set_attr &quot;athlon_decode&quot; &quot;double,vector&quot;)
<span class="lineNum">    4400 </span><span class="lineCov">         53 :    (set_attr &quot;bdver1_decode&quot; &quot;double,double&quot;)</span>
<span class="lineNum">    4401 </span><span class="lineCov">         29 :    (set_attr &quot;prefix_rep&quot; &quot;1&quot;)</span>
<span class="lineNum">    4402 </span>            :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)
<span class="lineNum">    4403 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])
<span class="lineNum">    4404 </span>            : 
<span class="lineNum">    4405 </span>            : (define_insn &quot;sse_cvtss2si&lt;rex64namesuffix&gt;_2&quot;
<span class="lineNum">    4406 </span>            :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r,r&quot;)
<span class="lineNum">    4407 </span>            :         (unspec:SWI48 [(match_operand:SF 1 &quot;nonimmediate_operand&quot; &quot;v,m&quot;)]
<span class="lineNum">    4408 </span>            :                       UNSPEC_FIX_NOTRUNC))]
<span class="lineNum">    4409 </span><span class="lineCov">          2 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">    4410 </span><span class="lineNoCov">          0 :   &quot;%vcvtss2si&lt;rex64suffix&gt;\t{%1, %0|%0, %k1}&quot;</span>
<span class="lineNum">    4411 </span>            :   [(set_attr &quot;type&quot; &quot;sseicvt&quot;)
<span class="lineNum">    4412 </span>            :    (set_attr &quot;athlon_decode&quot; &quot;double,vector&quot;)
<span class="lineNum">    4413 </span><span class="lineCov">          4 :    (set_attr &quot;amdfam10_decode&quot; &quot;double,double&quot;)</span>
<span class="lineNum">    4414 </span><span class="lineCov">          8 :    (set_attr &quot;bdver1_decode&quot; &quot;double,double&quot;)</span>
<span class="lineNum">    4415 </span>            :    (set_attr &quot;prefix_rep&quot; &quot;1&quot;)
<span class="lineNum">    4416 </span>            :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)
<span class="lineNum">    4417 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])
<span class="lineNum">    4418 </span>            : 
<span class="lineNum">    4419 </span>            : (define_insn &quot;sse_cvttss2si&lt;rex64namesuffix&gt;&lt;round_saeonly_name&gt;&quot;
<span class="lineNum">    4420 </span>            :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r,r&quot;)
<span class="lineNum">    4421 </span>            :         (fix:SWI48
<span class="lineNum">    4422 </span>            :           (vec_select:SF
<span class="lineNum">    4423 </span>            :             (match_operand:V4SF 1 &quot;&lt;round_saeonly_nimm_scalar_predicate&gt;&quot; &quot;v,&lt;round_saeonly_constraint&gt;&quot;)
<span class="lineNum">    4424 </span>            :             (parallel [(const_int 0)]))))]
<span class="lineNum">    4425 </span><span class="lineCov">         50 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">    4426 </span><span class="lineNoCov">          0 :   &quot;%vcvttss2si&lt;rex64suffix&gt;\t{&lt;round_saeonly_op2&gt;%1, %0|%0, %k1&lt;round_saeonly_op2&gt;}&quot;</span>
<span class="lineNum">    4427 </span>            :   [(set_attr &quot;type&quot; &quot;sseicvt&quot;)
<span class="lineNum">    4428 </span>            :    (set_attr &quot;athlon_decode&quot; &quot;double,vector&quot;)
<span class="lineNum">    4429 </span><span class="lineCov">         74 :    (set_attr &quot;amdfam10_decode&quot; &quot;double,double&quot;)</span>
<span class="lineNum">    4430 </span><span class="lineCov">         41 :    (set_attr &quot;bdver1_decode&quot; &quot;double,double&quot;)</span>
<span class="lineNum">    4431 </span>            :    (set_attr &quot;prefix_rep&quot; &quot;1&quot;)
<span class="lineNum">    4432 </span>            :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)
<span class="lineNum">    4433 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])
<span class="lineNum">    4434 </span>            : 
<span class="lineNum">    4435 </span>            : (define_insn &quot;cvtusi2&lt;ssescalarmodesuffix&gt;32&lt;round_name&gt;&quot;
<span class="lineNum">    4436 </span>            :   [(set (match_operand:VF_128 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    4437 </span>            :         (vec_merge:VF_128
<span class="lineNum">    4438 </span>            :           (vec_duplicate:VF_128
<span class="lineNum">    4439 </span>            :             (unsigned_float:&lt;ssescalarmode&gt;
<span class="lineNum">    4440 </span>            :               (match_operand:SI 2 &quot;&lt;round_nimm_predicate&gt;&quot; &quot;&lt;round_constraint3&gt;&quot;)))
<span class="lineNum">    4441 </span>            :           (match_operand:VF_128 1 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">    4442 </span>            :           (const_int 1)))]
<span class="lineNum">    4443 </span><span class="lineCov">          9 :   &quot;TARGET_AVX512F &amp;&amp; &lt;round_modev4sf_condition&gt;&quot;</span>
<span class="lineNum">    4444 </span><span class="lineNoCov">          0 :   &quot;vcvtusi2&lt;ssescalarmodesuffix&gt;\t{%2, &lt;round_op3&gt;%1, %0|%0, %1&lt;round_op3&gt;, %2}&quot;</span>
<span class="lineNum">    4445 </span>            :   [(set_attr &quot;type&quot; &quot;sseicvt&quot;)
<span class="lineNum">    4446 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    4447 </span><span class="lineCov">         38 :    (set_attr &quot;mode&quot; &quot;&lt;ssescalarmode&gt;&quot;)])</span>
<span class="lineNum">    4448 </span><span class="lineCov">         38 : </span>
<span class="lineNum">    4449 </span>            : (define_insn &quot;cvtusi2&lt;ssescalarmodesuffix&gt;64&lt;round_name&gt;&quot;
<span class="lineNum">    4450 </span>            :   [(set (match_operand:VF_128 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    4451 </span>            :         (vec_merge:VF_128
<span class="lineNum">    4452 </span>            :           (vec_duplicate:VF_128
<span class="lineNum">    4453 </span>            :             (unsigned_float:&lt;ssescalarmode&gt;
<span class="lineNum">    4454 </span>            :               (match_operand:DI 2 &quot;&lt;round_nimm_predicate&gt;&quot; &quot;&lt;round_constraint3&gt;&quot;)))
<span class="lineNum">    4455 </span>            :           (match_operand:VF_128 1 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">    4456 </span>            :           (const_int 1)))]
<span class="lineNum">    4457 </span>            :   &quot;TARGET_AVX512F &amp;&amp; TARGET_64BIT&quot;
<span class="lineNum">    4458 </span><span class="lineNoCov">          0 :   &quot;vcvtusi2&lt;ssescalarmodesuffix&gt;{q}\t{%2, &lt;round_op3&gt;%1, %0|%0, %1&lt;round_op3&gt;, %2}&quot;</span>
<span class="lineNum">    4459 </span>            :   [(set_attr &quot;type&quot; &quot;sseicvt&quot;)
<span class="lineNum">    4460 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    4461 </span><span class="lineCov">         29 :    (set_attr &quot;mode&quot; &quot;&lt;ssescalarmode&gt;&quot;)])</span>
<span class="lineNum">    4462 </span><span class="lineCov">         29 : </span>
<span class="lineNum">    4463 </span>            : (define_insn &quot;float&lt;sseintvecmodelower&gt;&lt;mode&gt;2&lt;mask_name&gt;&lt;round_name&gt;&quot;
<span class="lineNum">    4464 </span>            :   [(set (match_operand:VF1 0 &quot;register_operand&quot; &quot;=x,v&quot;)
<span class="lineNum">    4465 </span><span class="lineCov">         37 :         (float:VF1</span>
<span class="lineNum">    4466 </span><span class="lineCov">         37 :           (match_operand:&lt;sseintvecmode&gt; 1 &quot;&lt;round_nimm_predicate&gt;&quot; &quot;xBm,&lt;round_constraint&gt;&quot;)))]</span>
<span class="lineNum">    4467 </span><span class="lineCov">        155 :   &quot;TARGET_SSE2 &amp;&amp; &lt;mask_mode512bit_condition&gt; &amp;&amp; &lt;round_mode512bit_condition&gt;&quot;</span>
<span class="lineNum">    4468 </span><span class="lineCov">        349 :   &quot;@</span>
<span class="lineNum">    4469 </span><span class="lineCov">         18 :    cvtdq2ps\t{%1, %0|%0, %1}</span>
<span class="lineNum">    4470 </span>            :    vcvtdq2ps\t{&lt;round_mask_op2&gt;%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1&lt;round_mask_op2&gt;}&quot;
<span class="lineNum">    4471 </span><span class="lineCov">        130 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<span class="lineNum">    4472 </span><span class="lineCov">        130 :    (set_attr &quot;type&quot; &quot;ssecvt&quot;)</span>
<span class="lineNum">    4473 </span><span class="lineCov">        130 :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)</span>
<span class="lineNum">    4474 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])
<span class="lineNum">    4475 </span>            : 
<span class="lineNum">    4476 </span>            : (define_insn &quot;ufloat&lt;sseintvecmodelower&gt;&lt;mode&gt;2&lt;mask_name&gt;&lt;round_name&gt;&quot;
<span class="lineNum">    4477 </span>            :   [(set (match_operand:VF1_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    4478 </span>            :         (unsigned_float:VF1_AVX512VL
<span class="lineNum">    4479 </span>            :           (match_operand:&lt;sseintvecmode&gt; 1 &quot;nonimmediate_operand&quot; &quot;&lt;round_constraint&gt;&quot;)))]
<span class="lineNum">    4480 </span><span class="lineCov">          5 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    4481 </span><span class="lineCov">          2 :   &quot;vcvtudq2ps\t{&lt;round_mask_op2&gt;%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1&lt;round_mask_op2&gt;}&quot;</span>
<span class="lineNum">    4482 </span>            :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)
<span class="lineNum">    4483 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    4484 </span><span class="lineCov">         43 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    4485 </span><span class="lineCov">         43 : </span>
<span class="lineNum">    4486 </span>            : (define_expand &quot;floatuns&lt;sseintvecmodelower&gt;&lt;mode&gt;2&quot;
<span class="lineNum">    4487 </span><span class="lineCov">         18 :   [(match_operand:VF1 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    4488 </span><span class="lineCov">         18 :    (match_operand:&lt;sseintvecmode&gt; 1 &quot;register_operand&quot;)]</span>
<span class="lineNum">    4489 </span>            :   &quot;TARGET_SSE2 &amp;&amp; (&lt;MODE&gt;mode == V4SFmode || TARGET_AVX2)&quot;
<span class="lineNum">    4490 </span>            : {
<span class="lineNum">    4491 </span>            :   if (&lt;MODE&gt;mode == V16SFmode)
<span class="lineNum">    4492 </span>            :     emit_insn (gen_ufloatv16siv16sf2 (operands[0], operands[1]));
<span class="lineNum">    4493 </span>            :   else
<span class="lineNum">    4494 </span>            :     if (TARGET_AVX512VL)
<span class="lineNum">    4495 </span>            :       {
<span class="lineNum">    4496 </span>            :         if (&lt;MODE&gt;mode == V4SFmode)
<span class="lineNum">    4497 </span>            :           emit_insn (gen_ufloatv4siv4sf2 (operands[0], operands[1]));
<span class="lineNum">    4498 </span>            :         else
<span class="lineNum">    4499 </span>            :           emit_insn (gen_ufloatv8siv8sf2 (operands[0], operands[1]));
<span class="lineNum">    4500 </span>            :       }
<span class="lineNum">    4501 </span>            :   else
<span class="lineNum">    4502 </span>            :     ix86_expand_vector_convert_uns_vsivsf (operands[0], operands[1]);
<span class="lineNum">    4503 </span>            : 
<span class="lineNum">    4504 </span>            :   DONE;
<span class="lineNum">    4505 </span>            : })
<span class="lineNum">    4506 </span>            : 
<span class="lineNum">    4507 </span>            : 
<span class="lineNum">    4508 </span>            : ;; For &lt;sse2_avx_avx512f&gt;_fix_notrunc&lt;sf2simodelower&gt;&lt;mode&gt; insn pattern
<span class="lineNum">    4509 </span>            : (define_mode_attr sf2simodelower
<span class="lineNum">    4510 </span>            :   [(V16SI &quot;v16sf&quot;) (V8SI &quot;v8sf&quot;) (V4SI &quot;v4sf&quot;)])
<span class="lineNum">    4511 </span>            : 
<span class="lineNum">    4512 </span>            : (define_insn &quot;&lt;sse2_avx_avx512f&gt;_fix_notrunc&lt;sf2simodelower&gt;&lt;mode&gt;&lt;mask_name&gt;&quot;
<span class="lineNum">    4513 </span>            :   [(set (match_operand:VI4_AVX 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    4514 </span>            :         (unspec:VI4_AVX
<span class="lineNum">    4515 </span>            :           [(match_operand:&lt;ssePSmode&gt; 1 &quot;vector_operand&quot; &quot;vBm&quot;)]
<span class="lineNum">    4516 </span>            :           UNSPEC_FIX_NOTRUNC))]
<span class="lineNum">    4517 </span><span class="lineCov">         31 :   &quot;TARGET_SSE2 &amp;&amp; &lt;mask_mode512bit_condition&gt;&quot;</span>
<span class="lineNum">    4518 </span><span class="lineNoCov">          0 :   &quot;%vcvtps2dq\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1}&quot;</span>
<span class="lineNum">    4519 </span>            :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)
<a name="4520"><span class="lineNum">    4520 </span>            :    (set (attr &quot;prefix_data16&quot;)</a>
<span class="lineNum">    4521 </span><span class="lineCov">        127 :      (if_then_else</span>
<span class="lineNum">    4522 </span><span class="lineCov">        127 :        (match_test &quot;TARGET_AVX&quot;)</span>
<span class="lineNum">    4523 </span><span class="lineCov">        127 :      (const_string &quot;*&quot;)</span>
<span class="lineNum">    4524 </span>            :      (const_string &quot;1&quot;)))
<span class="lineNum">    4525 </span>            :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)
<span class="lineNum">    4526 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])
<span class="lineNum">    4527 </span>            : 
<span class="lineNum">    4528 </span>            : (define_insn &quot;avx512f_fix_notruncv16sfv16si&lt;mask_name&gt;&lt;round_name&gt;&quot;
<span class="lineNum">    4529 </span>            :   [(set (match_operand:V16SI 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    4530 </span>            :         (unspec:V16SI
<span class="lineNum">    4531 </span>            :           [(match_operand:V16SF 1 &quot;&lt;round_nimm_predicate&gt;&quot; &quot;&lt;round_constraint&gt;&quot;)]
<span class="lineNum">    4532 </span>            :           UNSPEC_FIX_NOTRUNC))]
<span class="lineNum">    4533 </span><span class="lineCov">         12 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    4534 </span><span class="lineCov">          4 :   &quot;vcvtps2dq\t{&lt;round_mask_op2&gt;%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1&lt;round_mask_op2&gt;}&quot;</span>
<span class="lineNum">    4535 </span>            :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)
<span class="lineNum">    4536 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    4537 </span><span class="lineCov">         14 :    (set_attr &quot;mode&quot; &quot;XI&quot;)])</span>
<span class="lineNum">    4538 </span><span class="lineCov">         14 : </span>
<span class="lineNum">    4539 </span><span class="lineCov">         14 : (define_insn &quot;&lt;mask_codefor&gt;&lt;avx512&gt;_ufix_notrunc&lt;sf2simodelower&gt;&lt;mode&gt;&lt;mask_name&gt;&lt;round_name&gt;&quot;</span>
<span class="lineNum">    4540 </span>            :   [(set (match_operand:VI4_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    4541 </span><span class="lineCov">          8 :         (unspec:VI4_AVX512VL</span>
<span class="lineNum">    4542 </span>            :           [(match_operand:&lt;ssePSmode&gt; 1 &quot;nonimmediate_operand&quot; &quot;&lt;round_constraint&gt;&quot;)]
<span class="lineNum">    4543 </span><span class="lineCov">          4 :           UNSPEC_UNSIGNED_FIX_NOTRUNC))]</span>
<span class="lineNum">    4544 </span><span class="lineCov">          8 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    4545 </span><span class="lineCov">          6 :   &quot;vcvtps2udq\t{&lt;round_mask_op2&gt;%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1&lt;round_mask_op2&gt;}&quot;</span>
<span class="lineNum">    4546 </span>            :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)
<span class="lineNum">    4547 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    4548 </span><span class="lineCov">         14 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">    4549 </span><span class="lineCov">         14 : </span>
<span class="lineNum">    4550 </span>            : (define_insn &quot;&lt;mask_codefor&gt;avx512dq_cvtps2qq&lt;mode&gt;&lt;mask_name&gt;&lt;round_name&gt;&quot;
<span class="lineNum">    4551 </span><span class="lineCov">          9 :   [(set (match_operand:VI8_256_512 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    4552 </span><span class="lineCov">          9 :         (unspec:VI8_256_512 [(match_operand:&lt;ssePSmode2&gt; 1 &quot;nonimmediate_operand&quot; &quot;&lt;round_constraint&gt;&quot;)]</span>
<span class="lineNum">    4553 </span>            :                      UNSPEC_FIX_NOTRUNC))]
<span class="lineNum">    4554 </span><span class="lineCov">        157 :   &quot;TARGET_AVX512DQ &amp;&amp; &lt;round_mode512bit_condition&gt;&quot;</span>
<span class="lineNum">    4555 </span><span class="lineCov">          1 :   &quot;vcvtps2qq\t{&lt;round_mask_op2&gt;%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1&lt;round_mask_op2&gt;}&quot;</span>
<span class="lineNum">    4556 </span>            :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)
<span class="lineNum">    4557 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    4558 </span><span class="lineCov">          1 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">    4559 </span><span class="lineCov">         44 : </span>
<span class="lineNum">    4560 </span><span class="lineCov">         44 : (define_insn &quot;&lt;mask_codefor&gt;avx512dq_cvtps2qqv2di&lt;mask_name&gt;&quot;</span>
<span class="lineNum">    4561 </span><span class="lineCov">        155 :   [(set (match_operand:V2DI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    4562 </span><span class="lineCov">        155 :         (unspec:V2DI</span>
<span class="lineNum">    4563 </span><span class="lineCov">        155 :           [(vec_select:V2SF</span>
<span class="lineNum">    4564 </span>            :              (match_operand:V4SF 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)
<span class="lineNum">    4565 </span>            :              (parallel [(const_int 0) (const_int 1)]))]
<span class="lineNum">    4566 </span>            :           UNSPEC_FIX_NOTRUNC))]
<span class="lineNum">    4567 </span>            :   &quot;TARGET_AVX512DQ &amp;&amp; TARGET_AVX512VL&quot;
<span class="lineNum">    4568 </span><span class="lineCov">          3 :   &quot;vcvtps2qq\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %q1}&quot;</span>
<span class="lineNum">    4569 </span>            :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)
<span class="lineNum">    4570 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    4571 </span>            :    (set_attr &quot;mode&quot; &quot;TI&quot;)])
<span class="lineNum">    4572 </span>            : 
<span class="lineNum">    4573 </span>            : (define_insn &quot;&lt;mask_codefor&gt;avx512dq_cvtps2uqq&lt;mode&gt;&lt;mask_name&gt;&lt;round_name&gt;&quot;
<span class="lineNum">    4574 </span><span class="lineCov">         40 :   [(set (match_operand:VI8_256_512 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<a name="4575"><span class="lineNum">    4575 </span><span class="lineCov">       1374 :         (unspec:VI8_256_512 [(match_operand:&lt;ssePSmode2&gt; 1 &quot;nonimmediate_operand&quot; &quot;&lt;round_constraint&gt;&quot;)]</span></a>
<span class="lineNum">    4576 </span><span class="lineCov">       1334 :                      UNSPEC_UNSIGNED_FIX_NOTRUNC))]</span>
<span class="lineNum">    4577 </span><span class="lineCov">        157 :   &quot;TARGET_AVX512DQ &amp;&amp; &lt;round_mode512bit_condition&gt;&quot;</span>
<span class="lineNum">    4578 </span><span class="lineCov">         40 :   &quot;vcvtps2uqq\t{&lt;round_mask_op2&gt;%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1&lt;round_mask_op2&gt;}&quot;</span>
<span class="lineNum">    4579 </span><span class="lineCov">       2388 :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)</span>
<span class="lineNum">    4580 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    4581 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">    4582 </span><span class="lineCov">        143 : </span>
<span class="lineNum">    4583 </span><span class="lineCov">         91 : (define_insn &quot;&lt;mask_codefor&gt;avx512dq_cvtps2uqqv2di&lt;mask_name&gt;&quot;</span>
<span class="lineNum">    4584 </span><span class="lineCov">        410 :   [(set (match_operand:V2DI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    4585 </span><span class="lineCov">        308 :         (unspec:V2DI</span>
<span class="lineNum">    4586 </span><span class="lineCov">        296 :           [(vec_select:V2SF</span>
<span class="lineNum">    4587 </span><span class="lineCov">        256 :              (match_operand:V4SF 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)</span>
<span class="lineNum">    4588 </span><span class="lineCov">         80 :              (parallel [(const_int 0) (const_int 1)]))]</span>
<span class="lineNum">    4589 </span><span class="lineCov">         26 :           UNSPEC_UNSIGNED_FIX_NOTRUNC))]</span>
<span class="lineNum">    4590 </span><span class="lineCov">         26 :   &quot;TARGET_AVX512DQ &amp;&amp; TARGET_AVX512VL&quot;</span>
<span class="lineNum">    4591 </span><span class="lineCov">         49 :   &quot;vcvtps2uqq\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %q1}&quot;</span>
<span class="lineNum">    4592 </span><span class="lineCov">         22 :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)</span>
<span class="lineNum">    4593 </span><span class="lineCov">         47 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    4594 </span>            :    (set_attr &quot;mode&quot; &quot;TI&quot;)])
<span class="lineNum">    4595 </span>            : 
<span class="lineNum">    4596 </span>            : (define_insn &quot;&lt;fixsuffix&gt;fix_truncv16sfv16si2&lt;mask_name&gt;&lt;round_saeonly_name&gt;&quot;
<span class="lineNum">    4597 </span>            :   [(set (match_operand:V16SI 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    4598 </span><span class="lineCov">        738 :         (any_fix:V16SI</span>
<span class="lineNum">    4599 </span><span class="lineCov">        738 :           (match_operand:V16SF 1 &quot;&lt;round_saeonly_nimm_predicate&gt;&quot; &quot;&lt;round_saeonly_constraint&gt;&quot;)))]</span>
<span class="lineNum">    4600 </span><span class="lineCov">        758 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    4601 </span><span class="lineCov">         64 :   &quot;vcvttps2&lt;fixsuffix&gt;dq\t{&lt;round_saeonly_mask_op2&gt;%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1&lt;round_saeonly_mask_op2&gt;}&quot;</span>
<span class="lineNum">    4602 </span><span class="lineCov">        674 :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)</span>
<span class="lineNum">    4603 </span><span class="lineCov">       1355 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    4604 </span><span class="lineCov">          7 :    (set_attr &quot;mode&quot; &quot;XI&quot;)])</span>
<span class="lineNum">    4605 </span><span class="lineCov">        151 : </span>
<span class="lineNum">    4606 </span><span class="lineCov">        103 : (define_insn &quot;fix_truncv8sfv8si2&lt;mask_name&gt;&quot;</span>
<span class="lineNum">    4607 </span><span class="lineCov">         66 :   [(set (match_operand:V8SI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    4608 </span><span class="lineCov">         87 :         (fix:V8SI (match_operand:V8SF 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)))]</span>
<span class="lineNum">    4609 </span><span class="lineCov">        127 :   &quot;TARGET_AVX &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;</span>
<span class="lineNum">    4610 </span><span class="lineCov">         40 :   &quot;vcvttps2dq\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1}&quot;</span>
<span class="lineNum">    4611 </span><span class="lineCov">         40 :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)</span>
<span class="lineNum">    4612 </span><span class="lineCov">         40 :    (set_attr &quot;prefix&quot; &quot;&lt;mask_prefix&gt;&quot;)</span>
<span class="lineNum">    4613 </span><span class="lineCov">        123 :    (set_attr &quot;mode&quot; &quot;OI&quot;)])</span>
<span class="lineNum">    4614 </span><span class="lineCov">        123 : </span>
<span class="lineNum">    4615 </span><span class="lineCov">         83 : (define_insn &quot;fix_truncv4sfv4si2&lt;mask_name&gt;&quot;</span>
<span class="lineNum">    4616 </span>            :   [(set (match_operand:V4SI 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    4617 </span>            :         (fix:V4SI (match_operand:V4SF 1 &quot;vector_operand&quot; &quot;vBm&quot;)))]
<span class="lineNum">    4618 </span><span class="lineCov">       1057 :   &quot;TARGET_SSE2 &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;</span>
<span class="lineNum">    4619 </span><span class="lineCov">         35 :   &quot;%vcvttps2dq\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1}&quot;</span>
<span class="lineNum">    4620 </span>            :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)
<span class="lineNum">    4621 </span>            :    (set (attr &quot;prefix_rep&quot;)
<span class="lineNum">    4622 </span><span class="lineCov">        283 :      (if_then_else</span>
<span class="lineNum">    4623 </span><span class="lineCov">        283 :        (match_test &quot;TARGET_AVX&quot;)</span>
<span class="lineNum">    4624 </span><span class="lineCov">        283 :      (const_string &quot;*&quot;)</span>
<span class="lineNum">    4625 </span>            :      (const_string &quot;1&quot;)))
<span class="lineNum">    4626 </span>            :    (set (attr &quot;prefix_data16&quot;)
<span class="lineNum">    4627 </span>            :      (if_then_else
<span class="lineNum">    4628 </span>            :        (match_test &quot;TARGET_AVX&quot;)
<span class="lineNum">    4629 </span>            :      (const_string &quot;*&quot;)
<span class="lineNum">    4630 </span>            :      (const_string &quot;0&quot;)))
<span class="lineNum">    4631 </span>            :    (set_attr &quot;prefix_data16&quot; &quot;0&quot;)
<span class="lineNum">    4632 </span>            :    (set_attr &quot;prefix&quot; &quot;&lt;mask_prefix2&gt;&quot;)
<span class="lineNum">    4633 </span>            :    (set_attr &quot;mode&quot; &quot;TI&quot;)])
<span class="lineNum">    4634 </span>            : 
<span class="lineNum">    4635 </span>            : (define_expand &quot;fixuns_trunc&lt;mode&gt;&lt;sseintvecmodelower&gt;2&quot;
<span class="lineNum">    4636 </span>            :   [(match_operand:&lt;sseintvecmode&gt; 0 &quot;register_operand&quot;)
<span class="lineNum">    4637 </span>            :    (match_operand:VF1 1 &quot;register_operand&quot;)]
<span class="lineNum">    4638 </span>            :   &quot;TARGET_SSE2&quot;
<span class="lineNum">    4639 </span>            : {
<span class="lineNum">    4640 </span>            :   if (&lt;MODE&gt;mode == V16SFmode)
<span class="lineNum">    4641 </span>            :     emit_insn (gen_ufix_truncv16sfv16si2 (operands[0],
<span class="lineNum">    4642 </span>            :                                           operands[1]));
<span class="lineNum">    4643 </span>            :   else
<span class="lineNum">    4644 </span>            :     {
<span class="lineNum">    4645 </span>            :       rtx tmp[3];
<span class="lineNum">    4646 </span>            :       tmp[0] = ix86_expand_adjust_ufix_to_sfix_si (operands[1], &amp;tmp[2]);
<span class="lineNum">    4647 </span>            :       tmp[1] = gen_reg_rtx (&lt;sseintvecmode&gt;mode);
<span class="lineNum">    4648 </span>            :       emit_insn (gen_fix_trunc&lt;mode&gt;&lt;sseintvecmodelower&gt;2 (tmp[1], tmp[0]));
<span class="lineNum">    4649 </span>            :       emit_insn (gen_xor&lt;sseintvecmodelower&gt;3 (operands[0], tmp[1], tmp[2]));
<span class="lineNum">    4650 </span>            :     }
<span class="lineNum">    4651 </span>            :   DONE;
<span class="lineNum">    4652 </span>            : })
<span class="lineNum">    4653 </span>            : 
<span class="lineNum">    4654 </span>            : ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
<span class="lineNum">    4655 </span>            : ;;
<span class="lineNum">    4656 </span>            : ;; Parallel double-precision floating point conversion operations
<span class="lineNum">    4657 </span>            : ;;
<span class="lineNum">    4658 </span>            : ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
<span class="lineNum">    4659 </span>            : 
<span class="lineNum">    4660 </span>            : (define_insn &quot;sse2_cvtpi2pd&quot;
<span class="lineNum">    4661 </span>            :   [(set (match_operand:V2DF 0 &quot;register_operand&quot; &quot;=x,x&quot;)
<span class="lineNum">    4662 </span>            :         (float:V2DF (match_operand:V2SI 1 &quot;nonimmediate_operand&quot; &quot;y,m&quot;)))]
<span class="lineNum">    4663 </span><span class="lineCov">         23 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">    4664 </span><span class="lineNoCov">          0 :   &quot;cvtpi2pd\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">    4665 </span>            :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)
<span class="lineNum">    4666 </span>            :    (set_attr &quot;unit&quot; &quot;mmx,*&quot;)
<a name="4667"><span class="lineNum">    4667 </span><span class="lineCov">         13 :    (set_attr &quot;prefix_data16&quot; &quot;1,*&quot;)</span></a>
<span class="lineNum">    4668 </span><span class="lineCov">         13 :    (set_attr &quot;mode&quot; &quot;V2DF&quot;)])</span>
<span class="lineNum">    4669 </span><span class="lineCov">         13 : </span>
<span class="lineNum">    4670 </span>            : (define_insn &quot;sse2_cvtpd2pi&quot;
<span class="lineNum">    4671 </span>            :   [(set (match_operand:V2SI 0 &quot;register_operand&quot; &quot;=y&quot;)
<span class="lineNum">    4672 </span>            :         (unspec:V2SI [(match_operand:V2DF 1 &quot;nonimmediate_operand&quot; &quot;xm&quot;)]
<span class="lineNum">    4673 </span>            :                      UNSPEC_FIX_NOTRUNC))]
<span class="lineNum">    4674 </span><span class="lineCov">         20 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">    4675 </span><span class="lineNoCov">          0 :   &quot;cvtpd2pi\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">    4676 </span>            :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)
<span class="lineNum">    4677 </span>            :    (set_attr &quot;unit&quot; &quot;mmx&quot;)
<span class="lineNum">    4678 </span><span class="lineCov">        295 :    (set_attr &quot;bdver1_decode&quot; &quot;double&quot;)</span>
<span class="lineNum">    4679 </span><span class="lineCov">        295 :    (set_attr &quot;btver2_decode&quot; &quot;direct&quot;)</span>
<span class="lineNum">    4680 </span><span class="lineCov">        295 :    (set_attr &quot;prefix_data16&quot; &quot;1&quot;)</span>
<span class="lineNum">    4681 </span><span class="lineCov">        295 :    (set_attr &quot;mode&quot; &quot;DI&quot;)])</span>
<span class="lineNum">    4682 </span><span class="lineCov">        295 : </span>
<span class="lineNum">    4683 </span><span class="lineCov">        295 : (define_insn &quot;sse2_cvttpd2pi&quot;</span>
<span class="lineNum">    4684 </span>            :   [(set (match_operand:V2SI 0 &quot;register_operand&quot; &quot;=y&quot;)
<span class="lineNum">    4685 </span><span class="lineCov">         23 :         (fix:V2SI (match_operand:V2DF 1 &quot;nonimmediate_operand&quot; &quot;xm&quot;)))]</span>
<span class="lineNum">    4686 </span><span class="lineCov">        413 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">    4687 </span><span class="lineCov">         34 :   &quot;cvttpd2pi\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">    4688 </span>            :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)
<span class="lineNum">    4689 </span>            :    (set_attr &quot;unit&quot; &quot;mmx&quot;)
<span class="lineNum">    4690 </span>            :    (set_attr &quot;bdver1_decode&quot; &quot;double&quot;)
<span class="lineNum">    4691 </span>            :    (set_attr &quot;prefix_data16&quot; &quot;1&quot;)
<span class="lineNum">    4692 </span>            :    (set_attr &quot;mode&quot; &quot;TI&quot;)])
<span class="lineNum">    4693 </span>            : 
<span class="lineNum">    4694 </span>            : (define_insn &quot;sse2_cvtsi2sd&quot;
<span class="lineNum">    4695 </span>            :   [(set (match_operand:V2DF 0 &quot;register_operand&quot; &quot;=x,x,v&quot;)
<span class="lineNum">    4696 </span>            :         (vec_merge:V2DF
<span class="lineNum">    4697 </span>            :           (vec_duplicate:V2DF
<a name="4698"><span class="lineNum">    4698 </span>            :             (float:DF (match_operand:SI 2 &quot;nonimmediate_operand&quot; &quot;r,m,rm&quot;)))</a>
<span class="lineNum">    4699 </span>            :           (match_operand:V2DF 1 &quot;register_operand&quot; &quot;0,0,v&quot;)
<span class="lineNum">    4700 </span><span class="lineCov">     243811 :           (const_int 1)))]</span>
<span class="lineNum">    4701 </span><span class="lineCov">      11859 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">    4702 </span><span class="lineNoCov">          0 :   &quot;@</span>
<span class="lineNum">    4703 </span>            :    cvtsi2sd\t{%2, %0|%0, %2}
<span class="lineNum">    4704 </span><span class="lineCov">     243811 :    cvtsi2sd\t{%2, %0|%0, %2}</span>
<span class="lineNum">    4705 </span><span class="lineCov">     251916 :    vcvtsi2sd\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">    4706 </span><span class="lineCov">       8105 :   [(set_attr &quot;isa&quot; &quot;noavx,noavx,avx&quot;)</span>
<span class="lineNum">    4707 </span><span class="lineCov">     243811 :    (set_attr &quot;type&quot; &quot;sseicvt&quot;)</span>
<span class="lineNum">    4708 </span><span class="lineCov">     243811 :    (set_attr &quot;athlon_decode&quot; &quot;double,direct,*&quot;)</span>
<span class="lineNum">    4709 </span><span class="lineCov">     243811 :    (set_attr &quot;amdfam10_decode&quot; &quot;vector,double,*&quot;)</span>
<span class="lineNum">    4710 </span><span class="lineCov">     243811 :    (set_attr &quot;bdver1_decode&quot; &quot;double,direct,*&quot;)</span>
<span class="lineNum">    4711 </span><span class="lineCov">     243811 :    (set_attr &quot;btver2_decode&quot; &quot;double,double,double&quot;)</span>
<span class="lineNum">    4712 </span>            :    (set_attr &quot;znver1_decode&quot; &quot;double,double,double&quot;)
<span class="lineNum">    4713 </span><span class="lineCov">     171209 :    (set_attr &quot;prefix&quot; &quot;orig,orig,maybe_evex&quot;)</span>
<span class="lineNum">    4714 </span><span class="lineCov">     171209 :    (set_attr &quot;mode&quot; &quot;DF&quot;)])</span>
<span class="lineNum">    4715 </span><span class="lineCov">     171209 : </span>
<span class="lineNum">    4716 </span><span class="lineCov">     171209 : (define_insn &quot;sse2_cvtsi2sdq&lt;round_name&gt;&quot;</span>
<span class="lineNum">    4717 </span><span class="lineCov">     171209 :   [(set (match_operand:V2DF 0 &quot;register_operand&quot; &quot;=x,x,v&quot;)</span>
<span class="lineNum">    4718 </span>            :         (vec_merge:V2DF
<span class="lineNum">    4719 </span><span class="lineCov">      67197 :           (vec_duplicate:V2DF</span>
<span class="lineNum">    4720 </span><span class="lineCov">      67197 :             (float:DF (match_operand:DI 2 &quot;&lt;round_nimm_scalar_predicate&gt;&quot; &quot;r,m,&lt;round_constraint3&gt;&quot;)))</span>
<span class="lineNum">    4721 </span>            :           (match_operand:V2DF 1 &quot;register_operand&quot; &quot;0,0,v&quot;)
<span class="lineNum">    4722 </span><span class="lineCov">         43 :           (const_int 1)))]</span>
<span class="lineNum">    4723 </span><span class="lineCov">         90 :   &quot;TARGET_SSE2 &amp;&amp; TARGET_64BIT&quot;</span>
<span class="lineNum">    4724 </span><span class="lineCov">          4 :   &quot;@</span>
<span class="lineNum">    4725 </span><span class="lineNoCov">          0 :    cvtsi2sdq\t{%2, %0|%0, %2}</span>
<span class="lineNum">    4726 </span>            :    cvtsi2sdq\t{%2, %0|%0, %2}
<span class="lineNum">    4727 </span>            :    vcvtsi2sdq\t{%2, &lt;round_op3&gt;%1, %0|%0, %1&lt;round_op3&gt;, %2}&quot;
<span class="lineNum">    4728 </span>            :   [(set_attr &quot;isa&quot; &quot;noavx,noavx,avx&quot;)
<span class="lineNum">    4729 </span><span class="lineCov">          4 :    (set_attr &quot;type&quot; &quot;sseicvt&quot;)</span>
<span class="lineNum">    4730 </span><span class="lineCov">          8 :    (set_attr &quot;athlon_decode&quot; &quot;double,direct,*&quot;)</span>
<span class="lineNum">    4731 </span><span class="lineCov">        100 :    (set_attr &quot;amdfam10_decode&quot; &quot;vector,double,*&quot;)</span>
<span class="lineNum">    4732 </span><span class="lineCov">        100 :    (set_attr &quot;bdver1_decode&quot; &quot;double,direct,*&quot;)</span>
<span class="lineNum">    4733 </span><span class="lineCov">          4 :    (set_attr &quot;length_vex&quot; &quot;*,*,4&quot;)</span>
<span class="lineNum">    4734 </span><span class="lineCov">         29 :    (set_attr &quot;prefix_rex&quot; &quot;1,1,*&quot;)</span>
<span class="lineNum">    4735 </span><span class="lineCov">         66 :    (set_attr &quot;prefix&quot; &quot;orig,orig,maybe_evex&quot;)</span>
<span class="lineNum">    4736 </span>            :    (set_attr &quot;mode&quot; &quot;DF&quot;)])
<span class="lineNum">    4737 </span>            : 
<span class="lineNum">    4738 </span>            : (define_insn &quot;avx512f_vcvtss2usi&lt;rex64namesuffix&gt;&lt;round_name&gt;&quot;
<span class="lineNum">    4739 </span><span class="lineCov">         69 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">    4740 </span><span class="lineCov">         69 :         (unspec:SWI48</span>
<span class="lineNum">    4741 </span><span class="lineCov">         69 :           [(vec_select:SF</span>
<span class="lineNum">    4742 </span>            :              (match_operand:V4SF 1 &quot;&lt;round_nimm_predicate&gt;&quot; &quot;&lt;round_constraint&gt;&quot;)
<span class="lineNum">    4743 </span><span class="lineCov">         69 :              (parallel [(const_int 0)]))]</span>
<span class="lineNum">    4744 </span><span class="lineCov">         69 :           UNSPEC_UNSIGNED_FIX_NOTRUNC))]</span>
<span class="lineNum">    4745 </span><span class="lineCov">          9 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    4746 </span><span class="lineNoCov">          0 :   &quot;vcvtss2usi\t{&lt;round_op2&gt;%1, %0|%0, %k1&lt;round_op2&gt;}&quot;</span>
<span class="lineNum">    4747 </span><span class="lineCov">        138 :   [(set_attr &quot;type&quot; &quot;sseicvt&quot;)</span>
<span class="lineNum">    4748 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    4749 </span><span class="lineCov">         41 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    4750 </span><span class="lineCov">         32 : </span>
<span class="lineNum">    4751 </span>            : (define_insn &quot;avx512f_vcvttss2usi&lt;rex64namesuffix&gt;&lt;round_saeonly_name&gt;&quot;
<span class="lineNum">    4752 </span><span class="lineCov">          9 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">    4753 </span><span class="lineCov">         15 :         (unsigned_fix:SWI48</span>
<span class="lineNum">    4754 </span>            :           (vec_select:SF
<span class="lineNum">    4755 </span>            :             (match_operand:V4SF 1 &quot;&lt;round_saeonly_nimm_scalar_predicate&gt;&quot; &quot;&lt;round_saeonly_constraint&gt;&quot;)
<span class="lineNum">    4756 </span><span class="lineCov">          4 :             (parallel [(const_int 0)]))))]</span>
<span class="lineNum">    4757 </span><span class="lineCov">         11 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    4758 </span><span class="lineCov">          2 :   &quot;vcvttss2usi\t{&lt;round_saeonly_op2&gt;%1, %0|%0, %k1&lt;round_saeonly_op2&gt;}&quot;</span>
<span class="lineNum">    4759 </span><span class="lineCov">          6 :   [(set_attr &quot;type&quot; &quot;sseicvt&quot;)</span>
<span class="lineNum">    4760 </span><span class="lineCov">          6 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    4761 </span><span class="lineCov">         11 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    4762 </span><span class="lineCov">         16 : </span>
<span class="lineNum">    4763 </span><span class="lineCov">          2 : (define_insn &quot;avx512f_vcvtsd2usi&lt;rex64namesuffix&gt;&lt;round_name&gt;&quot;</span>
<span class="lineNum">    4764 </span>            :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r&quot;)
<span class="lineNum">    4765 </span>            :         (unspec:SWI48
<span class="lineNum">    4766 </span>            :           [(vec_select:DF
<span class="lineNum">    4767 </span>            :              (match_operand:V2DF 1 &quot;&lt;round_nimm_predicate&gt;&quot; &quot;&lt;round_constraint&gt;&quot;)
<span class="lineNum">    4768 </span>            :              (parallel [(const_int 0)]))]
<span class="lineNum">    4769 </span>            :           UNSPEC_UNSIGNED_FIX_NOTRUNC))]
<span class="lineNum">    4770 </span><span class="lineCov">          9 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    4771 </span><span class="lineNoCov">          0 :   &quot;vcvtsd2usi\t{&lt;round_op2&gt;%1, %0|%0, %q1&lt;round_op2&gt;}&quot;</span>
<span class="lineNum">    4772 </span>            :   [(set_attr &quot;type&quot; &quot;sseicvt&quot;)
<span class="lineNum">    4773 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    4774 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])
<span class="lineNum">    4775 </span>            : 
<span class="lineNum">    4776 </span>            : (define_insn &quot;avx512f_vcvttsd2usi&lt;rex64namesuffix&gt;&lt;round_saeonly_name&gt;&quot;
<span class="lineNum">    4777 </span>            :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r&quot;)
<span class="lineNum">    4778 </span><span class="lineCov">         30 :         (unsigned_fix:SWI48</span>
<span class="lineNum">    4779 </span><span class="lineCov">         30 :           (vec_select:DF</span>
<span class="lineNum">    4780 </span>            :             (match_operand:V2DF 1 &quot;&lt;round_saeonly_nimm_scalar_predicate&gt;&quot; &quot;&lt;round_saeonly_constraint&gt;&quot;)
<span class="lineNum">    4781 </span><span class="lineCov">          9 :             (parallel [(const_int 0)]))))]</span>
<span class="lineNum">    4782 </span><span class="lineCov">         23 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    4783 </span>            :   &quot;vcvttsd2usi\t{&lt;round_saeonly_op2&gt;%1, %0|%0, %q1&lt;round_saeonly_op2&gt;}&quot;
<span class="lineNum">    4784 </span>            :   [(set_attr &quot;type&quot; &quot;sseicvt&quot;)
<span class="lineNum">    4785 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    4786 </span><span class="lineCov">          7 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    4787 </span><span class="lineCov">          7 : </span>
<span class="lineNum">    4788 </span>            : (define_insn &quot;sse2_cvtsd2si&lt;rex64namesuffix&gt;&lt;round_name&gt;&quot;
<span class="lineNum">    4789 </span>            :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r,r&quot;)
<span class="lineNum">    4790 </span>            :         (unspec:SWI48
<span class="lineNum">    4791 </span>            :           [(vec_select:DF
<span class="lineNum">    4792 </span>            :              (match_operand:V2DF 1 &quot;&lt;round_nimm_scalar_predicate&gt;&quot; &quot;v,&lt;round_constraint2&gt;&quot;)
<span class="lineNum">    4793 </span>            :              (parallel [(const_int 0)]))]
<span class="lineNum">    4794 </span>            :           UNSPEC_FIX_NOTRUNC))]
<span class="lineNum">    4795 </span><span class="lineCov">         24 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">    4796 </span><span class="lineNoCov">          0 :   &quot;%vcvtsd2si&lt;rex64suffix&gt;\t{&lt;round_op2&gt;%1, %0|%0, %q1&lt;round_op2&gt;}&quot;</span>
<span class="lineNum">    4797 </span>            :   [(set_attr &quot;type&quot; &quot;sseicvt&quot;)
<span class="lineNum">    4798 </span>            :    (set_attr &quot;athlon_decode&quot; &quot;double,vector&quot;)
<span class="lineNum">    4799 </span>            :    (set_attr &quot;bdver1_decode&quot; &quot;double,double&quot;)
<span class="lineNum">    4800 </span>            :    (set_attr &quot;btver2_decode&quot; &quot;double,double&quot;)
<span class="lineNum">    4801 </span>            :    (set_attr &quot;prefix_rep&quot; &quot;1&quot;)
<span class="lineNum">    4802 </span>            :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)
<span class="lineNum">    4803 </span><span class="lineCov">        146 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    4804 </span><span class="lineCov">        146 : </span>
<span class="lineNum">    4805 </span>            : (define_insn &quot;sse2_cvtsd2si&lt;rex64namesuffix&gt;_2&quot;
<span class="lineNum">    4806 </span><span class="lineCov">         70 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r,r&quot;)</span>
<span class="lineNum">    4807 </span><span class="lineCov">         70 :         (unspec:SWI48 [(match_operand:DF 1 &quot;nonimmediate_operand&quot; &quot;v,m&quot;)]</span>
<span class="lineNum">    4808 </span>            :                       UNSPEC_FIX_NOTRUNC))]
<span class="lineNum">    4809 </span><span class="lineCov">          4 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">    4810 </span><span class="lineNoCov">          0 :   &quot;%vcvtsd2si&lt;rex64suffix&gt;\t{%1, %0|%0, %q1}&quot;</span>
<span class="lineNum">    4811 </span>            :   [(set_attr &quot;type&quot; &quot;sseicvt&quot;)
<span class="lineNum">    4812 </span>            :    (set_attr &quot;athlon_decode&quot; &quot;double,vector&quot;)
<span class="lineNum">    4813 </span>            :    (set_attr &quot;amdfam10_decode&quot; &quot;double,double&quot;)
<span class="lineNum">    4814 </span>            :    (set_attr &quot;bdver1_decode&quot; &quot;double,double&quot;)
<span class="lineNum">    4815 </span>            :    (set_attr &quot;prefix_rep&quot; &quot;1&quot;)
<span class="lineNum">    4816 </span>            :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)
<span class="lineNum">    4817 </span><span class="lineCov">        247 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    4818 </span><span class="lineCov">        247 : </span>
<span class="lineNum">    4819 </span>            : (define_insn &quot;sse2_cvttsd2si&lt;rex64namesuffix&gt;&lt;round_saeonly_name&gt;&quot;
<span class="lineNum">    4820 </span><span class="lineCov">         31 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r,r&quot;)</span>
<span class="lineNum">    4821 </span><span class="lineCov">         31 :         (fix:SWI48</span>
<span class="lineNum">    4822 </span>            :           (vec_select:DF
<span class="lineNum">    4823 </span>            :             (match_operand:V2DF 1 &quot;&lt;round_saeonly_nimm_scalar_predicate&gt;&quot; &quot;v,&lt;round_saeonly_constraint2&gt;&quot;)
<span class="lineNum">    4824 </span>            :             (parallel [(const_int 0)]))))]
<span class="lineNum">    4825 </span><span class="lineCov">         82 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">    4826 </span><span class="lineNoCov">          0 :   &quot;%vcvttsd2si&lt;rex64suffix&gt;\t{&lt;round_saeonly_op2&gt;%1, %0|%0, %q1&lt;round_saeonly_op2&gt;}&quot;</span>
<span class="lineNum">    4827 </span>            :   [(set_attr &quot;type&quot; &quot;sseicvt&quot;)
<span class="lineNum">    4828 </span>            :    (set_attr &quot;athlon_decode&quot; &quot;double,vector&quot;)
<span class="lineNum">    4829 </span><span class="lineCov">         87 :    (set_attr &quot;amdfam10_decode&quot; &quot;double,double&quot;)</span>
<span class="lineNum">    4830 </span><span class="lineCov">         87 :    (set_attr &quot;bdver1_decode&quot; &quot;double,double&quot;)</span>
<span class="lineNum">    4831 </span>            :    (set_attr &quot;btver2_decode&quot; &quot;double,double&quot;)
<span class="lineNum">    4832 </span>            :    (set_attr &quot;prefix_rep&quot; &quot;1&quot;)
<span class="lineNum">    4833 </span>            :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)
<span class="lineNum">    4834 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])
<span class="lineNum">    4835 </span>            : 
<span class="lineNum">    4836 </span>            : ;; For float&lt;si2dfmode&gt;&lt;mode&gt;2 insn pattern
<span class="lineNum">    4837 </span>            : (define_mode_attr si2dfmode
<span class="lineNum">    4838 </span>            :   [(V8DF &quot;V8SI&quot;) (V4DF &quot;V4SI&quot;)])
<span class="lineNum">    4839 </span>            : (define_mode_attr si2dfmodelower
<span class="lineNum">    4840 </span>            :   [(V8DF &quot;v8si&quot;) (V4DF &quot;v4si&quot;)])
<span class="lineNum">    4841 </span>            : 
<span class="lineNum">    4842 </span>            : (define_insn &quot;float&lt;si2dfmodelower&gt;&lt;mode&gt;2&lt;mask_name&gt;&quot;
<span class="lineNum">    4843 </span>            :   [(set (match_operand:VF2_512_256 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    4844 </span>            :         (float:VF2_512_256 (match_operand:&lt;si2dfmode&gt; 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)))]
<span class="lineNum">    4845 </span><span class="lineCov">         56 :   &quot;TARGET_AVX &amp;&amp; &lt;mask_mode512bit_condition&gt;&quot;</span>
<span class="lineNum">    4846 </span><span class="lineNoCov">          0 :   &quot;vcvtdq2pd\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1}&quot;</span>
<span class="lineNum">    4847 </span>            :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)
<span class="lineNum">    4848 </span>            :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)
<span class="lineNum">    4849 </span><span class="lineCov">        119 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    4850 </span><span class="lineCov">        119 : </span>
<span class="lineNum">    4851 </span>            : (define_insn &quot;float&lt;floatunssuffix&gt;&lt;sseintvecmodelower&gt;&lt;mode&gt;2&lt;mask_name&gt;&lt;round_name&gt;&quot;
<span class="lineNum">    4852 </span>            :   [(set (match_operand:VF2_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    4853 </span>            :         (any_float:VF2_AVX512VL
<span class="lineNum">    4854 </span>            :           (match_operand:&lt;sseintvecmode&gt; 1 &quot;nonimmediate_operand&quot; &quot;&lt;round_constraint&gt;&quot;)))]
<span class="lineNum">    4855 </span><span class="lineCov">         38 :   &quot;TARGET_AVX512DQ&quot;</span>
<span class="lineNum">    4856 </span><span class="lineCov">         19 :   &quot;vcvt&lt;floatsuffix&gt;qq2pd\t{&lt;round_mask_op2&gt;%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1&lt;round_mask_op2&gt;}&quot;</span>
<span class="lineNum">    4857 </span>            :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)
<span class="lineNum">    4858 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    4859 </span><span class="lineCov">        127 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    4860 </span><span class="lineCov">        127 : </span>
<span class="lineNum">    4861 </span><span class="lineCov">        127 : ;; For float&lt;floatunssuffix&gt;&lt;sselondveclower&gt;&lt;mode&gt; insn patterns</span>
<span class="lineNum">    4862 </span>            : (define_mode_attr qq2pssuff
<span class="lineNum">    4863 </span><span class="lineCov">        346 :   [(V8SF &quot;&quot;) (V4SF &quot;{y}&quot;)])</span>
<span class="lineNum">    4864 </span><span class="lineCov">        346 : </span>
<span class="lineNum">    4865 </span>            : (define_mode_attr sselongvecmode
<span class="lineNum">    4866 </span><span class="lineCov">        141 :   [(V8SF &quot;V8DI&quot;) (V4SF  &quot;V4DI&quot;)])</span>
<span class="lineNum">    4867 </span><span class="lineCov">        141 : </span>
<span class="lineNum">    4868 </span>            : (define_mode_attr sselongvecmodelower
<span class="lineNum">    4869 </span>            :   [(V8SF &quot;v8di&quot;) (V4SF  &quot;v4di&quot;)])
<span class="lineNum">    4870 </span>            : 
<span class="lineNum">    4871 </span>            : (define_mode_attr sseintvecmode3
<span class="lineNum">    4872 </span>            :   [(V8SF &quot;XI&quot;) (V4SF &quot;OI&quot;)
<span class="lineNum">    4873 </span>            :    (V8DF &quot;OI&quot;) (V4DF &quot;TI&quot;)])
<span class="lineNum">    4874 </span>            : 
<span class="lineNum">    4875 </span>            : (define_insn &quot;float&lt;floatunssuffix&gt;&lt;sselongvecmodelower&gt;&lt;mode&gt;2&lt;mask_name&gt;&lt;round_name&gt;&quot;
<span class="lineNum">    4876 </span>            :   [(set (match_operand:VF1_128_256VL 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    4877 </span>            :          (any_float:VF1_128_256VL
<span class="lineNum">    4878 </span>            :            (match_operand:&lt;sselongvecmode&gt; 1 &quot;nonimmediate_operand&quot; &quot;&lt;round_constraint&gt;&quot;)))]
<span class="lineNum">    4879 </span><span class="lineCov">        346 :   &quot;TARGET_AVX512DQ &amp;&amp; &lt;round_modev8sf_condition&gt;&quot;</span>
<span class="lineNum">    4880 </span><span class="lineCov">         11 :   &quot;vcvt&lt;floatsuffix&gt;qq2ps&lt;qq2pssuff&gt;\t{&lt;round_mask_op2&gt;%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1&lt;round_mask_op2&gt;}&quot;</span>
<span class="lineNum">    4881 </span>            :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)
<span class="lineNum">    4882 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    4883 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])
<span class="lineNum">    4884 </span>            : 
<span class="lineNum">    4885 </span>            : (define_insn &quot;float&lt;floatunssuffix&gt;v2div2sf2&quot;
<span class="lineNum">    4886 </span>            :   [(set (match_operand:V4SF 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    4887 </span><span class="lineCov">       8677 :         (vec_concat:V4SF</span>
<span class="lineNum">    4888 </span><span class="lineCov">       8185 :             (any_float:V2SF (match_operand:V2DI 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;))</span>
<span class="lineNum">    4889 </span><span class="lineCov">       7589 :             (const_vector:V2SF [(const_int 0) (const_int 0)])))]</span>
<span class="lineNum">    4890 </span><span class="lineCov">        197 :   &quot;TARGET_AVX512DQ &amp;&amp; TARGET_AVX512VL&quot;</span>
<span class="lineNum">    4891 </span><span class="lineCov">       7207 :   &quot;vcvt&lt;floatsuffix&gt;qq2ps{x}\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">    4892 </span><span class="lineCov">         46 :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)</span>
<span class="lineNum">    4893 </span><span class="lineCov">         93 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    4894 </span><span class="lineCov">       7017 :    (set_attr &quot;mode&quot; &quot;V4SF&quot;)])</span>
<span class="lineNum">    4895 </span><span class="lineCov">      12750 : </span>
<span class="lineNum">    4896 </span><span class="lineCov">        487 : (define_mode_attr vpckfloat_concat_mode</span>
<span class="lineNum">    4897 </span><span class="lineCov">         14 :   [(V8DI &quot;v16sf&quot;) (V4DI &quot;v8sf&quot;) (V2DI &quot;v8sf&quot;)])</span>
<span class="lineNum">    4898 </span><span class="lineCov">        622 : (define_mode_attr vpckfloat_temp_mode</span>
<span class="lineNum">    4899 </span>            :   [(V8DI &quot;V8SF&quot;) (V4DI &quot;V4SF&quot;) (V2DI &quot;V4SF&quot;)])
<span class="lineNum">    4900 </span><span class="lineCov">        214 : (define_mode_attr vpckfloat_op_mode</span>
<span class="lineNum">    4901 </span><span class="lineCov">        152 :   [(V8DI &quot;v8sf&quot;) (V4DI &quot;v4sf&quot;) (V2DI &quot;v2sf&quot;)])</span>
<span class="lineNum">    4902 </span><span class="lineCov">        152 : </span>
<span class="lineNum">    4903 </span><span class="lineCov">         62 : (define_expand &quot;vec_pack&lt;floatprefix&gt;_float_&lt;mode&gt;&quot;</span>
<span class="lineNum">    4904 </span>            :   [(match_operand:&lt;ssePSmode&gt; 0 &quot;register_operand&quot;)
<span class="lineNum">    4905 </span><span class="lineCov">         50 :    (any_float:&lt;ssePSmode&gt;</span>
<span class="lineNum">    4906 </span><span class="lineCov">         50 :      (match_operand:VI8_AVX512VL 1 &quot;register_operand&quot;))</span>
<span class="lineNum">    4907 </span><span class="lineCov">          3 :    (match_operand:VI8_AVX512VL 2 &quot;register_operand&quot;)]</span>
<span class="lineNum">    4908 </span><span class="lineCov">          2 :   &quot;TARGET_AVX512DQ&quot;</span>
<span class="lineNum">    4909 </span><span class="lineCov">         52 : {</span>
<span class="lineNum">    4910 </span>            :   rtx r1 = gen_reg_rtx (&lt;vpckfloat_temp_mode&gt;mode);
<span class="lineNum">    4911 </span><span class="lineCov">          2 :   rtx r2 = gen_reg_rtx (&lt;vpckfloat_temp_mode&gt;mode);</span>
<span class="lineNum">    4912 </span><span class="lineCov">          2 :   rtx (*gen) (rtx, rtx) = gen_float&lt;floatunssuffix&gt;&lt;mode&gt;&lt;vpckfloat_op_mode&gt;2;</span>
<span class="lineNum">    4913 </span><span class="lineCov">          2 :   emit_insn (gen (r1, operands[1]));</span>
<span class="lineNum">    4914 </span><span class="lineCov">          2 :   emit_insn (gen (r2, operands[2]));</span>
<span class="lineNum">    4915 </span>            :   if (&lt;MODE&gt;mode == V2DImode)
<span class="lineNum">    4916 </span>            :     emit_insn (gen_sse_movlhps (operands[0], r1, r2));
<span class="lineNum">    4917 </span>            :   else
<span class="lineNum">    4918 </span>            :     emit_insn (gen_avx_vec_concat&lt;vpckfloat_concat_mode&gt; (operands[0],
<span class="lineNum">    4919 </span>            :                                                           r1, r2));
<span class="lineNum">    4920 </span>            :   DONE;
<span class="lineNum">    4921 </span>            : })
<span class="lineNum">    4922 </span>            : 
<span class="lineNum">    4923 </span>            : (define_insn &quot;float&lt;floatunssuffix&gt;v2div2sf2_mask&quot;
<span class="lineNum">    4924 </span>            :   [(set (match_operand:V4SF 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    4925 </span>            :     (vec_concat:V4SF
<span class="lineNum">    4926 </span>            :         (vec_merge:V2SF
<span class="lineNum">    4927 </span>            :                 (any_float:V2SF (match_operand:V2DI 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;))
<span class="lineNum">    4928 </span>            :             (vec_select:V2SF
<span class="lineNum">    4929 </span>            :                 (match_operand:V4SF 2 &quot;vector_move_operand&quot; &quot;0C&quot;)
<span class="lineNum">    4930 </span>            :                 (parallel [(const_int 0) (const_int 1)]))
<span class="lineNum">    4931 </span>            :             (match_operand:QI 3 &quot;register_operand&quot; &quot;Yk&quot;))
<span class="lineNum">    4932 </span>            :             (const_vector:V2SF [(const_int 0) (const_int 0)])))]
<span class="lineNum">    4933 </span>            :   &quot;TARGET_AVX512DQ &amp;&amp; TARGET_AVX512VL&quot;
<span class="lineNum">    4934 </span><span class="lineNoCov">          0 :   &quot;vcvt&lt;floatsuffix&gt;qq2ps{x}\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}&quot;</span>
<span class="lineNum">    4935 </span>            :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)
<span class="lineNum">    4936 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    4937 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;V4SF&quot;)])</span>
<span class="lineNum">    4938 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    4939 </span>            : (define_insn &quot;*float&lt;floatunssuffix&gt;v2div2sf2_mask_1&quot;
<a name="4940"><span class="lineNum">    4940 </span>            :   [(set (match_operand:V4SF 0 &quot;register_operand&quot; &quot;=v&quot;)</a>
<span class="lineNum">    4941 </span>            :     (vec_concat:V4SF
<span class="lineNum">    4942 </span>            :         (vec_merge:V2SF
<span class="lineNum">    4943 </span>            :                 (any_float:V2SF (match_operand:V2DI 1
<span class="lineNum">    4944 </span>            :                                   &quot;nonimmediate_operand&quot; &quot;vm&quot;))
<span class="lineNum">    4945 </span>            :             (const_vector:V2SF [(const_int 0) (const_int 0)])
<span class="lineNum">    4946 </span>            :             (match_operand:QI 2 &quot;register_operand&quot; &quot;Yk&quot;))
<span class="lineNum">    4947 </span>            :             (const_vector:V2SF [(const_int 0) (const_int 0)])))]
<span class="lineNum">    4948 </span>            :   &quot;TARGET_AVX512DQ &amp;&amp; TARGET_AVX512VL&quot;
<span class="lineNum">    4949 </span><span class="lineNoCov">          0 :   &quot;vcvt&lt;floatsuffix&gt;qq2ps{x}\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}&quot;</span>
<span class="lineNum">    4950 </span>            :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)
<span class="lineNum">    4951 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    4952 </span>            :    (set_attr &quot;mode&quot; &quot;V4SF&quot;)])
<span class="lineNum">    4953 </span>            : 
<span class="lineNum">    4954 </span>            : (define_insn &quot;ufloat&lt;si2dfmodelower&gt;&lt;mode&gt;2&lt;mask_name&gt;&quot;
<span class="lineNum">    4955 </span>            :   [(set (match_operand:VF2_512_256VL 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    4956 </span><span class="lineCov">       1557 :         (unsigned_float:VF2_512_256VL</span>
<span class="lineNum">    4957 </span><span class="lineCov">       1557 :           (match_operand:&lt;si2dfmode&gt; 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)))]</span>
<span class="lineNum">    4958 </span><span class="lineCov">         18 :    &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    4959 </span><span class="lineNoCov">          0 :    &quot;vcvtudq2pd\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1}&quot;</span>
<span class="lineNum">    4960 </span><span class="lineCov">        108 :    [(set_attr &quot;type&quot; &quot;ssecvt&quot;)</span>
<span class="lineNum">    4961 </span>            :     (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    4962 </span>            :     (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])
<span class="lineNum">    4963 </span>            : 
<span class="lineNum">    4964 </span>            : (define_insn &quot;ufloatv2siv2df2&lt;mask_name&gt;&quot;
<span class="lineNum">    4965 </span>            :   [(set (match_operand:V2DF 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    4966 </span><span class="lineCov">         42 :         (unsigned_float:V2DF</span>
<span class="lineNum">    4967 </span><span class="lineCov">         42 :           (vec_select:V2SI</span>
<span class="lineNum">    4968 </span><span class="lineCov">         42 :             (match_operand:V4SI 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)</span>
<span class="lineNum">    4969 </span>            :             (parallel [(const_int 0) (const_int 1)]))))]
<span class="lineNum">    4970 </span><span class="lineCov">         51 :   &quot;TARGET_AVX512VL&quot;</span>
<span class="lineNum">    4971 </span><span class="lineCov">          1 :   &quot;vcvtudq2pd\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %q1}&quot;</span>
<span class="lineNum">    4972 </span><span class="lineCov">         16 :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)</span>
<span class="lineNum">    4973 </span><span class="lineCov">         16 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    4974 </span><span class="lineCov">         16 :    (set_attr &quot;mode&quot; &quot;V2DF&quot;)])</span>
<span class="lineNum">    4975 </span>            : 
<span class="lineNum">    4976 </span>            : (define_insn &quot;avx512f_cvtdq2pd512_2&quot;
<span class="lineNum">    4977 </span>            :   [(set (match_operand:V8DF 0 &quot;register_operand&quot; &quot;=v&quot;)
<a name="4978"><span class="lineNum">    4978 </span>            :         (float:V8DF</a>
<span class="lineNum">    4979 </span>            :           (vec_select:V8SI
<span class="lineNum">    4980 </span><span class="lineCov">      20883 :             (match_operand:V16SI 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)</span>
<span class="lineNum">    4981 </span>            :             (parallel [(const_int 0) (const_int 1)
<span class="lineNum">    4982 </span>            :                        (const_int 2) (const_int 3)
<span class="lineNum">    4983 </span>            :                        (const_int 4) (const_int 5)
<span class="lineNum">    4984 </span><span class="lineCov">      39309 :                        (const_int 6) (const_int 7)]))))]</span>
<span class="lineNum">    4985 </span><span class="lineCov">         26 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    4986 </span><span class="lineCov">         13 :   &quot;vcvtdq2pd\t{%t1, %0|%0, %t1}&quot;</span>
<span class="lineNum">    4987 </span><span class="lineCov">      19535 :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)</span>
<span class="lineNum">    4988 </span><span class="lineCov">       1348 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    4989 </span><span class="lineCov">      18529 :    (set_attr &quot;mode&quot; &quot;V8DF&quot;)])</span>
<span class="lineNum">    4990 </span><span class="lineCov">      18529 : </span>
<span class="lineNum">    4991 </span><span class="lineCov">        189 : (define_insn &quot;avx_cvtdq2pd256_2&quot;</span>
<span class="lineNum">    4992 </span><span class="lineCov">         86 :   [(set (match_operand:V4DF 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    4993 </span><span class="lineCov">       5049 :         (float:V4DF</span>
<span class="lineNum">    4994 </span><span class="lineCov">          2 :           (vec_select:V4SI</span>
<span class="lineNum">    4995 </span><span class="lineCov">       5019 :             (match_operand:V8SI 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)</span>
<span class="lineNum">    4996 </span><span class="lineCov">       5019 :             (parallel [(const_int 0) (const_int 1)</span>
<span class="lineNum">    4997 </span><span class="lineCov">       5019 :                        (const_int 2) (const_int 3)]))))]</span>
<span class="lineNum">    4998 </span><span class="lineCov">       9786 :   &quot;TARGET_AVX&quot;</span>
<span class="lineNum">    4999 </span><span class="lineCov">         69 :   &quot;vcvtdq2pd\t{%x1, %0|%0, %x1}&quot;</span>
<span class="lineNum">    5000 </span><span class="lineCov">          4 :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)</span>
<span class="lineNum">    5001 </span>            :    (set_attr &quot;prefix&quot; &quot;maybe_evex&quot;)
<span class="lineNum">    5002 </span><span class="lineCov">       4182 :    (set_attr &quot;mode&quot; &quot;V4DF&quot;)])</span>
<span class="lineNum">    5003 </span><span class="lineCov">       4174 : </span>
<span class="lineNum">    5004 </span><span class="lineCov">       4198 : (define_insn &quot;sse2_cvtdq2pd&lt;mask_name&gt;&quot;</span>
<span class="lineNum">    5005 </span>            :   [(set (match_operand:V2DF 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    5006 </span><span class="lineCov">       4174 :         (float:V2DF</span>
<span class="lineNum">    5007 </span><span class="lineCov">       4174 :           (vec_select:V2SI</span>
<span class="lineNum">    5008 </span><span class="lineCov">       4174 :             (match_operand:V4SI 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)</span>
<span class="lineNum">    5009 </span><span class="lineCov">       4174 :             (parallel [(const_int 0) (const_int 1)]))))]</span>
<span class="lineNum">    5010 </span><span class="lineCov">       2357 :   &quot;TARGET_SSE2 &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;</span>
<span class="lineNum">    5011 </span><span class="lineCov">       1817 :   &quot;%vcvtdq2pd\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %q1}&quot;</span>
<span class="lineNum">    5012 </span>            :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)
<span class="lineNum">    5013 </span>            :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)
<span class="lineNum">    5014 </span>            :    (set_attr &quot;mode&quot; &quot;V2DF&quot;)])
<span class="lineNum">    5015 </span>            : 
<span class="lineNum">    5016 </span>            : (define_insn &quot;avx512f_cvtpd2dq512&lt;mask_name&gt;&lt;round_name&gt;&quot;
<span class="lineNum">    5017 </span>            :   [(set (match_operand:V8SI 0 &quot;register_operand&quot; &quot;=v&quot;)
<a name="5018"><span class="lineNum">    5018 </span>            :         (unspec:V8SI</a>
<span class="lineNum">    5019 </span>            :           [(match_operand:V8DF 1 &quot;&lt;round_nimm_predicate&gt;&quot; &quot;&lt;round_constraint&gt;&quot;)]
<span class="lineNum">    5020 </span><span class="lineCov">       2146 :           UNSPEC_FIX_NOTRUNC))]</span>
<span class="lineNum">    5021 </span><span class="lineCov">         23 :   &quot;TARGET_AVX512F&quot;</span>
<a name="5022"><span class="lineNum">    5022 </span><span class="lineCov">          1 :   &quot;vcvtpd2dq\t{&lt;round_mask_op2&gt;%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1&lt;round_mask_op2&gt;}&quot;</span></a>
<span class="lineNum">    5023 </span>            :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)
<span class="lineNum">    5024 </span><span class="lineCov">      42647 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    5025 </span><span class="lineCov">       2146 :    (set_attr &quot;mode&quot; &quot;OI&quot;)])</span>
<span class="lineNum">    5026 </span><span class="lineCov">       2156 : </span>
<span class="lineNum">    5027 </span><span class="lineCov">       2146 : (define_insn &quot;avx_cvtpd2dq256&lt;mask_name&gt;&quot;</span>
<span class="lineNum">    5028 </span><span class="lineCov">       2146 :   [(set (match_operand:V4SI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    5029 </span><span class="lineCov">      40573 :         (unspec:V4SI [(match_operand:V4DF 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)]</span>
<span class="lineNum">    5030 </span><span class="lineCov">      40583 :                      UNSPEC_FIX_NOTRUNC))]</span>
<span class="lineNum">    5031 </span><span class="lineCov">        465 :   &quot;TARGET_AVX &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;</span>
<span class="lineNum">    5032 </span><span class="lineCov">         10 :   &quot;vcvtpd2dq{y}\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1}&quot;</span>
<span class="lineNum">    5033 </span><span class="lineCov">        788 :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)</span>
<span class="lineNum">    5034 </span><span class="lineCov">         10 :    (set_attr &quot;prefix&quot; &quot;&lt;mask_prefix&gt;&quot;)</span>
<span class="lineNum">    5035 </span><span class="lineCov">         41 :    (set_attr &quot;mode&quot; &quot;OI&quot;)])</span>
<span class="lineNum">    5036 </span><span class="lineCov">         41 : </span>
<span class="lineNum">    5037 </span><span class="lineCov">         31 : (define_expand &quot;avx_cvtpd2dq256_2&quot;</span>
<span class="lineNum">    5038 </span>            :   [(set (match_operand:V8SI 0 &quot;register_operand&quot;)
<span class="lineNum">    5039 </span><span class="lineCov">         83 :         (vec_concat:V8SI</span>
<span class="lineNum">    5040 </span><span class="lineCov">         83 :           (unspec:V4SI [(match_operand:V4DF 1 &quot;nonimmediate_operand&quot;)]</span>
<span class="lineNum">    5041 </span><span class="lineCov">         81 :                        UNSPEC_FIX_NOTRUNC)</span>
<span class="lineNum">    5042 </span><span class="lineCov">         14 :           (match_dup 2)))]</span>
<span class="lineNum">    5043 </span><span class="lineCov">         28 :   &quot;TARGET_AVX&quot;</span>
<span class="lineNum">    5044 </span>            :   &quot;operands[2] = CONST0_RTX (V4SImode);&quot;)
<span class="lineNum">    5045 </span>            : 
<span class="lineNum">    5046 </span>            : (define_insn &quot;*avx_cvtpd2dq256_2&quot;
<span class="lineNum">    5047 </span>            :   [(set (match_operand:V8SI 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    5048 </span>            :         (vec_concat:V8SI
<span class="lineNum">    5049 </span>            :           (unspec:V4SI [(match_operand:V4DF 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)]
<span class="lineNum">    5050 </span>            :                        UNSPEC_FIX_NOTRUNC)
<span class="lineNum">    5051 </span>            :           (match_operand:V4SI 2 &quot;const0_operand&quot;)))]
<span class="lineNum">    5052 </span><span class="lineNoCov">          0 :   &quot;TARGET_AVX&quot;</span>
<span class="lineNum">    5053 </span>            :   &quot;vcvtpd2dq{y}\t{%1, %x0|%x0, %1}&quot;
<span class="lineNum">    5054 </span>            :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)
<span class="lineNum">    5055 </span><span class="lineCov">         50 :    (set_attr &quot;prefix&quot; &quot;vex&quot;)</span>
<span class="lineNum">    5056 </span>            :    (set_attr &quot;btver2_decode&quot; &quot;vector&quot;)
<span class="lineNum">    5057 </span><span class="lineCov">         41 :    (set_attr &quot;mode&quot; &quot;OI&quot;)])</span>
<span class="lineNum">    5058 </span><span class="lineCov">         41 : </span>
<span class="lineNum">    5059 </span><span class="lineCov">         41 : (define_insn &quot;sse2_cvtpd2dq&lt;mask_name&gt;&quot;</span>
<span class="lineNum">    5060 </span><span class="lineCov">         41 :   [(set (match_operand:V4SI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    5061 </span><span class="lineCov">         41 :         (vec_concat:V4SI</span>
<span class="lineNum">    5062 </span><span class="lineCov">         41 :           (unspec:V2SI [(match_operand:V2DF 1 &quot;vector_operand&quot; &quot;vBm&quot;)]</span>
<span class="lineNum">    5063 </span>            :                        UNSPEC_FIX_NOTRUNC)
<span class="lineNum">    5064 </span>            :           (const_vector:V2SI [(const_int 0) (const_int 0)])))]
<span class="lineNum">    5065 </span><span class="lineCov">         41 :   &quot;TARGET_SSE2 &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;</span>
<a name="5066"><span class="lineNum">    5066 </span><span class="lineCov">         39 : {</span></a>
<span class="lineNum">    5067 </span><span class="lineCov">         39 :   if (TARGET_AVX)</span>
<span class="lineNum">    5068 </span>            :     return &quot;vcvtpd2dq{x}\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1}&quot;;
<span class="lineNum">    5069 </span><span class="lineCov">        124 :   else</span>
<span class="lineNum">    5070 </span><span class="lineCov">        129 :     return &quot;cvtpd2dq\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    5071 </span><span class="lineCov">        112 : }</span>
<span class="lineNum">    5072 </span><span class="lineCov">         12 :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)</span>
<a name="5073"><span class="lineNum">    5073 </span><span class="lineCov">         12 :    (set_attr &quot;prefix_rep&quot; &quot;1&quot;)</span></a>
<span class="lineNum">    5074 </span><span class="lineCov">         12 :    (set_attr &quot;prefix_data16&quot; &quot;0&quot;)</span>
<span class="lineNum">    5075 </span><span class="lineCov">        295 :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)</span>
<span class="lineNum">    5076 </span><span class="lineCov">         12 :    (set_attr &quot;mode&quot; &quot;TI&quot;)</span>
<span class="lineNum">    5077 </span><span class="lineCov">         10 :    (set_attr &quot;amdfam10_decode&quot; &quot;double&quot;)</span>
<span class="lineNum">    5078 </span>            :    (set_attr &quot;athlon_decode&quot; &quot;vector&quot;)
<span class="lineNum">    5079 </span>            :    (set_attr &quot;bdver1_decode&quot; &quot;double&quot;)])
<span class="lineNum">    5080 </span>            : 
<span class="lineNum">    5081 </span>            : ;; For ufix_notrunc* insn patterns
<span class="lineNum">    5082 </span>            : (define_mode_attr pd2udqsuff
<span class="lineNum">    5083 </span>            :   [(V8DF &quot;&quot;) (V4DF &quot;{y}&quot;)])
<span class="lineNum">    5084 </span>            : 
<span class="lineNum">    5085 </span>            : (define_insn &quot;ufix_notrunc&lt;mode&gt;&lt;si2dfmodelower&gt;2&lt;mask_name&gt;&lt;round_name&gt;&quot;
<span class="lineNum">    5086 </span>            :   [(set (match_operand:&lt;si2dfmode&gt; 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    5087 </span>            :         (unspec:&lt;si2dfmode&gt;
<span class="lineNum">    5088 </span>            :           [(match_operand:VF2_512_256VL 1 &quot;nonimmediate_operand&quot; &quot;&lt;round_constraint&gt;&quot;)]
<span class="lineNum">    5089 </span>            :           UNSPEC_UNSIGNED_FIX_NOTRUNC))]
<a name="5090"><span class="lineNum">    5090 </span><span class="lineCov">          3 :   &quot;TARGET_AVX512F&quot;</span></a>
<span class="lineNum">    5091 </span><span class="lineNoCov">          0 :   &quot;vcvtpd2udq&lt;pd2udqsuff&gt;\t{&lt;round_mask_op2&gt;%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1&lt;round_mask_op2&gt;}&quot;</span>
<span class="lineNum">    5092 </span><span class="lineCov">         15 :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)</span>
<span class="lineNum">    5093 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    5094 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])
<span class="lineNum">    5095 </span>            : 
<span class="lineNum">    5096 </span>            : (define_insn &quot;ufix_notruncv2dfv2si2&lt;mask_name&gt;&quot;
<span class="lineNum">    5097 </span>            :   [(set (match_operand:V4SI 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    5098 </span><span class="lineCov">         20 :         (vec_concat:V4SI</span>
<span class="lineNum">    5099 </span><span class="lineCov">         20 :           (unspec:V2SI</span>
<span class="lineNum">    5100 </span>            :             [(match_operand:V2DF 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)]
<span class="lineNum">    5101 </span><span class="lineCov">          9 :             UNSPEC_UNSIGNED_FIX_NOTRUNC)</span>
<span class="lineNum">    5102 </span><span class="lineCov">          9 :           (const_vector:V2SI [(const_int 0) (const_int 0)])))]</span>
<span class="lineNum">    5103 </span><span class="lineCov">         10 :   &quot;TARGET_AVX512VL&quot;</span>
<span class="lineNum">    5104 </span><span class="lineCov">          2 :   &quot;vcvtpd2udq{x}\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1}&quot;</span>
<span class="lineNum">    5105 </span>            :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)
<span class="lineNum">    5106 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    5107 </span>            :    (set_attr &quot;mode&quot; &quot;TI&quot;)])
<span class="lineNum">    5108 </span>            : 
<span class="lineNum">    5109 </span>            : (define_insn &quot;fix&lt;fixunssuffix&gt;_truncv8dfv8si2&lt;mask_name&gt;&lt;round_saeonly_name&gt;&quot;
<span class="lineNum">    5110 </span>            :   [(set (match_operand:V8SI 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    5111 </span><span class="lineCov">        172 :         (any_fix:V8SI</span>
<span class="lineNum">    5112 </span><span class="lineCov">        172 :           (match_operand:V8DF 1 &quot;&lt;round_saeonly_nimm_predicate&gt;&quot; &quot;&lt;round_saeonly_constraint&gt;&quot;)))]</span>
<span class="lineNum">    5113 </span><span class="lineCov">        202 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    5114 </span><span class="lineCov">        230 :   &quot;vcvttpd2&lt;fixsuffix&gt;dq\t{&lt;round_saeonly_mask_op2&gt;%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1&lt;round_saeonly_mask_op2&gt;}&quot;</span>
<span class="lineNum">    5115 </span><span class="lineCov">        177 :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)</span>
<span class="lineNum">    5116 </span><span class="lineCov">         20 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    5117 </span><span class="lineCov">        163 :    (set_attr &quot;mode&quot; &quot;OI&quot;)])</span>
<span class="lineNum">    5118 </span><span class="lineCov">         85 : </span>
<span class="lineNum">    5119 </span><span class="lineCov">         90 : (define_insn &quot;ufix_truncv2dfv2si2&lt;mask_name&gt;&quot;</span>
<span class="lineNum">    5120 </span><span class="lineCov">         73 :   [(set (match_operand:V4SI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    5121 </span><span class="lineCov">       1408 :         (vec_concat:V4SI</span>
<span class="lineNum">    5122 </span><span class="lineCov">       1360 :           (unsigned_fix:V2SI (match_operand:V2DF 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;))</span>
<span class="lineNum">    5123 </span><span class="lineCov">         48 :           (const_vector:V2SI [(const_int 0) (const_int 0)])))]</span>
<span class="lineNum">    5124 </span><span class="lineCov">       1176 :   &quot;TARGET_AVX512VL&quot;</span>
<span class="lineNum">    5125 </span><span class="lineCov">       1123 :   &quot;vcvttpd2udq{x}\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1}&quot;</span>
<span class="lineNum">    5126 </span><span class="lineCov">       1165 :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)</span>
<span class="lineNum">    5127 </span><span class="lineCov">         48 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    5128 </span><span class="lineCov">         48 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">    5129 </span><span class="lineCov">       1278 : </span>
<span class="lineNum">    5130 </span>            : (define_insn &quot;fix_truncv4dfv4si2&lt;mask_name&gt;&quot;
<span class="lineNum">    5131 </span><span class="lineCov">        989 :   [(set (match_operand:V4SI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    5132 </span><span class="lineCov">        989 :         (fix:V4SI (match_operand:V4DF 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)))]</span>
<span class="lineNum">    5133 </span><span class="lineCov">       1272 :   &quot;TARGET_AVX || (TARGET_AVX512VL &amp;&amp; TARGET_AVX512F)&quot;</span>
<span class="lineNum">    5134 </span><span class="lineCov">        865 :   &quot;vcvttpd2dq{y}\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1}&quot;</span>
<span class="lineNum">    5135 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)</span>
<span class="lineNum">    5136 </span><span class="lineCov">        989 :    (set_attr &quot;prefix&quot; &quot;maybe_evex&quot;)</span>
<span class="lineNum">    5137 </span><span class="lineCov">        124 :    (set_attr &quot;mode&quot; &quot;OI&quot;)])</span>
<span class="lineNum">    5138 </span><span class="lineCov">        865 : </span>
<span class="lineNum">    5139 </span><span class="lineCov">        865 : (define_insn &quot;ufix_truncv4dfv4si2&lt;mask_name&gt;&quot;</span>
<span class="lineNum">    5140 </span><span class="lineCov">        124 :   [(set (match_operand:V4SI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    5141 </span><span class="lineCov">        124 :         (unsigned_fix:V4SI (match_operand:V4DF 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)))]</span>
<span class="lineNum">    5142 </span><span class="lineCov">        164 :   &quot;TARGET_AVX512VL &amp;&amp; TARGET_AVX512F&quot;</span>
<span class="lineNum">    5143 </span><span class="lineCov">          2 :   &quot;vcvttpd2udq{y}\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1}&quot;</span>
<span class="lineNum">    5144 </span>            :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)
<span class="lineNum">    5145 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix&quot; &quot;maybe_evex&quot;)</span>
<span class="lineNum">    5146 </span><span class="lineCov">        126 :    (set_attr &quot;mode&quot; &quot;OI&quot;)])</span>
<span class="lineNum">    5147 </span><span class="lineCov">        126 : </span>
<span class="lineNum">    5148 </span><span class="lineCov">        126 : (define_insn &quot;fix&lt;fixunssuffix&gt;_trunc&lt;mode&gt;&lt;sseintvecmodelower&gt;2&lt;mask_name&gt;&lt;round_saeonly_name&gt;&quot;</span>
<span class="lineNum">    5149 </span>            :   [(set (match_operand:&lt;sseintvecmode&gt; 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    5150 </span>            :         (any_fix:&lt;sseintvecmode&gt;
<span class="lineNum">    5151 </span>            :           (match_operand:VF2_AVX512VL 1 &quot;&lt;round_saeonly_nimm_predicate&gt;&quot; &quot;&lt;round_saeonly_constraint&gt;&quot;)))]
<span class="lineNum">    5152 </span><span class="lineCov">        329 :   &quot;TARGET_AVX512DQ &amp;&amp; &lt;round_saeonly_mode512bit_condition&gt;&quot;</span>
<span class="lineNum">    5153 </span><span class="lineNoCov">          0 :   &quot;vcvttpd2&lt;fixsuffix&gt;qq\t{&lt;round_saeonly_mask_op2&gt;%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1&lt;round_saeonly_mask_op2&gt;}&quot;</span>
<span class="lineNum">    5154 </span>            :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)
<span class="lineNum">    5155 </span><span class="lineCov">          2 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    5156 </span><span class="lineCov">          2 :    (set_attr &quot;mode&quot; &quot;&lt;sseintvecmode2&gt;&quot;)])</span>
<span class="lineNum">    5157 </span><span class="lineCov">         82 : </span>
<span class="lineNum">    5158 </span><span class="lineCov">          2 : (define_insn &quot;fix_notrunc&lt;mode&gt;&lt;sseintvecmodelower&gt;2&lt;mask_name&gt;&lt;round_name&gt;&quot;</span>
<span class="lineNum">    5159 </span><span class="lineCov">        310 :   [(set (match_operand:&lt;sseintvecmode&gt; 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    5160 </span><span class="lineCov">        618 :         (unspec:&lt;sseintvecmode&gt;</span>
<span class="lineNum">    5161 </span>            :           [(match_operand:VF2_AVX512VL 1 &quot;&lt;round_nimm_predicate&gt;&quot; &quot;&lt;round_constraint&gt;&quot;)]
<span class="lineNum">    5162 </span>            :           UNSPEC_FIX_NOTRUNC))]
<span class="lineNum">    5163 </span><span class="lineCov">        157 :   &quot;TARGET_AVX512DQ &amp;&amp; &lt;round_mode512bit_condition&gt;&quot;</span>
<span class="lineNum">    5164 </span><span class="lineCov">          1 :   &quot;vcvtpd2qq\t{&lt;round_mask_op2&gt;%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1&lt;round_mask_op2&gt;}&quot;</span>
<span class="lineNum">    5165 </span>            :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)
<span class="lineNum">    5166 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    5167 </span><span class="lineCov">          1 :    (set_attr &quot;mode&quot; &quot;&lt;sseintvecmode2&gt;&quot;)])</span>
<span class="lineNum">    5168 </span>            : 
<span class="lineNum">    5169 </span>            : (define_insn &quot;ufix_notrunc&lt;mode&gt;&lt;sseintvecmodelower&gt;2&lt;mask_name&gt;&lt;round_name&gt;&quot;
<span class="lineNum">    5170 </span>            :   [(set (match_operand:&lt;sseintvecmode&gt; 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    5171 </span><span class="lineCov">        308 :         (unspec:&lt;sseintvecmode&gt;</span>
<span class="lineNum">    5172 </span><span class="lineCov">        308 :           [(match_operand:VF2_AVX512VL 1 &quot;nonimmediate_operand&quot; &quot;&lt;round_constraint&gt;&quot;)]</span>
<span class="lineNum">    5173 </span><span class="lineCov">         26 :           UNSPEC_UNSIGNED_FIX_NOTRUNC))]</span>
<span class="lineNum">    5174 </span><span class="lineCov">        157 :   &quot;TARGET_AVX512DQ &amp;&amp; &lt;round_mode512bit_condition&gt;&quot;</span>
<span class="lineNum">    5175 </span><span class="lineCov">        302 :   &quot;vcvtpd2uqq\t{&lt;round_mask_op2&gt;%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1&lt;round_mask_op2&gt;}&quot;</span>
<span class="lineNum">    5176 </span><span class="lineCov">        282 :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)</span>
<span class="lineNum">    5177 </span><span class="lineCov">         10 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    5178 </span><span class="lineCov">         10 :    (set_attr &quot;mode&quot; &quot;&lt;sseintvecmode2&gt;&quot;)])</span>
<span class="lineNum">    5179 </span><span class="lineCov">         10 : </span>
<span class="lineNum">    5180 </span>            : (define_insn &quot;fix&lt;fixunssuffix&gt;_trunc&lt;mode&gt;&lt;sselongvecmodelower&gt;2&lt;mask_name&gt;&lt;round_saeonly_name&gt;&quot;
<span class="lineNum">    5181 </span>            :   [(set (match_operand:&lt;sselongvecmode&gt; 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    5182 </span><span class="lineCov">        304 :         (any_fix:&lt;sselongvecmode&gt;</span>
<span class="lineNum">    5183 </span><span class="lineCov">        304 :           (match_operand:VF1_128_256VL 1 &quot;&lt;round_saeonly_nimm_predicate&gt;&quot; &quot;&lt;round_saeonly_constraint&gt;&quot;)))]</span>
<span class="lineNum">    5184 </span><span class="lineCov">        326 :   &quot;TARGET_AVX512DQ &amp;&amp; &lt;round_saeonly_modev8sf_condition&gt;&quot;</span>
<span class="lineNum">    5185 </span><span class="lineNoCov">          0 :   &quot;vcvttps2&lt;fixsuffix&gt;qq\t{&lt;round_saeonly_mask_op2&gt;%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1&lt;round_saeonly_mask_op2&gt;}&quot;</span>
<span class="lineNum">    5186 </span><span class="lineCov">        113 :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)</span>
<span class="lineNum">    5187 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    5188 </span><span class="lineCov">        238 :    (set_attr &quot;mode&quot; &quot;&lt;sseintvecmode3&gt;&quot;)])</span>
<span class="lineNum">    5189 </span><span class="lineCov">        238 : </span>
<span class="lineNum">    5190 </span><span class="lineCov">         32 : (define_insn &quot;fix&lt;fixunssuffix&gt;_truncv2sfv2di2&lt;mask_name&gt;&quot;</span>
<span class="lineNum">    5191 </span><span class="lineCov">        300 :   [(set (match_operand:V2DI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    5192 </span><span class="lineCov">         32 :         (any_fix:V2DI</span>
<span class="lineNum">    5193 </span><span class="lineCov">        738 :           (vec_select:V2SF</span>
<span class="lineNum">    5194 </span><span class="lineCov">        456 :             (match_operand:V4SF 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)</span>
<span class="lineNum">    5195 </span><span class="lineCov">         16 :             (parallel [(const_int 0) (const_int 1)]))))]</span>
<span class="lineNum">    5196 </span><span class="lineCov">        720 :   &quot;TARGET_AVX512DQ &amp;&amp; TARGET_AVX512VL&quot;</span>
<span class="lineNum">    5197 </span><span class="lineCov">        169 :   &quot;vcvttps2&lt;fixsuffix&gt;qq\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %q1}&quot;</span>
<span class="lineNum">    5198 </span><span class="lineCov">         13 :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)</span>
<span class="lineNum">    5199 </span><span class="lineCov">        150 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    5200 </span><span class="lineCov">        156 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">    5201 </span>            : 
<span class="lineNum">    5202 </span><span class="lineCov">          6 : (define_mode_attr vunpckfixt_mode</span>
<span class="lineNum">    5203 </span><span class="lineCov">          6 :   [(V16SF &quot;V8DI&quot;) (V8SF &quot;V4DI&quot;) (V4SF &quot;V2DI&quot;)])</span>
<a name="5204"><span class="lineNum">    5204 </span><span class="lineCov">          6 : (define_mode_attr vunpckfixt_model</span></a>
<span class="lineNum">    5205 </span><span class="lineCov">       1271 :   [(V16SF &quot;v8di&quot;) (V8SF &quot;v4di&quot;) (V4SF &quot;v2di&quot;)])</span>
<span class="lineNum">    5206 </span><span class="lineCov">     262196 : (define_mode_attr vunpckfixt_extract_mode</span>
<span class="lineNum">    5207 </span><span class="lineCov">          6 :   [(V16SF &quot;v16sf&quot;) (V8SF &quot;v8sf&quot;) (V4SF &quot;v8sf&quot;)])</span>
<span class="lineNum">    5208 </span><span class="lineCov">       3788 : </span>
<span class="lineNum">    5209 </span><span class="lineCov">          6 : (define_expand &quot;vec_unpack_&lt;fixprefix&gt;fix_trunc_lo_&lt;mode&gt;&quot;</span>
<span class="lineNum">    5210 </span><span class="lineCov">       9446 :   [(match_operand:&lt;vunpckfixt_mode&gt; 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    5211 </span><span class="lineCov">        317 :    (any_fix:&lt;vunpckfixt_mode&gt;</span>
<span class="lineNum">    5212 </span><span class="lineCov">      62834 :      (match_operand:VF1_AVX512VL 1 &quot;register_operand&quot;))]</span>
<span class="lineNum">    5213 </span><span class="lineCov">     199586 :   &quot;TARGET_AVX512DQ&quot;</span>
<span class="lineNum">    5214 </span><span class="lineCov">          6 : {</span>
<span class="lineNum">    5215 </span><span class="lineCov">         26 :   rtx tem = operands[1];</span>
<span class="lineNum">    5216 </span><span class="lineCov">          2 :   if (&lt;MODE&gt;mode != V4SFmode)</span>
<span class="lineNum">    5217 </span><span class="lineCov">     189916 :     {</span>
<span class="lineNum">    5218 </span><span class="lineCov">       9440 :       tem = gen_reg_rtx (&lt;ssehalfvecmode&gt;mode);</span>
<span class="lineNum">    5219 </span><span class="lineCov">          4 :       emit_insn (gen_vec_extract_lo_&lt;vunpckfixt_extract_mode&gt; (tem,</span>
<span class="lineNum">    5220 </span><span class="lineCov">        224 :                                                                operands[1]));</span>
<span class="lineNum">    5221 </span><span class="lineCov">       8611 :     }</span>
<span class="lineNum">    5222 </span><span class="lineCov">          3 :   rtx (*gen) (rtx, rtx)</span>
<span class="lineNum">    5223 </span><span class="lineCov">       8362 :     = gen_fix&lt;fixunssuffix&gt;_trunc&lt;ssehalfvecmodelower&gt;&lt;vunpckfixt_model&gt;2;</span>
<span class="lineNum">    5224 </span><span class="lineCov">       8360 :   emit_insn (gen (operands[0], tem));</span>
<span class="lineNum">    5225 </span><span class="lineCov">      15833 :   DONE;</span>
<span class="lineNum">    5226 </span><span class="lineCov">         47 : })</span>
<span class="lineNum">    5227 </span><span class="lineCov">        249 : </span>
<span class="lineNum">    5228 </span>            : (define_expand &quot;vec_unpack_&lt;fixprefix&gt;fix_trunc_hi_&lt;mode&gt;&quot;
<span class="lineNum">    5229 </span><span class="lineCov">         65 :   [(match_operand:&lt;vunpckfixt_mode&gt; 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    5230 </span><span class="lineCov">         65 :    (any_fix:&lt;vunpckfixt_mode&gt;</span>
<span class="lineNum">    5231 </span><span class="lineCov">         65 :      (match_operand:VF1_AVX512VL 1 &quot;register_operand&quot;))]</span>
<span class="lineNum">    5232 </span>            :   &quot;TARGET_AVX512DQ&quot;
<span class="lineNum">    5233 </span><span class="lineCov">         65 : {</span>
<span class="lineNum">    5234 </span><span class="lineCov">         65 :   rtx tem;</span>
<span class="lineNum">    5235 </span>            :   if (&lt;MODE&gt;mode != V4SFmode)
<span class="lineNum">    5236 </span><span class="lineCov">         65 :     {</span>
<span class="lineNum">    5237 </span>            :       tem = gen_reg_rtx (&lt;ssehalfvecmode&gt;mode);
<span class="lineNum">    5238 </span><span class="lineCov">         27 :       emit_insn (gen_vec_extract_hi_&lt;vunpckfixt_extract_mode&gt; (tem,</span>
<span class="lineNum">    5239 </span><span class="lineCov">         27 :                                                                operands[1]));</span>
<span class="lineNum">    5240 </span><span class="lineCov">         27 :     }</span>
<span class="lineNum">    5241 </span><span class="lineCov">         27 :   else</span>
<a name="5242"><span class="lineNum">    5242 </span><span class="lineCov">         27 :     {</span></a>
<span class="lineNum">    5243 </span><span class="lineCov">         27 :       tem = gen_reg_rtx (V4SFmode);</span>
<span class="lineNum">    5244 </span><span class="lineCov">         27 :       emit_insn (gen_avx_vpermilv4sf (tem, operands[1], GEN_INT (0x4e)));</span>
<span class="lineNum">    5245 </span>            :     }
<span class="lineNum">    5246 </span>            :   rtx (*gen) (rtx, rtx)
<span class="lineNum">    5247 </span>            :     = gen_fix&lt;fixunssuffix&gt;_trunc&lt;ssehalfvecmodelower&gt;&lt;vunpckfixt_model&gt;2;
<span class="lineNum">    5248 </span>            :   emit_insn (gen (operands[0], tem));
<span class="lineNum">    5249 </span>            :   DONE;
<span class="lineNum">    5250 </span>            : })
<span class="lineNum">    5251 </span>            : 
<span class="lineNum">    5252 </span>            : (define_insn &quot;ufix_trunc&lt;mode&gt;&lt;sseintvecmodelower&gt;2&lt;mask_name&gt;&quot;
<span class="lineNum">    5253 </span>            :   [(set (match_operand:&lt;sseintvecmode&gt; 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    5254 </span>            :         (unsigned_fix:&lt;sseintvecmode&gt;
<span class="lineNum">    5255 </span>            :           (match_operand:VF1_128_256VL 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)))]
<span class="lineNum">    5256 </span><span class="lineCov">         21 :   &quot;TARGET_AVX512VL&quot;</span>
<span class="lineNum">    5257 </span><span class="lineCov">          4 :   &quot;vcvttps2udq\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1}&quot;</span>
<span class="lineNum">    5258 </span>            :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)
<span class="lineNum">    5259 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    5260 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;sseintvecmode2&gt;&quot;)])
<span class="lineNum">    5261 </span>            : 
<span class="lineNum">    5262 </span>            : (define_expand &quot;avx_cvttpd2dq256_2&quot;
<span class="lineNum">    5263 </span>            :   [(set (match_operand:V8SI 0 &quot;register_operand&quot;)
<span class="lineNum">    5264 </span><span class="lineCov">        308 :         (vec_concat:V8SI</span>
<span class="lineNum">    5265 </span><span class="lineCov">        308 :           (fix:V4SI (match_operand:V4DF 1 &quot;nonimmediate_operand&quot;))</span>
<a name="5266"><span class="lineNum">    5266 </span>            :           (match_dup 2)))]</a>
<span class="lineNum">    5267 </span><span class="lineCov">        123 :   &quot;TARGET_AVX&quot;</span>
<span class="lineNum">    5268 </span><span class="lineCov">        123 :   &quot;operands[2] = CONST0_RTX (V4SImode);&quot;)</span>
<span class="lineNum">    5269 </span><span class="lineCov">        123 : </span>
<span class="lineNum">    5270 </span>            : (define_insn &quot;sse2_cvttpd2dq&lt;mask_name&gt;&quot;
<span class="lineNum">    5271 </span>            :   [(set (match_operand:V4SI 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    5272 </span>            :         (vec_concat:V4SI
<span class="lineNum">    5273 </span>            :           (fix:V2SI (match_operand:V2DF 1 &quot;vector_operand&quot; &quot;vBm&quot;))
<span class="lineNum">    5274 </span>            :           (const_vector:V2SI [(const_int 0) (const_int 0)])))]
<span class="lineNum">    5275 </span><span class="lineCov">        777 :   &quot;TARGET_SSE2 &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;</span>
<span class="lineNum">    5276 </span><span class="lineCov">        402 : {</span>
<span class="lineNum">    5277 </span><span class="lineCov">        259 :   if (TARGET_AVX)</span>
<span class="lineNum">    5278 </span>            :     return &quot;vcvttpd2dq{x}\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1}&quot;;
<span class="lineNum">    5279 </span><span class="lineCov">       1398 :   else</span>
<span class="lineNum">    5280 </span><span class="lineCov">       1639 :     return &quot;cvttpd2dq\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    5281 </span><span class="lineCov">        831 : }</span>
<span class="lineNum">    5282 </span><span class="lineCov">       1976 :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)</span>
<a name="5283"><span class="lineNum">    5283 </span><span class="lineCov">        567 :    (set_attr &quot;amdfam10_decode&quot; &quot;double&quot;)</span></a>
<span class="lineNum">    5284 </span><span class="lineCov">        824 :    (set_attr &quot;athlon_decode&quot; &quot;vector&quot;)</span>
<span class="lineNum">    5285 </span><span class="lineCov">        147 :    (set_attr &quot;bdver1_decode&quot; &quot;double&quot;)</span>
<span class="lineNum">    5286 </span><span class="lineCov">        701 :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)</span>
<span class="lineNum">    5287 </span><span class="lineCov">        123 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">    5288 </span><span class="lineCov">        562 : </span>
<span class="lineNum">    5289 </span><span class="lineCov">        123 : (define_insn &quot;sse2_cvtsd2ss&lt;round_name&gt;&quot;</span>
<span class="lineNum">    5290 </span><span class="lineCov">        439 :   [(set (match_operand:V4SF 0 &quot;register_operand&quot; &quot;=x,x,v&quot;)</span>
<span class="lineNum">    5291 </span><span class="lineCov">        439 :         (vec_merge:V4SF</span>
<span class="lineNum">    5292 </span><span class="lineCov">        120 :           (vec_duplicate:V4SF</span>
<span class="lineNum">    5293 </span><span class="lineCov">        120 :             (float_truncate:V2SF</span>
<span class="lineNum">    5294 </span><span class="lineCov">        120 :               (match_operand:V2DF 2 &quot;nonimmediate_operand&quot; &quot;x,m,&lt;round_constraint&gt;&quot;)))</span>
<span class="lineNum">    5295 </span>            :           (match_operand:V4SF 1 &quot;register_operand&quot; &quot;0,0,v&quot;)
<span class="lineNum">    5296 </span>            :           (const_int 1)))]
<span class="lineNum">    5297 </span><span class="lineCov">         25 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">    5298 </span><span class="lineCov">         15 :   &quot;@</span>
<span class="lineNum">    5299 </span><span class="lineCov">         12 :    cvtsd2ss\t{%2, %0|%0, %2}</span>
<span class="lineNum">    5300 </span><span class="lineCov">         12 :    cvtsd2ss\t{%2, %0|%0, %q2}</span>
<span class="lineNum">    5301 </span><span class="lineCov">        742 :    vcvtsd2ss\t{&lt;round_op3&gt;%2, %1, %0|%0, %1, %q2&lt;round_op3&gt;}&quot;</span>
<span class="lineNum">    5302 </span><span class="lineCov">        744 :   [(set_attr &quot;isa&quot; &quot;noavx,noavx,avx&quot;)</span>
<span class="lineNum">    5303 </span><span class="lineCov">        750 :    (set_attr &quot;type&quot; &quot;ssecvt&quot;)</span>
<span class="lineNum">    5304 </span>            :    (set_attr &quot;athlon_decode&quot; &quot;vector,double,*&quot;)
<span class="lineNum">    5305 </span><span class="lineCov">        446 :    (set_attr &quot;amdfam10_decode&quot; &quot;vector,double,*&quot;)</span>
<span class="lineNum">    5306 </span><span class="lineCov">        458 :    (set_attr &quot;bdver1_decode&quot; &quot;direct,direct,*&quot;)</span>
<span class="lineNum">    5307 </span><span class="lineCov">        446 :    (set_attr &quot;btver2_decode&quot; &quot;double,double,double&quot;)</span>
<span class="lineNum">    5308 </span><span class="lineCov">        458 :    (set_attr &quot;prefix&quot; &quot;orig,orig,&lt;round_prefix&gt;&quot;)</span>
<span class="lineNum">    5309 </span><span class="lineCov">        470 :    (set_attr &quot;mode&quot; &quot;SF&quot;)])</span>
<span class="lineNum">    5310 </span><span class="lineCov">        446 : </span>
<span class="lineNum">    5311 </span><span class="lineCov">        446 : (define_insn &quot;*sse2_vd_cvtsd2ss&quot;</span>
<span class="lineNum">    5312 </span><span class="lineCov">        446 :   [(set (match_operand:V4SF 0 &quot;register_operand&quot; &quot;=x,x,v&quot;)</span>
<span class="lineNum">    5313 </span><span class="lineCov">        446 :         (vec_merge:V4SF</span>
<span class="lineNum">    5314 </span><span class="lineCov">        446 :           (vec_duplicate:V4SF</span>
<span class="lineNum">    5315 </span>            :             (float_truncate:SF (match_operand:DF 2 &quot;nonimmediate_operand&quot; &quot;x,m,vm&quot;)))
<span class="lineNum">    5316 </span><span class="lineCov">        446 :           (match_operand:V4SF 1 &quot;register_operand&quot; &quot;0,0,v&quot;)</span>
<span class="lineNum">    5317 </span><span class="lineCov">         12 :           (const_int 1)))]</span>
<span class="lineNum">    5318 </span><span class="lineCov">        754 :   &quot;TARGET_SSE2&quot;</span>
<a name="5319"><span class="lineNum">    5319 </span><span class="lineCov">        164 :   &quot;@</span></a>
<span class="lineNum">    5320 </span><span class="lineCov">        152 :    cvtsd2ss\t{%2, %0|%0, %2}</span>
<span class="lineNum">    5321 </span><span class="lineCov">        194 :    cvtsd2ss\t{%2, %0|%0, %2}</span>
<span class="lineNum">    5322 </span><span class="lineCov">          8 :    vcvtsd2ss\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">    5323 </span>            :   [(set_attr &quot;isa&quot; &quot;noavx,noavx,avx&quot;)
<span class="lineNum">    5324 </span>            :    (set_attr &quot;type&quot; &quot;ssecvt&quot;)
<span class="lineNum">    5325 </span>            :    (set_attr &quot;athlon_decode&quot; &quot;vector,double,*&quot;)
<span class="lineNum">    5326 </span><span class="lineCov">       3532 :    (set_attr &quot;amdfam10_decode&quot; &quot;vector,double,*&quot;)</span>
<span class="lineNum">    5327 </span><span class="lineCov">       3540 :    (set_attr &quot;bdver1_decode&quot; &quot;direct,direct,*&quot;)</span>
<span class="lineNum">    5328 </span><span class="lineCov">       3548 :    (set_attr &quot;btver2_decode&quot; &quot;double,double,double&quot;)</span>
<span class="lineNum">    5329 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix&quot; &quot;orig,orig,vex&quot;)</span>
<span class="lineNum">    5330 </span><span class="lineCov">       3544 :    (set_attr &quot;mode&quot; &quot;SF&quot;)])</span>
<span class="lineNum">    5331 </span><span class="lineCov">       3544 : </span>
<span class="lineNum">    5332 </span><span class="lineCov">       3556 : (define_insn &quot;sse2_cvtss2sd&lt;round_saeonly_name&gt;&quot;</span>
<span class="lineNum">    5333 </span><span class="lineCov">         24 :   [(set (match_operand:V2DF 0 &quot;register_operand&quot; &quot;=x,x,v&quot;)</span>
<span class="lineNum">    5334 </span><span class="lineCov">       3544 :         (vec_merge:V2DF</span>
<span class="lineNum">    5335 </span><span class="lineCov">       3544 :           (float_extend:V2DF</span>
<span class="lineNum">    5336 </span><span class="lineCov">       3544 :             (vec_select:V2SF</span>
<span class="lineNum">    5337 </span><span class="lineCov">       3532 :               (match_operand:V4SF 2 &quot;&lt;round_saeonly_nimm_scalar_predicate&gt;&quot; &quot;x,m,&lt;round_saeonly_constraint&gt;&quot;)</span>
<span class="lineNum">    5338 </span>            :               (parallel [(const_int 0) (const_int 1)])))
<span class="lineNum">    5339 </span>            :           (match_operand:V2DF 1 &quot;register_operand&quot; &quot;0,0,v&quot;)
<span class="lineNum">    5340 </span>            :           (const_int 1)))]
<span class="lineNum">    5341 </span><span class="lineCov">         42 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">    5342 </span><span class="lineCov">          4 :   &quot;@</span>
<span class="lineNum">    5343 </span>            :    cvtss2sd\t{%2, %0|%0, %2}
<span class="lineNum">    5344 </span>            :    cvtss2sd\t{%2, %0|%0, %k2}
<span class="lineNum">    5345 </span><span class="lineCov">        231 :    vcvtss2sd\t{&lt;round_saeonly_op3&gt;%2, %1, %0|%0, %1, %k2&lt;round_saeonly_op3&gt;}&quot;</span>
<span class="lineNum">    5346 </span><span class="lineCov">        231 :   [(set_attr &quot;isa&quot; &quot;noavx,noavx,avx&quot;)</span>
<span class="lineNum">    5347 </span><span class="lineCov">        231 :    (set_attr &quot;type&quot; &quot;ssecvt&quot;)</span>
<span class="lineNum">    5348 </span><span class="lineCov">        231 :    (set_attr &quot;amdfam10_decode&quot; &quot;vector,double,*&quot;)</span>
<span class="lineNum">    5349 </span><span class="lineCov">        150 :    (set_attr &quot;athlon_decode&quot; &quot;direct,direct,*&quot;)</span>
<span class="lineNum">    5350 </span><span class="lineCov">          4 :    (set_attr &quot;bdver1_decode&quot; &quot;direct,direct,*&quot;)</span>
<span class="lineNum">    5351 </span><span class="lineCov">        227 :    (set_attr &quot;btver2_decode&quot; &quot;double,double,double&quot;)</span>
<span class="lineNum">    5352 </span><span class="lineCov">         91 :    (set_attr &quot;prefix&quot; &quot;orig,orig,&lt;round_saeonly_prefix&gt;&quot;)</span>
<span class="lineNum">    5353 </span><span class="lineCov">        146 :    (set_attr &quot;mode&quot; &quot;DF&quot;)])</span>
<span class="lineNum">    5354 </span><span class="lineCov">         81 : </span>
<span class="lineNum">    5355 </span><span class="lineCov">        236 : (define_insn &quot;*sse2_vd_cvtss2sd&quot;</span>
<span class="lineNum">    5356 </span><span class="lineCov">         91 :   [(set (match_operand:V2DF 0 &quot;register_operand&quot; &quot;=x,x,v&quot;)</span>
<span class="lineNum">    5357 </span><span class="lineCov">        226 :         (vec_merge:V2DF</span>
<span class="lineNum">    5358 </span><span class="lineCov">         10 :           (vec_duplicate:V2DF</span>
<span class="lineNum">    5359 </span><span class="lineCov">        154 :             (float_extend:DF (match_operand:SF 2 &quot;nonimmediate_operand&quot; &quot;x,m,vm&quot;)))</span>
<span class="lineNum">    5360 </span><span class="lineCov">        298 :           (match_operand:V2DF 1 &quot;register_operand&quot; &quot;0,0,v&quot;)</span>
<span class="lineNum">    5361 </span><span class="lineNoCov">          0 :           (const_int 1)))]</span>
<span class="lineNum">    5362 </span><span class="lineCov">       3532 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">    5363 </span><span class="lineNoCov">          0 :   &quot;@</span>
<span class="lineNum">    5364 </span>            :    cvtss2sd\t{%2, %0|%0, %2}
<span class="lineNum">    5365 </span>            :    cvtss2sd\t{%2, %0|%0, %2}
<span class="lineNum">    5366 </span><span class="lineCov">      40814 :    vcvtss2sd\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">    5367 </span><span class="lineCov">      40814 :   [(set_attr &quot;isa&quot; &quot;noavx,noavx,avx&quot;)</span>
<span class="lineNum">    5368 </span><span class="lineCov">      40814 :    (set_attr &quot;type&quot; &quot;ssecvt&quot;)</span>
<span class="lineNum">    5369 </span><span class="lineCov">      40814 :    (set_attr &quot;amdfam10_decode&quot; &quot;vector,double,*&quot;)</span>
<span class="lineNum">    5370 </span><span class="lineCov">      40814 :    (set_attr &quot;athlon_decode&quot; &quot;direct,direct,*&quot;)</span>
<span class="lineNum">    5371 </span><span class="lineCov">      40814 :    (set_attr &quot;bdver1_decode&quot; &quot;direct,direct,*&quot;)</span>
<span class="lineNum">    5372 </span><span class="lineCov">      40814 :    (set_attr &quot;btver2_decode&quot; &quot;double,double,double&quot;)</span>
<span class="lineNum">    5373 </span><span class="lineCov">      40814 :    (set_attr &quot;prefix&quot; &quot;orig,orig,vex&quot;)</span>
<span class="lineNum">    5374 </span><span class="lineCov">      40936 :    (set_attr &quot;mode&quot; &quot;DF&quot;)])</span>
<span class="lineNum">    5375 </span><span class="lineCov">      40814 : </span>
<span class="lineNum">    5376 </span><span class="lineCov">      40814 : (define_insn &quot;&lt;mask_codefor&gt;avx512f_cvtpd2ps512&lt;mask_name&gt;&lt;round_name&gt;&quot;</span>
<span class="lineNum">    5377 </span><span class="lineCov">      40936 :   [(set (match_operand:V8SF 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    5378 </span><span class="lineCov">      40936 :         (float_truncate:V8SF</span>
<span class="lineNum">    5379 </span><span class="lineCov">      40936 :           (match_operand:V8DF 1 &quot;&lt;round_nimm_predicate&gt;&quot; &quot;&lt;round_constraint&gt;&quot;)))]</span>
<span class="lineNum">    5380 </span><span class="lineCov">        312 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    5381 </span><span class="lineCov">        331 :   &quot;vcvtpd2ps\t{&lt;round_mask_op2&gt;%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1&lt;round_mask_op2&gt;}&quot;</span>
<span class="lineNum">    5382 </span><span class="lineCov">       3273 :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)</span>
<span class="lineNum">    5383 </span><span class="lineCov">       3273 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    5384 </span><span class="lineCov">       1488 :    (set_attr &quot;mode&quot; &quot;V8SF&quot;)])</span>
<span class="lineNum">    5385 </span><span class="lineCov">       1488 : </span>
<span class="lineNum">    5386 </span><span class="lineCov">       1434 : (define_insn &quot;avx_cvtpd2ps256&lt;mask_name&gt;&quot;</span>
<span class="lineNum">    5387 </span><span class="lineCov">       1434 :   [(set (match_operand:V4SF 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    5388 </span><span class="lineCov">       1488 :         (float_truncate:V4SF</span>
<span class="lineNum">    5389 </span><span class="lineCov">       3151 :           (match_operand:V4DF 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)))]</span>
<span class="lineNum">    5390 </span><span class="lineCov">        517 :   &quot;TARGET_AVX &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;</span>
<span class="lineNum">    5391 </span><span class="lineCov">       4128 :   &quot;vcvtpd2ps{y}\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1}&quot;</span>
<span class="lineNum">    5392 </span>            :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)
<span class="lineNum">    5393 </span><span class="lineCov">       2472 :    (set_attr &quot;prefix&quot; &quot;maybe_evex&quot;)</span>
<span class="lineNum">    5394 </span><span class="lineCov">       2472 :    (set_attr &quot;btver2_decode&quot; &quot;vector&quot;)</span>
<span class="lineNum">    5395 </span><span class="lineCov">       2472 :    (set_attr &quot;mode&quot; &quot;V4SF&quot;)])</span>
<span class="lineNum">    5396 </span>            : 
<span class="lineNum">    5397 </span><span class="lineCov">       4778 : (define_expand &quot;sse2_cvtpd2ps&quot;</span>
<span class="lineNum">    5398 </span><span class="lineCov">      52447 :   [(set (match_operand:V4SF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    5399 </span><span class="lineCov">      52447 :         (vec_concat:V4SF</span>
<span class="lineNum">    5400 </span><span class="lineCov">        158 :           (float_truncate:V2SF</span>
<span class="lineNum">    5401 </span><span class="lineCov">        158 :             (match_operand:V2DF 1 &quot;vector_operand&quot;))</span>
<span class="lineNum">    5402 </span><span class="lineCov">     592612 :           (match_dup 2)))]</span>
<span class="lineNum">    5403 </span>            :   &quot;TARGET_SSE2&quot;
<span class="lineNum">    5404 </span><span class="lineCov">      21175 :   &quot;operands[2] = CONST0_RTX (V2SFmode);&quot;)</span>
<span class="lineNum">    5405 </span><span class="lineCov">      21008 : </span>
<span class="lineNum">    5406 </span>            : (define_expand &quot;sse2_cvtpd2ps_mask&quot;
<span class="lineNum">    5407 </span><span class="lineCov">        174 :   [(set (match_operand:V4SF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    5408 </span><span class="lineCov">        174 :         (vec_merge:V4SF</span>
<span class="lineNum">    5409 </span><span class="lineCov">        174 :           (vec_concat:V4SF</span>
<span class="lineNum">    5410 </span>            :             (float_truncate:V2SF
<span class="lineNum">    5411 </span><span class="lineCov">         18 :               (match_operand:V2DF 1 &quot;vector_operand&quot;))</span>
<span class="lineNum">    5412 </span><span class="lineCov">         36 :             (match_dup 4))</span>
<span class="lineNum">    5413 </span>            :           (match_operand:V4SF 2 &quot;register_operand&quot;)
<span class="lineNum">    5414 </span>            :           (match_operand:QI 3 &quot;register_operand&quot;)))]
<span class="lineNum">    5415 </span>            :   &quot;TARGET_SSE2&quot;
<span class="lineNum">    5416 </span>            :   &quot;operands[4] = CONST0_RTX (V2SFmode);&quot;)
<span class="lineNum">    5417 </span>            : 
<span class="lineNum">    5418 </span>            : (define_insn &quot;*sse2_cvtpd2ps&lt;mask_name&gt;&quot;
<span class="lineNum">    5419 </span>            :   [(set (match_operand:V4SF 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    5420 </span>            :         (vec_concat:V4SF
<span class="lineNum">    5421 </span>            :           (float_truncate:V2SF
<span class="lineNum">    5422 </span>            :             (match_operand:V2DF 1 &quot;vector_operand&quot; &quot;vBm&quot;))
<span class="lineNum">    5423 </span>            :           (match_operand:V2SF 2 &quot;const0_operand&quot;)))]
<span class="lineNum">    5424 </span><span class="lineCov">        439 :   &quot;TARGET_SSE2 &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;</span>
<span class="lineNum">    5425 </span><span class="lineCov">        241 : {</span>
<span class="lineNum">    5426 </span><span class="lineCov">        178 :   if (TARGET_AVX)</span>
<span class="lineNum">    5427 </span>            :     return &quot;vcvtpd2ps{x}\t{%1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1}&quot;;
<span class="lineNum">    5428 </span><span class="lineCov">     190833 :   else</span>
<span class="lineNum">    5429 </span><span class="lineCov">       1023 :     return &quot;cvtpd2ps\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    5430 </span><span class="lineCov">     189916 : }</span>
<span class="lineNum">    5431 </span><span class="lineCov">     189916 :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)</span>
<a name="5432"><span class="lineNum">    5432 </span><span class="lineCov">        136 :    (set_attr &quot;amdfam10_decode&quot; &quot;double&quot;)</span></a>
<span class="lineNum">    5433 </span><span class="lineCov">        522 :    (set_attr &quot;athlon_decode&quot; &quot;vector&quot;)</span>
<span class="lineNum">    5434 </span><span class="lineCov">        546 :    (set_attr &quot;bdver1_decode&quot; &quot;double&quot;)</span>
<span class="lineNum">    5435 </span><span class="lineCov">        522 :    (set_attr &quot;prefix_data16&quot; &quot;1&quot;)</span>
<span class="lineNum">    5436 </span><span class="lineCov">        522 :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)</span>
<span class="lineNum">    5437 </span><span class="lineCov">        522 :    (set_attr &quot;mode&quot; &quot;V4SF&quot;)])</span>
<span class="lineNum">    5438 </span>            : 
<span class="lineNum">    5439 </span><span class="lineCov">        124 : ;; For &lt;sse2_avx_avx512f&gt;_cvtps2pd&lt;avxsizesuffix&gt; insn pattern</span>
<span class="lineNum">    5440 </span><span class="lineCov">        124 : (define_mode_attr sf2dfmode</span>
<span class="lineNum">    5441 </span><span class="lineCov">        124 :   [(V8DF &quot;V8SF&quot;) (V4DF &quot;V4SF&quot;)])</span>
<span class="lineNum">    5442 </span><span class="lineCov">        124 : </span>
<span class="lineNum">    5443 </span><span class="lineCov">        124 : (define_insn &quot;&lt;sse2_avx_avx512f&gt;_cvtps2pd&lt;avxsizesuffix&gt;&lt;mask_name&gt;&lt;round_saeonly_name&gt;&quot;</span>
<span class="lineNum">    5444 </span>            :   [(set (match_operand:VF2_512_256 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    5445 </span><span class="lineCov">          9 :         (float_extend:VF2_512_256</span>
<span class="lineNum">    5446 </span><span class="lineCov">         18 :           (match_operand:&lt;sf2dfmode&gt; 1 &quot;&lt;round_saeonly_nimm_predicate&gt;&quot; &quot;&lt;round_saeonly_constraint&gt;&quot;)))]</span>
<span class="lineNum">    5447 </span><span class="lineCov">        414 :   &quot;TARGET_AVX &amp;&amp; &lt;mask_mode512bit_condition&gt; &amp;&amp; &lt;round_saeonly_mode512bit_condition&gt;&quot;</span>
<span class="lineNum">    5448 </span><span class="lineCov">         29 :   &quot;vcvtps2pd\t{&lt;round_saeonly_mask_op2&gt;%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1&lt;round_saeonly_mask_op2&gt;}&quot;</span>
<span class="lineNum">    5449 </span>            :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)
<span class="lineNum">    5450 </span>            :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)
<span class="lineNum">    5451 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])
<span class="lineNum">    5452 </span>            : 
<span class="lineNum">    5453 </span>            : (define_insn &quot;*avx_cvtps2pd256_2&quot;
<span class="lineNum">    5454 </span>            :   [(set (match_operand:V4DF 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    5455 </span><span class="lineCov">       1984 :         (float_extend:V4DF</span>
<span class="lineNum">    5456 </span><span class="lineCov">       1984 :           (vec_select:V4SF</span>
<span class="lineNum">    5457 </span><span class="lineCov">       1984 :             (match_operand:V8SF 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)</span>
<span class="lineNum">    5458 </span>            :             (parallel [(const_int 0) (const_int 1)
<a name="5459"><span class="lineNum">    5459 </span><span class="lineCov">       1984 :                        (const_int 2) (const_int 3)]))))]</span></a>
<span class="lineNum">    5460 </span><span class="lineCov">       2094 :   &quot;TARGET_AVX&quot;</span>
<span class="lineNum">    5461 </span><span class="lineCov">       2060 :   &quot;vcvtps2pd\t{%x1, %0|%0, %x1}&quot;</span>
<span class="lineNum">    5462 </span>            :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)
<a name="5463"><span class="lineNum">    5463 </span><span class="lineCov">        186 :    (set_attr &quot;prefix&quot; &quot;vex&quot;)</span></a>
<span class="lineNum">    5464 </span><span class="lineCov">        186 :    (set_attr &quot;mode&quot; &quot;V4DF&quot;)])</span>
<span class="lineNum">    5465 </span><span class="lineCov">       1176 : </span>
<span class="lineNum">    5466 </span><span class="lineCov">         68 : (define_insn &quot;vec_unpacks_lo_v16sf&quot;</span>
<span class="lineNum">    5467 </span><span class="lineCov">       1388 :   [(set (match_operand:V8DF 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    5468 </span><span class="lineCov">       1388 :         (float_extend:V8DF</span>
<span class="lineNum">    5469 </span><span class="lineCov">       1388 :           (vec_select:V8SF</span>
<span class="lineNum">    5470 </span>            :             (match_operand:V16SF 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)
<span class="lineNum">    5471 </span><span class="lineCov">         86 :             (parallel [(const_int 0) (const_int 1)</span>
<span class="lineNum">    5472 </span><span class="lineCov">         86 :                        (const_int 2) (const_int 3)</span>
<span class="lineNum">    5473 </span><span class="lineCov">         86 :                        (const_int 4) (const_int 5)</span>
<span class="lineNum">    5474 </span>            :                        (const_int 6) (const_int 7)]))))]
<span class="lineNum">    5475 </span><span class="lineCov">         39 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    5476 </span><span class="lineCov">         29 :   &quot;vcvtps2pd\t{%t1, %0|%0, %t1}&quot;</span>
<span class="lineNum">    5477 </span>            :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)
<span class="lineNum">    5478 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    5479 </span><span class="lineCov">       1726 :    (set_attr &quot;mode&quot; &quot;V8DF&quot;)])</span>
<span class="lineNum">    5480 </span><span class="lineCov">       1726 : </span>
<span class="lineNum">    5481 </span><span class="lineCov">       1726 : (define_insn &quot;&lt;avx512&gt;_cvt&lt;ssemodesuffix&gt;2mask&lt;mode&gt;&quot;</span>
<span class="lineNum">    5482 </span>            :   [(set (match_operand:&lt;avx512fmaskmode&gt; 0 &quot;register_operand&quot; &quot;=Yk&quot;)
<span class="lineNum">    5483 </span><span class="lineCov">       1726 :         (unspec:&lt;avx512fmaskmode&gt;</span>
<span class="lineNum">    5484 </span><span class="lineCov">       1726 :          [(match_operand:VI12_AVX512VL 1 &quot;register_operand&quot; &quot;v&quot;)]</span>
<span class="lineNum">    5485 </span><span class="lineCov">       1726 :          UNSPEC_CVTINT2MASK))]</span>
<span class="lineNum">    5486 </span><span class="lineCov">       1509 :   &quot;TARGET_AVX512BW&quot;</span>
<span class="lineNum">    5487 </span><span class="lineCov">       1472 :   &quot;vpmov&lt;ssemodesuffix&gt;2m\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">    5488 </span><span class="lineCov">       1589 :   [(set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    5489 </span><span class="lineCov">       1726 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">    5490 </span><span class="lineCov">         48 : </span>
<span class="lineNum">    5491 </span><span class="lineCov">        170 : (define_insn &quot;&lt;avx512&gt;_cvt&lt;ssemodesuffix&gt;2mask&lt;mode&gt;&quot;</span>
<span class="lineNum">    5492 </span><span class="lineCov">        170 :   [(set (match_operand:&lt;avx512fmaskmode&gt; 0 &quot;register_operand&quot; &quot;=Yk&quot;)</span>
<span class="lineNum">    5493 </span><span class="lineCov">        122 :         (unspec:&lt;avx512fmaskmode&gt;</span>
<span class="lineNum">    5494 </span><span class="lineCov">        168 :          [(match_operand:VI48_AVX512VL 1 &quot;register_operand&quot; &quot;v&quot;)]</span>
<span class="lineNum">    5495 </span><span class="lineCov">        122 :          UNSPEC_CVTINT2MASK))]</span>
<span class="lineNum">    5496 </span><span class="lineCov">        164 :   &quot;TARGET_AVX512DQ&quot;</span>
<span class="lineNum">    5497 </span><span class="lineCov">         28 :   &quot;vpmov&lt;ssemodesuffix&gt;2m\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">    5498 </span><span class="lineCov">        145 :   [(set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    5499 </span><span class="lineCov">         14 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">    5500 </span><span class="lineCov">         71 : </span>
<span class="lineNum">    5501 </span><span class="lineCov">         47 : (define_expand &quot;&lt;avx512&gt;_cvtmask2&lt;ssemodesuffix&gt;&lt;mode&gt;&quot;</span>
<span class="lineNum">    5502 </span><span class="lineCov">         75 :   [(set (match_operand:VI12_AVX512VL 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    5503 </span><span class="lineCov">        136 :         (vec_merge:VI12_AVX512VL</span>
<span class="lineNum">    5504 </span><span class="lineCov">        122 :           (match_dup 2)</span>
<span class="lineNum">    5505 </span><span class="lineCov">        146 :           (match_dup 3)</span>
<span class="lineNum">    5506 </span><span class="lineCov">         24 :           (match_operand:&lt;avx512fmaskmode&gt; 1 &quot;register_operand&quot;)))]</span>
<span class="lineNum">    5507 </span><span class="lineCov">         24 :   &quot;TARGET_AVX512BW&quot;</span>
<span class="lineNum">    5508 </span><span class="lineCov">         24 :   {</span>
<span class="lineNum">    5509 </span><span class="lineCov">         24 :     operands[2] = CONSTM1_RTX (&lt;MODE&gt;mode);</span>
<span class="lineNum">    5510 </span><span class="lineCov">         48 :     operands[3] = CONST0_RTX (&lt;MODE&gt;mode);</span>
<span class="lineNum">    5511 </span><span class="lineCov">         24 :   })</span>
<span class="lineNum">    5512 </span><span class="lineCov">         24 : </span>
<span class="lineNum">    5513 </span>            : (define_insn &quot;*&lt;avx512&gt;_cvtmask2&lt;ssemodesuffix&gt;&lt;mode&gt;&quot;
<span class="lineNum">    5514 </span><span class="lineCov">         24 :   [(set (match_operand:VI12_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    5515 </span><span class="lineCov">         24 :         (vec_merge:VI12_AVX512VL</span>
<span class="lineNum">    5516 </span><span class="lineCov">         24 :           (match_operand:VI12_AVX512VL 2 &quot;vector_all_ones_operand&quot;)</span>
<span class="lineNum">    5517 </span><span class="lineCov">         24 :           (match_operand:VI12_AVX512VL 3 &quot;const0_operand&quot;)</span>
<span class="lineNum">    5518 </span><span class="lineCov">         24 :           (match_operand:&lt;avx512fmaskmode&gt; 1 &quot;register_operand&quot; &quot;Yk&quot;)))]</span>
<span class="lineNum">    5519 </span><span class="lineCov">        102 :   &quot;TARGET_AVX512BW&quot;</span>
<span class="lineNum">    5520 </span><span class="lineCov">         24 :   &quot;vpmovm2&lt;ssemodesuffix&gt;\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">    5521 </span><span class="lineCov">         24 :   [(set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    5522 </span><span class="lineCov">         24 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">    5523 </span><span class="lineCov">        652 : </span>
<span class="lineNum">    5524 </span><span class="lineCov">        628 : (define_expand &quot;&lt;avx512&gt;_cvtmask2&lt;ssemodesuffix&gt;&lt;mode&gt;&quot;</span>
<span class="lineNum">    5525 </span><span class="lineCov">        604 :   [(set (match_operand:VI48_AVX512VL 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    5526 </span>            :         (vec_merge:VI48_AVX512VL
<span class="lineNum">    5527 </span>            :           (match_dup 2)
<span class="lineNum">    5528 </span>            :           (match_dup 3)
<span class="lineNum">    5529 </span><span class="lineCov">         12 :           (match_operand:&lt;avx512fmaskmode&gt; 1 &quot;register_operand&quot;)))]</span>
<span class="lineNum">    5530 </span>            :   &quot;TARGET_AVX512DQ&quot;
<span class="lineNum">    5531 </span>            :   &quot;{
<span class="lineNum">    5532 </span><span class="lineCov">         12 :     operands[2] = CONSTM1_RTX (&lt;MODE&gt;mode);</span>
<span class="lineNum">    5533 </span><span class="lineCov">         12 :     operands[3] = CONST0_RTX (&lt;MODE&gt;mode);</span>
<span class="lineNum">    5534 </span><span class="lineCov">         12 :   }&quot;)</span>
<span class="lineNum">    5535 </span><span class="lineCov">         12 : </span>
<span class="lineNum">    5536 </span><span class="lineCov">         12 : (define_insn &quot;*&lt;avx512&gt;_cvtmask2&lt;ssemodesuffix&gt;&lt;mode&gt;&quot;</span>
<span class="lineNum">    5537 </span><span class="lineCov">         12 :   [(set (match_operand:VI48_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    5538 </span><span class="lineCov">         12 :         (vec_merge:VI48_AVX512VL</span>
<span class="lineNum">    5539 </span><span class="lineCov">         12 :           (match_operand:VI48_AVX512VL 2 &quot;vector_all_ones_operand&quot;)</span>
<span class="lineNum">    5540 </span>            :           (match_operand:VI48_AVX512VL 3 &quot;const0_operand&quot;)
<span class="lineNum">    5541 </span>            :           (match_operand:&lt;avx512fmaskmode&gt; 1 &quot;register_operand&quot; &quot;Yk&quot;)))]
<span class="lineNum">    5542 </span><span class="lineCov">        119 :   &quot;TARGET_AVX512DQ&quot;</span>
<span class="lineNum">    5543 </span>            :   &quot;vpmovm2&lt;ssemodesuffix&gt;\t{%1, %0|%0, %1}&quot;
<span class="lineNum">    5544 </span>            :   [(set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    5545 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])
<span class="lineNum">    5546 </span><span class="lineCov">        117 : </span>
<span class="lineNum">    5547 </span><span class="lineCov">        117 : (define_insn &quot;sse2_cvtps2pd&lt;mask_name&gt;&quot;</span>
<span class="lineNum">    5548 </span><span class="lineCov">        117 :   [(set (match_operand:V2DF 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    5549 </span>            :         (float_extend:V2DF
<span class="lineNum">    5550 </span>            :           (vec_select:V2SF
<span class="lineNum">    5551 </span>            :             (match_operand:V4SF 1 &quot;vector_operand&quot; &quot;vm&quot;)
<span class="lineNum">    5552 </span>            :             (parallel [(const_int 0) (const_int 1)]))))]
<span class="lineNum">    5553 </span><span class="lineCov">       1092 :   &quot;TARGET_SSE2 &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;</span>
<span class="lineNum">    5554 </span><span class="lineCov">        635 :   &quot;%vcvtps2pd\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %q1}&quot;</span>
<span class="lineNum">    5555 </span>            :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)
<span class="lineNum">    5556 </span>            :    (set_attr &quot;amdfam10_decode&quot; &quot;direct&quot;)
<span class="lineNum">    5557 </span>            :    (set_attr &quot;athlon_decode&quot; &quot;double&quot;)
<span class="lineNum">    5558 </span>            :    (set_attr &quot;bdver1_decode&quot; &quot;double&quot;)
<span class="lineNum">    5559 </span>            :    (set_attr &quot;prefix_data16&quot; &quot;0&quot;)
<span class="lineNum">    5560 </span>            :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)
<span class="lineNum">    5561 </span><span class="lineCov">        156 :    (set_attr &quot;mode&quot; &quot;V2DF&quot;)])</span>
<span class="lineNum">    5562 </span><span class="lineCov">        156 : </span>
<span class="lineNum">    5563 </span><span class="lineCov">        156 : (define_expand &quot;vec_unpacks_hi_v4sf&quot;</span>
<span class="lineNum">    5564 </span><span class="lineCov">        156 :   [(set (match_dup 2)</span>
<a name="5565"><span class="lineNum">    5565 </span><span class="lineCov">        156 :    (vec_select:V4SF</span></a>
<span class="lineNum">    5566 </span><span class="lineCov">        156 :      (vec_concat:V8SF</span>
<span class="lineNum">    5567 </span><span class="lineCov">      96444 :        (match_dup 2)</span>
<span class="lineNum">    5568 </span><span class="lineCov">        156 :        (match_operand:V4SF 1 &quot;vector_operand&quot;))</span>
<span class="lineNum">    5569 </span><span class="lineCov">        156 :      (parallel [(const_int 6) (const_int 7)</span>
<span class="lineNum">    5570 </span>            :                 (const_int 2) (const_int 3)])))
<span class="lineNum">    5571 </span><span class="lineCov">     171521 :   (set (match_operand:V2DF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    5572 </span><span class="lineCov">      96288 :    (float_extend:V2DF</span>
<span class="lineNum">    5573 </span><span class="lineCov">      96335 :      (vec_select:V2SF</span>
<span class="lineNum">    5574 </span><span class="lineCov">      96335 :        (match_dup 2)</span>
<span class="lineNum">    5575 </span><span class="lineCov">         47 :        (parallel [(const_int 0) (const_int 1)]))))]</span>
<span class="lineNum">    5576 </span><span class="lineCov">      74963 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">    5577 </span><span class="lineCov">      74963 :   &quot;operands[2] = gen_reg_rtx (V4SFmode);&quot;)</span>
<span class="lineNum">    5578 </span>            : 
<span class="lineNum">    5579 </span><span class="lineCov">       1325 : (define_expand &quot;vec_unpacks_hi_v8sf&quot;</span>
<span class="lineNum">    5580 </span><span class="lineCov">       1325 :   [(set (match_dup 2)</span>
<span class="lineNum">    5581 </span><span class="lineCov">       1325 :         (vec_select:V4SF</span>
<span class="lineNum">    5582 </span><span class="lineCov">       2650 :           (match_operand:V8SF 1 &quot;register_operand&quot;)</span>
<span class="lineNum">    5583 </span>            :           (parallel [(const_int 4) (const_int 5)
<span class="lineNum">    5584 </span>            :                      (const_int 6) (const_int 7)])))
<span class="lineNum">    5585 </span>            :    (set (match_operand:V4DF 0 &quot;register_operand&quot;)
<span class="lineNum">    5586 </span>            :         (float_extend:V4DF
<span class="lineNum">    5587 </span>            :           (match_dup 2)))]
<span class="lineNum">    5588 </span>            :   &quot;TARGET_AVX&quot;
<span class="lineNum">    5589 </span>            :   &quot;operands[2] = gen_reg_rtx (V4SFmode);&quot;)
<span class="lineNum">    5590 </span>            : 
<span class="lineNum">    5591 </span>            : (define_expand &quot;vec_unpacks_hi_v16sf&quot;
<span class="lineNum">    5592 </span><span class="lineCov">         72 :   [(set (match_dup 2)</span>
<span class="lineNum">    5593 </span><span class="lineCov">         72 :         (vec_select:V8SF</span>
<span class="lineNum">    5594 </span><span class="lineCov">         72 :           (match_operand:V16SF 1 &quot;register_operand&quot;)</span>
<span class="lineNum">    5595 </span>            :           (parallel [(const_int 8) (const_int 9)
<span class="lineNum">    5596 </span>            :                      (const_int 10) (const_int 11)
<span class="lineNum">    5597 </span>            :                      (const_int 12) (const_int 13)
<span class="lineNum">    5598 </span><span class="lineCov">         72 :                      (const_int 14) (const_int 15)])))</span>
<span class="lineNum">    5599 </span><span class="lineCov">         72 :    (set (match_operand:V8DF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    5600 </span><span class="lineCov">         72 :         (float_extend:V8DF</span>
<span class="lineNum">    5601 </span><span class="lineCov">         72 :           (match_dup 2)))]</span>
<span class="lineNum">    5602 </span><span class="lineCov">         72 : &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    5603 </span><span class="lineCov">         72 : &quot;operands[2] = gen_reg_rtx (V8SFmode);&quot;)</span>
<span class="lineNum">    5604 </span><span class="lineCov">         72 : </span>
<span class="lineNum">    5605 </span><span class="lineCov">         72 : (define_expand &quot;vec_unpacks_lo_v4sf&quot;</span>
<span class="lineNum">    5606 </span>            :   [(set (match_operand:V2DF 0 &quot;register_operand&quot;)
<span class="lineNum">    5607 </span><span class="lineCov">         72 :         (float_extend:V2DF</span>
<span class="lineNum">    5608 </span>            :           (vec_select:V2SF
<span class="lineNum">    5609 </span>            :             (match_operand:V4SF 1 &quot;vector_operand&quot;)
<span class="lineNum">    5610 </span>            :             (parallel [(const_int 0) (const_int 1)]))))]
<span class="lineNum">    5611 </span>            :   &quot;TARGET_SSE2&quot;)
<span class="lineNum">    5612 </span><span class="lineCov">         72 : </span>
<span class="lineNum">    5613 </span><span class="lineCov">         72 : (define_expand &quot;vec_unpacks_lo_v8sf&quot;</span>
<span class="lineNum">    5614 </span><span class="lineCov">         72 :   [(set (match_operand:V4DF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    5615 </span><span class="lineCov">         72 :         (float_extend:V4DF</span>
<span class="lineNum">    5616 </span><span class="lineCov">         72 :           (vec_select:V4SF</span>
<span class="lineNum">    5617 </span><span class="lineCov">         72 :             (match_operand:V8SF 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    5618 </span>            :             (parallel [(const_int 0) (const_int 1)
<span class="lineNum">    5619 </span><span class="lineCov">         72 :                        (const_int 2) (const_int 3)]))))]</span>
<span class="lineNum">    5620 </span>            :   &quot;TARGET_AVX&quot;)
<span class="lineNum">    5621 </span><span class="lineCov">         72 : </span>
<span class="lineNum">    5622 </span><span class="lineCov">        144 : (define_mode_attr sseunpackfltmode</span>
<span class="lineNum">    5623 </span><span class="lineCov">        144 :   [(V8HI &quot;V4SF&quot;) (V4SI &quot;V2DF&quot;) (V16HI &quot;V8SF&quot;)</span>
<span class="lineNum">    5624 </span><span class="lineCov">        144 :   (V8SI &quot;V4DF&quot;) (V32HI &quot;V16SF&quot;) (V16SI &quot;V8DF&quot;)])</span>
<span class="lineNum">    5625 </span><span class="lineCov">         72 : </span>
<span class="lineNum">    5626 </span><span class="lineCov">        144 : (define_expand &quot;vec_unpacks_float_hi_&lt;mode&gt;&quot;</span>
<span class="lineNum">    5627 </span><span class="lineCov">        144 :   [(match_operand:&lt;sseunpackfltmode&gt; 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    5628 </span><span class="lineCov">        144 :    (match_operand:VI2_AVX512F 1 &quot;register_operand&quot;)]</span>
<span class="lineNum">    5629 </span><span class="lineCov">         60 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">    5630 </span><span class="lineCov">         72 : {</span>
<span class="lineNum">    5631 </span>            :   rtx tmp = gen_reg_rtx (&lt;sseunpackmode&gt;mode);
<span class="lineNum">    5632 </span>            : 
<span class="lineNum">    5633 </span>            :   emit_insn (gen_vec_unpacks_hi_&lt;mode&gt; (tmp, operands[1]));
<span class="lineNum">    5634 </span>            :   emit_insn (gen_rtx_SET (operands[0],
<span class="lineNum">    5635 </span><span class="lineCov">         72 :                           gen_rtx_FLOAT (&lt;sseunpackfltmode&gt;mode, tmp)));</span>
<span class="lineNum">    5636 </span><span class="lineCov">         72 :   DONE;</span>
<span class="lineNum">    5637 </span><span class="lineCov">         72 : })</span>
<span class="lineNum">    5638 </span>            : 
<span class="lineNum">    5639 </span>            : (define_expand &quot;vec_unpacks_float_lo_&lt;mode&gt;&quot;
<span class="lineNum">    5640 </span>            :   [(match_operand:&lt;sseunpackfltmode&gt; 0 &quot;register_operand&quot;)
<span class="lineNum">    5641 </span>            :    (match_operand:VI2_AVX512F 1 &quot;register_operand&quot;)]
<span class="lineNum">    5642 </span><span class="lineCov">        276 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">    5643 </span>            : {
<span class="lineNum">    5644 </span>            :   rtx tmp = gen_reg_rtx (&lt;sseunpackmode&gt;mode);
<span class="lineNum">    5645 </span><span class="lineCov">        276 : </span>
<span class="lineNum">    5646 </span><span class="lineCov">        276 :   emit_insn (gen_vec_unpacks_lo_&lt;mode&gt; (tmp, operands[1]));</span>
<span class="lineNum">    5647 </span><span class="lineCov">        216 :   emit_insn (gen_rtx_SET (operands[0],</span>
<span class="lineNum">    5648 </span><span class="lineCov">         60 :                           gen_rtx_FLOAT (&lt;sseunpackfltmode&gt;mode, tmp)));</span>
<span class="lineNum">    5649 </span><span class="lineCov">        276 :   DONE;</span>
<span class="lineNum">    5650 </span><span class="lineCov">        276 : })</span>
<span class="lineNum">    5651 </span><span class="lineCov">        276 : </span>
<span class="lineNum">    5652 </span><span class="lineCov">         60 : (define_expand &quot;vec_unpacku_float_hi_&lt;mode&gt;&quot;</span>
<span class="lineNum">    5653 </span>            :   [(match_operand:&lt;sseunpackfltmode&gt; 0 &quot;register_operand&quot;)
<span class="lineNum">    5654 </span>            :    (match_operand:VI2_AVX512F 1 &quot;register_operand&quot;)]
<span class="lineNum">    5655 </span>            :   &quot;TARGET_SSE2&quot;
<span class="lineNum">    5656 </span>            : {
<span class="lineNum">    5657 </span>            :   rtx tmp = gen_reg_rtx (&lt;sseunpackmode&gt;mode);
<span class="lineNum">    5658 </span>            : 
<span class="lineNum">    5659 </span>            :   emit_insn (gen_vec_unpacku_hi_&lt;mode&gt; (tmp, operands[1]));
<span class="lineNum">    5660 </span>            :   emit_insn (gen_rtx_SET (operands[0],
<span class="lineNum">    5661 </span><span class="lineCov">        216 :                           gen_rtx_FLOAT (&lt;sseunpackfltmode&gt;mode, tmp)));</span>
<span class="lineNum">    5662 </span>            :   DONE;
<span class="lineNum">    5663 </span>            : })
<span class="lineNum">    5664 </span><span class="lineCov">        216 : </span>
<span class="lineNum">    5665 </span><span class="lineCov">        216 : (define_expand &quot;vec_unpacku_float_lo_&lt;mode&gt;&quot;</span>
<span class="lineNum">    5666 </span><span class="lineCov">        216 :   [(match_operand:&lt;sseunpackfltmode&gt; 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    5667 </span><span class="lineCov">        216 :    (match_operand:VI2_AVX512F 1 &quot;register_operand&quot;)]</span>
<span class="lineNum">    5668 </span><span class="lineCov">        216 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">    5669 </span><span class="lineCov">        216 : {</span>
<span class="lineNum">    5670 </span>            :   rtx tmp = gen_reg_rtx (&lt;sseunpackmode&gt;mode);
<span class="lineNum">    5671 </span><span class="lineCov">        216 : </span>
<span class="lineNum">    5672 </span>            :   emit_insn (gen_vec_unpacku_lo_&lt;mode&gt; (tmp, operands[1]));
<span class="lineNum">    5673 </span><span class="lineCov">        144 :   emit_insn (gen_rtx_SET (operands[0],</span>
<span class="lineNum">    5674 </span>            :                           gen_rtx_FLOAT (&lt;sseunpackfltmode&gt;mode, tmp)));
<span class="lineNum">    5675 </span>            :   DONE;
<span class="lineNum">    5676 </span><span class="lineCov">         72 : })</span>
<span class="lineNum">    5677 </span><span class="lineCov">         72 : </span>
<span class="lineNum">    5678 </span><span class="lineCov">         72 : (define_expand &quot;vec_unpacks_float_hi_v4si&quot;</span>
<span class="lineNum">    5679 </span><span class="lineCov">         72 :   [(set (match_dup 2)</span>
<span class="lineNum">    5680 </span><span class="lineCov">         72 :         (vec_select:V4SI</span>
<span class="lineNum">    5681 </span><span class="lineCov">         72 :           (match_operand:V4SI 1 &quot;vector_operand&quot;)</span>
<span class="lineNum">    5682 </span><span class="lineCov">        216 :           (parallel [(const_int 2) (const_int 3)</span>
<span class="lineNum">    5683 </span><span class="lineCov">         72 :                      (const_int 2) (const_int 3)])))</span>
<span class="lineNum">    5684 </span>            :    (set (match_operand:V2DF 0 &quot;register_operand&quot;)
<span class="lineNum">    5685 </span>            :         (float:V2DF
<span class="lineNum">    5686 </span>            :           (vec_select:V2SI
<span class="lineNum">    5687 </span><span class="lineCov">         52 :           (match_dup 2)</span>
<span class="lineNum">    5688 </span>            :             (parallel [(const_int 0) (const_int 1)]))))]
<span class="lineNum">    5689 </span>            :   &quot;TARGET_SSE2&quot;
<span class="lineNum">    5690 </span><span class="lineCov">        216 :   &quot;operands[2] = gen_reg_rtx (V4SImode);&quot;)</span>
<span class="lineNum">    5691 </span><span class="lineCov">        216 : </span>
<span class="lineNum">    5692 </span><span class="lineCov">         72 : (define_expand &quot;vec_unpacks_float_lo_v4si&quot;</span>
<span class="lineNum">    5693 </span><span class="lineCov">         26 :   [(set (match_operand:V2DF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    5694 </span><span class="lineCov">         26 :         (float:V2DF</span>
<span class="lineNum">    5695 </span><span class="lineCov">         72 :           (vec_select:V2SI</span>
<span class="lineNum">    5696 </span><span class="lineCov">         72 :             (match_operand:V4SI 1 &quot;vector_operand&quot;)</span>
<span class="lineNum">    5697 </span><span class="lineCov">         26 :             (parallel [(const_int 0) (const_int 1)]))))]</span>
<span class="lineNum">    5698 </span>            :   &quot;TARGET_SSE2&quot;)
<span class="lineNum">    5699 </span>            : 
<span class="lineNum">    5700 </span><span class="lineCov">         72 : (define_expand &quot;vec_unpacks_float_hi_v8si&quot;</span>
<span class="lineNum">    5701 </span><span class="lineCov">         72 :   [(set (match_dup 2)</span>
<span class="lineNum">    5702 </span><span class="lineCov">         72 :         (vec_select:V4SI</span>
<span class="lineNum">    5703 </span><span class="lineCov">         72 :           (match_operand:V8SI 1 &quot;vector_operand&quot;)</span>
<span class="lineNum">    5704 </span><span class="lineCov">         72 :           (parallel [(const_int 4) (const_int 5)</span>
<span class="lineNum">    5705 </span><span class="lineCov">         98 :                      (const_int 6) (const_int 7)])))</span>
<span class="lineNum">    5706 </span><span class="lineCov">         72 :    (set (match_operand:V4DF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    5707 </span><span class="lineCov">         26 :         (float:V4DF</span>
<span class="lineNum">    5708 </span><span class="lineCov">         26 :           (match_dup 2)))]</span>
<span class="lineNum">    5709 </span><span class="lineCov">         26 :   &quot;TARGET_AVX&quot;</span>
<span class="lineNum">    5710 </span><span class="lineCov">         26 :   &quot;operands[2] = gen_reg_rtx (V4SImode);&quot;)</span>
<span class="lineNum">    5711 </span><span class="lineCov">         26 : </span>
<span class="lineNum">    5712 </span>            : (define_expand &quot;vec_unpacks_float_lo_v8si&quot;
<span class="lineNum">    5713 </span><span class="lineCov">         26 :   [(set (match_operand:V4DF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    5714 </span><span class="lineCov">         26 :         (float:V4DF</span>
<span class="lineNum">    5715 </span><span class="lineCov">        172 :           (vec_select:V4SI</span>
<span class="lineNum">    5716 </span>            :             (match_operand:V8SI 1 &quot;nonimmediate_operand&quot;)
<span class="lineNum">    5717 </span><span class="lineCov">         73 :             (parallel [(const_int 0) (const_int 1)</span>
<span class="lineNum">    5718 </span><span class="lineCov">         73 :                        (const_int 2) (const_int 3)]))))]</span>
<span class="lineNum">    5719 </span>            :   &quot;TARGET_AVX&quot;)
<span class="lineNum">    5720 </span><span class="lineCov">        146 : </span>
<span class="lineNum">    5721 </span>            : (define_expand &quot;vec_unpacks_float_hi_v16si&quot;
<span class="lineNum">    5722 </span>            :   [(set (match_dup 2)
<span class="lineNum">    5723 </span><span class="lineCov">        216 :         (vec_select:V8SI</span>
<span class="lineNum">    5724 </span>            :           (match_operand:V16SI 1 &quot;nonimmediate_operand&quot;)
<span class="lineNum">    5725 </span>            :           (parallel [(const_int 8) (const_int 9)
<span class="lineNum">    5726 </span>            :                      (const_int 10) (const_int 11)
<span class="lineNum">    5727 </span><span class="lineCov">         73 :                      (const_int 12) (const_int 13)</span>
<span class="lineNum">    5728 </span><span class="lineCov">        146 :                      (const_int 14) (const_int 15)])))</span>
<span class="lineNum">    5729 </span>            :    (set (match_operand:V8DF 0 &quot;register_operand&quot;)
<span class="lineNum">    5730 </span><span class="lineCov">         73 :         (float:V8DF</span>
<span class="lineNum">    5731 </span><span class="lineCov">         73 :           (match_dup 2)))]</span>
<span class="lineNum">    5732 </span>            :   &quot;TARGET_AVX512F&quot;
<span class="lineNum">    5733 </span><span class="lineCov">        146 :   &quot;operands[2] = gen_reg_rtx (V8SImode);&quot;)</span>
<span class="lineNum">    5734 </span>            : 
<span class="lineNum">    5735 </span><span class="lineCov">         72 : (define_expand &quot;vec_unpacks_float_lo_v16si&quot;</span>
<span class="lineNum">    5736 </span>            :   [(set (match_operand:V8DF 0 &quot;register_operand&quot;)
<span class="lineNum">    5737 </span>            :         (float:V8DF
<span class="lineNum">    5738 </span><span class="lineCov">        145 :           (vec_select:V8SI</span>
<span class="lineNum">    5739 </span>            :             (match_operand:V16SI 1 &quot;nonimmediate_operand&quot;)
<span class="lineNum">    5740 </span><span class="lineCov">          5 :             (parallel [(const_int 0) (const_int 1)</span>
<span class="lineNum">    5741 </span><span class="lineCov">         83 :                        (const_int 2) (const_int 3)</span>
<span class="lineNum">    5742 </span><span class="lineCov">         73 :                        (const_int 4) (const_int 5)</span>
<span class="lineNum">    5743 </span><span class="lineCov">          5 :                        (const_int 6) (const_int 7)]))))]</span>
<span class="lineNum">    5744 </span><span class="lineCov">          5 :   &quot;TARGET_AVX512F&quot;)</span>
<span class="lineNum">    5745 </span><span class="lineCov">         73 : </span>
<span class="lineNum">    5746 </span><span class="lineCov">         83 : (define_expand &quot;vec_unpacku_float_hi_v4si&quot;</span>
<span class="lineNum">    5747 </span>            :   [(set (match_dup 5)
<span class="lineNum">    5748 </span>            :         (vec_select:V4SI
<span class="lineNum">    5749 </span>            :           (match_operand:V4SI 1 &quot;vector_operand&quot;)
<span class="lineNum">    5750 </span>            :           (parallel [(const_int 2) (const_int 3)
<span class="lineNum">    5751 </span><span class="lineCov">         73 :                      (const_int 2) (const_int 3)])))</span>
<span class="lineNum">    5752 </span><span class="lineNoCov">          0 :    (set (match_dup 6)</span>
<span class="lineNum">    5753 </span><span class="lineCov">          5 :         (float:V2DF</span>
<span class="lineNum">    5754 </span><span class="lineCov">         83 :           (vec_select:V2SI</span>
<span class="lineNum">    5755 </span><span class="lineCov">         73 :           (match_dup 5)</span>
<span class="lineNum">    5756 </span><span class="lineCov">          5 :             (parallel [(const_int 0) (const_int 1)]))))</span>
<span class="lineNum">    5757 </span><span class="lineCov">          5 :    (set (match_dup 7)</span>
<span class="lineNum">    5758 </span><span class="lineCov">         73 :         (lt:V2DF (match_dup 6) (match_dup 3)))</span>
<span class="lineNum">    5759 </span><span class="lineCov">         83 :    (set (match_dup 8)</span>
<span class="lineNum">    5760 </span><span class="lineNoCov">          0 :         (and:V2DF (match_dup 7) (match_dup 4)))</span>
<span class="lineNum">    5761 </span>            :    (set (match_operand:V2DF 0 &quot;register_operand&quot;)
<span class="lineNum">    5762 </span>            :         (plus:V2DF (match_dup 6) (match_dup 8)))]
<span class="lineNum">    5763 </span>            :   &quot;TARGET_SSE2&quot;
<span class="lineNum">    5764 </span><span class="lineCov">          5 : {</span>
<span class="lineNum">    5765 </span>            :   REAL_VALUE_TYPE TWO32r;
<span class="lineNum">    5766 </span>            :   rtx x;
<span class="lineNum">    5767 </span><span class="lineCov">          5 :   int i;</span>
<span class="lineNum">    5768 </span><span class="lineCov">          5 : </span>
<span class="lineNum">    5769 </span><span class="lineCov">          5 :   real_ldexp (&amp;TWO32r, &amp;dconst1, 32);</span>
<span class="lineNum">    5770 </span><span class="lineCov">          5 :   x = const_double_from_real_value (TWO32r, DFmode);</span>
<span class="lineNum">    5771 </span><span class="lineCov">          5 : </span>
<span class="lineNum">    5772 </span><span class="lineCov">          5 :   operands[3] = force_reg (V2DFmode, CONST0_RTX (V2DFmode));</span>
<span class="lineNum">    5773 </span>            :   operands[4] = force_reg (V2DFmode,
<span class="lineNum">    5774 </span><span class="lineCov">        332 :                            ix86_build_const_vector (V2DFmode, 1, x));</span>
<span class="lineNum">    5775 </span>            : 
<span class="lineNum">    5776 </span>            :   operands[5] = gen_reg_rtx (V4SImode);
<span class="lineNum">    5777 </span><span class="lineCov">        337 : </span>
<span class="lineNum">    5778 </span><span class="lineCov">        166 :   for (i = 6; i &lt; 9; i++)</span>
<span class="lineNum">    5779 </span><span class="lineCov">        166 :     operands[i] = gen_reg_rtx (V2DFmode);</span>
<span class="lineNum">    5780 </span><span class="lineCov">        337 : })</span>
<span class="lineNum">    5781 </span><span class="lineCov">          5 : </span>
<span class="lineNum">    5782 </span><span class="lineCov">        166 : (define_expand &quot;vec_unpacku_float_lo_v4si&quot;</span>
<span class="lineNum">    5783 </span><span class="lineCov">        171 :   [(set (match_dup 5)</span>
<span class="lineNum">    5784 </span><span class="lineCov">        166 :         (float:V2DF</span>
<span class="lineNum">    5785 </span><span class="lineCov">          5 :           (vec_select:V2SI</span>
<span class="lineNum">    5786 </span><span class="lineCov">        166 :             (match_operand:V4SI 1 &quot;vector_operand&quot;)</span>
<span class="lineNum">    5787 </span>            :             (parallel [(const_int 0) (const_int 1)]))))
<span class="lineNum">    5788 </span>            :    (set (match_dup 6)
<span class="lineNum">    5789 </span>            :         (lt:V2DF (match_dup 5) (match_dup 3)))
<span class="lineNum">    5790 </span>            :    (set (match_dup 7)
<span class="lineNum">    5791 </span>            :         (and:V2DF (match_dup 6) (match_dup 4)))
<span class="lineNum">    5792 </span>            :    (set (match_operand:V2DF 0 &quot;register_operand&quot;)
<span class="lineNum">    5793 </span><span class="lineCov">        166 :         (plus:V2DF (match_dup 5) (match_dup 7)))]</span>
<span class="lineNum">    5794 </span><span class="lineCov">         28 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">    5795 </span>            : {
<span class="lineNum">    5796 </span>            :   REAL_VALUE_TYPE TWO32r;
<span class="lineNum">    5797 </span><span class="lineCov">         14 :   rtx x;</span>
<span class="lineNum">    5798 </span><span class="lineCov">         14 :   int i;</span>
<span class="lineNum">    5799 </span><span class="lineCov">         14 : </span>
<span class="lineNum">    5800 </span><span class="lineCov">         14 :   real_ldexp (&amp;TWO32r, &amp;dconst1, 32);</span>
<span class="lineNum">    5801 </span><span class="lineCov">        166 :   x = const_double_from_real_value (TWO32r, DFmode);</span>
<span class="lineNum">    5802 </span><span class="lineCov">        166 : </span>
<span class="lineNum">    5803 </span><span class="lineCov">        166 :   operands[3] = force_reg (V2DFmode, CONST0_RTX (V2DFmode));</span>
<span class="lineNum">    5804 </span><span class="lineCov">         14 :   operands[4] = force_reg (V2DFmode,</span>
<span class="lineNum">    5805 </span>            :                            ix86_build_const_vector (V2DFmode, 1, x));
<span class="lineNum">    5806 </span>            : 
<span class="lineNum">    5807 </span>            :   for (i = 5; i &lt; 8; i++)
<span class="lineNum">    5808 </span><span class="lineCov">        166 :     operands[i] = gen_reg_rtx (V2DFmode);</span>
<span class="lineNum">    5809 </span>            : })
<span class="lineNum">    5810 </span>            : 
<span class="lineNum">    5811 </span><span class="lineCov">        166 : (define_expand &quot;vec_unpacku_float_hi_v8si&quot;</span>
<span class="lineNum">    5812 </span>            :   [(match_operand:V4DF 0 &quot;register_operand&quot;)
<span class="lineNum">    5813 </span><span class="lineCov">         14 :    (match_operand:V8SI 1 &quot;register_operand&quot;)]</span>
<span class="lineNum">    5814 </span>            :   &quot;TARGET_AVX&quot;
<span class="lineNum">    5815 </span>            : {
<span class="lineNum">    5816 </span><span class="lineCov">         14 :   REAL_VALUE_TYPE TWO32r;</span>
<span class="lineNum">    5817 </span><span class="lineCov">         14 :   rtx x, tmp[6];</span>
<span class="lineNum">    5818 </span><span class="lineCov">         14 :   int i;</span>
<span class="lineNum">    5819 </span>            : 
<span class="lineNum">    5820 </span><span class="lineCov">          9 :   real_ldexp (&amp;TWO32r, &amp;dconst1, 32);</span>
<span class="lineNum">    5821 </span><span class="lineCov">          9 :   x = const_double_from_real_value (TWO32r, DFmode);</span>
<span class="lineNum">    5822 </span><span class="lineCov">          9 : </span>
<span class="lineNum">    5823 </span><span class="lineCov">         37 :   tmp[0] = force_reg (V4DFmode, CONST0_RTX (V4DFmode));</span>
<span class="lineNum">    5824 </span><span class="lineCov">          9 :   tmp[1] = force_reg (V4DFmode, ix86_build_const_vector (V4DFmode, 1, x));</span>
<span class="lineNum">    5825 </span><span class="lineCov">          9 :   tmp[5] = gen_reg_rtx (V4SImode);</span>
<span class="lineNum">    5826 </span><span class="lineCov">         28 : </span>
<span class="lineNum">    5827 </span><span class="lineCov">          9 :   for (i = 2; i &lt; 5; i++)</span>
<span class="lineNum">    5828 </span><span class="lineCov">         14 :     tmp[i] = gen_reg_rtx (V4DFmode);</span>
<span class="lineNum">    5829 </span><span class="lineCov">         14 :   emit_insn (gen_vec_extract_hi_v8si (tmp[5], operands[1]));</span>
<span class="lineNum">    5830 </span><span class="lineCov">         14 :   emit_insn (gen_floatv4siv4df2 (tmp[2], tmp[5]));</span>
<span class="lineNum">    5831 </span><span class="lineCov">         14 :   emit_insn (gen_rtx_SET (tmp[3], gen_rtx_LT (V4DFmode, tmp[2], tmp[0])));</span>
<span class="lineNum">    5832 </span><span class="lineCov">         14 :   emit_insn (gen_andv4df3 (tmp[4], tmp[3], tmp[1]));</span>
<span class="lineNum">    5833 </span>            :   emit_insn (gen_addv4df3 (operands[0], tmp[2], tmp[4]));
<span class="lineNum">    5834 </span>            :   DONE;
<span class="lineNum">    5835 </span>            : })
<span class="lineNum">    5836 </span>            : 
<span class="lineNum">    5837 </span><span class="lineCov">         14 : (define_expand &quot;vec_unpacku_float_hi_v16si&quot;</span>
<span class="lineNum">    5838 </span>            :   [(match_operand:V8DF 0 &quot;register_operand&quot;)
<span class="lineNum">    5839 </span>            :    (match_operand:V16SI 1 &quot;register_operand&quot;)]
<span class="lineNum">    5840 </span><span class="lineCov">         14 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    5841 </span>            : {
<span class="lineNum">    5842 </span>            :   REAL_VALUE_TYPE TWO32r;
<span class="lineNum">    5843 </span>            :   rtx k, x, tmp[4];
<span class="lineNum">    5844 </span>            : 
<span class="lineNum">    5845 </span>            :   real_ldexp (&amp;TWO32r, &amp;dconst1, 32);
<span class="lineNum">    5846 </span>            :   x = const_double_from_real_value (TWO32r, DFmode);
<span class="lineNum">    5847 </span>            : 
<span class="lineNum">    5848 </span>            :   tmp[0] = force_reg (V8DFmode, CONST0_RTX (V8DFmode));
<span class="lineNum">    5849 </span>            :   tmp[1] = force_reg (V8DFmode, ix86_build_const_vector (V8DFmode, 1, x));
<span class="lineNum">    5850 </span>            :   tmp[2] = gen_reg_rtx (V8DFmode);
<span class="lineNum">    5851 </span><span class="lineCov">         14 :   tmp[3] = gen_reg_rtx (V8SImode);</span>
<span class="lineNum">    5852 </span>            :   k = gen_reg_rtx (QImode);
<span class="lineNum">    5853 </span>            : 
<span class="lineNum">    5854 </span>            :   emit_insn (gen_vec_extract_hi_v16si (tmp[3], operands[1]));
<span class="lineNum">    5855 </span><span class="lineCov">          9 :   emit_insn (gen_floatv8siv8df2 (tmp[2], tmp[3]));</span>
<span class="lineNum">    5856 </span>            :   emit_insn (gen_rtx_SET (k, gen_rtx_LT (QImode, tmp[2], tmp[0])));
<span class="lineNum">    5857 </span>            :   emit_insn (gen_addv8df3_mask (tmp[2], tmp[2], tmp[1], tmp[2], k));
<span class="lineNum">    5858 </span><span class="lineCov">          9 :   emit_move_insn (operands[0], tmp[2]);</span>
<span class="lineNum">    5859 </span><span class="lineCov">          9 :   DONE;</span>
<span class="lineNum">    5860 </span><span class="lineCov">          9 : })</span>
<span class="lineNum">    5861 </span><span class="lineCov">          9 : </span>
<span class="lineNum">    5862 </span><span class="lineCov">          9 : (define_expand &quot;vec_unpacku_float_lo_v8si&quot;</span>
<span class="lineNum">    5863 </span><span class="lineCov">         12 :   [(match_operand:V4DF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    5864 </span><span class="lineCov">          9 :    (match_operand:V8SI 1 &quot;nonimmediate_operand&quot;)]</span>
<span class="lineNum">    5865 </span><span class="lineCov">         12 :   &quot;TARGET_AVX&quot;</span>
<span class="lineNum">    5866 </span><span class="lineCov">          3 : {</span>
<span class="lineNum">    5867 </span>            :   REAL_VALUE_TYPE TWO32r;
<span class="lineNum">    5868 </span><span class="lineCov">          9 :   rtx x, tmp[5];</span>
<span class="lineNum">    5869 </span><span class="lineCov">          6 :   int i;</span>
<span class="lineNum">    5870 </span>            : 
<span class="lineNum">    5871 </span><span class="lineCov">          3 :   real_ldexp (&amp;TWO32r, &amp;dconst1, 32);</span>
<span class="lineNum">    5872 </span><span class="lineCov">          3 :   x = const_double_from_real_value (TWO32r, DFmode);</span>
<span class="lineNum">    5873 </span>            : 
<span class="lineNum">    5874 </span>            :   tmp[0] = force_reg (V4DFmode, CONST0_RTX (V4DFmode));
<span class="lineNum">    5875 </span><span class="lineCov">          3 :   tmp[1] = force_reg (V4DFmode, ix86_build_const_vector (V4DFmode, 1, x));</span>
<span class="lineNum">    5876 </span>            : 
<span class="lineNum">    5877 </span><span class="lineCov">         12 :   for (i = 2; i &lt; 5; i++)</span>
<span class="lineNum">    5878 </span><span class="lineCov">          9 :     tmp[i] = gen_reg_rtx (V4DFmode);</span>
<span class="lineNum">    5879 </span>            :   emit_insn (gen_avx_cvtdq2pd256_2 (tmp[2], operands[1]));
<span class="lineNum">    5880 </span>            :   emit_insn (gen_rtx_SET (tmp[3], gen_rtx_LT (V4DFmode, tmp[2], tmp[0])));
<span class="lineNum">    5881 </span>            :   emit_insn (gen_andv4df3 (tmp[4], tmp[3], tmp[1]));
<span class="lineNum">    5882 </span><span class="lineCov">          3 :   emit_insn (gen_addv4df3 (operands[0], tmp[2], tmp[4]));</span>
<span class="lineNum">    5883 </span><span class="lineCov">          3 :   DONE;</span>
<span class="lineNum">    5884 </span><span class="lineCov">          3 : })</span>
<span class="lineNum">    5885 </span><span class="lineCov">          3 : </span>
<span class="lineNum">    5886 </span><span class="lineCov">          6 : (define_expand &quot;vec_unpacku_float_lo_v16si&quot;</span>
<span class="lineNum">    5887 </span><span class="lineCov">          3 :   [(match_operand:V8DF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    5888 </span><span class="lineCov">          3 :    (match_operand:V16SI 1 &quot;nonimmediate_operand&quot;)]</span>
<span class="lineNum">    5889 </span><span class="lineCov">          6 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    5890 </span><span class="lineCov">          6 : {</span>
<span class="lineNum">    5891 </span><span class="lineCov">          6 :   REAL_VALUE_TYPE TWO32r;</span>
<span class="lineNum">    5892 </span><span class="lineCov">          6 :   rtx k, x, tmp[3];</span>
<span class="lineNum">    5893 </span><span class="lineCov">          6 : </span>
<span class="lineNum">    5894 </span><span class="lineCov">          9 :   real_ldexp (&amp;TWO32r, &amp;dconst1, 32);</span>
<span class="lineNum">    5895 </span><span class="lineCov">          9 :   x = const_double_from_real_value (TWO32r, DFmode);</span>
<span class="lineNum">    5896 </span><span class="lineCov">          9 : </span>
<span class="lineNum">    5897 </span><span class="lineCov">          3 :   tmp[0] = force_reg (V8DFmode, CONST0_RTX (V8DFmode));</span>
<span class="lineNum">    5898 </span><span class="lineCov">          6 :   tmp[1] = force_reg (V8DFmode, ix86_build_const_vector (V8DFmode, 1, x));</span>
<span class="lineNum">    5899 </span><span class="lineCov">          9 :   tmp[2] = gen_reg_rtx (V8DFmode);</span>
<span class="lineNum">    5900 </span><span class="lineCov">          6 :   k = gen_reg_rtx (QImode);</span>
<span class="lineNum">    5901 </span><span class="lineCov">          6 : </span>
<span class="lineNum">    5902 </span><span class="lineCov">          3 :   emit_insn (gen_avx512f_cvtdq2pd512_2 (tmp[2], operands[1]));</span>
<span class="lineNum">    5903 </span><span class="lineCov">          3 :   emit_insn (gen_rtx_SET (k, gen_rtx_LT (QImode, tmp[2], tmp[0])));</span>
<span class="lineNum">    5904 </span>            :   emit_insn (gen_addv8df3_mask (tmp[2], tmp[2], tmp[1], tmp[2], k));
<span class="lineNum">    5905 </span>            :   emit_move_insn (operands[0], tmp[2]);
<span class="lineNum">    5906 </span><span class="lineCov">         12 :   DONE;</span>
<span class="lineNum">    5907 </span><span class="lineCov">          9 : })</span>
<span class="lineNum">    5908 </span>            : 
<span class="lineNum">    5909 </span>            : (define_expand &quot;vec_pack_trunc_&lt;mode&gt;&quot;
<span class="lineNum">    5910 </span><span class="lineCov">          3 :   [(set (match_dup 3)</span>
<span class="lineNum">    5911 </span><span class="lineCov">          3 :         (float_truncate:&lt;sf2dfmode&gt;</span>
<span class="lineNum">    5912 </span><span class="lineCov">          3 :           (match_operand:VF2_512_256 1 &quot;nonimmediate_operand&quot;)))</span>
<span class="lineNum">    5913 </span><span class="lineCov">          3 :    (set (match_dup 4)</span>
<span class="lineNum">    5914 </span><span class="lineCov">          3 :         (float_truncate:&lt;sf2dfmode&gt;</span>
<span class="lineNum">    5915 </span><span class="lineCov">          3 :           (match_operand:VF2_512_256 2 &quot;nonimmediate_operand&quot;)))</span>
<span class="lineNum">    5916 </span><span class="lineCov">          3 :    (set (match_operand:&lt;ssePSmode&gt; 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    5917 </span><span class="lineCov">          3 :         (vec_concat:&lt;ssePSmode&gt;</span>
<span class="lineNum">    5918 </span><span class="lineCov">          3 :           (match_dup 3)</span>
<span class="lineNum">    5919 </span><span class="lineCov">          3 :           (match_dup 4)))]</span>
<span class="lineNum">    5920 </span><span class="lineNoCov">          0 :   &quot;TARGET_AVX&quot;</span>
<span class="lineNum">    5921 </span><span class="lineCov">          3 : {</span>
<span class="lineNum">    5922 </span><span class="lineCov">          3 :   operands[3] = gen_reg_rtx (&lt;sf2dfmode&gt;mode);</span>
<span class="lineNum">    5923 </span><span class="lineNoCov">          0 :   operands[4] = gen_reg_rtx (&lt;sf2dfmode&gt;mode);</span>
<span class="lineNum">    5924 </span><span class="lineNoCov">          0 : })</span>
<span class="lineNum">    5925 </span><span class="lineCov">          3 : </span>
<span class="lineNum">    5926 </span><span class="lineCov">          3 : (define_expand &quot;vec_pack_trunc_v2df&quot;</span>
<span class="lineNum">    5927 </span><span class="lineNoCov">          0 :   [(match_operand:V4SF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    5928 </span><span class="lineCov">          3 :    (match_operand:V2DF 1 &quot;vector_operand&quot;)</span>
<span class="lineNum">    5929 </span><span class="lineNoCov">          0 :    (match_operand:V2DF 2 &quot;vector_operand&quot;)]</span>
<span class="lineNum">    5930 </span><span class="lineCov">          3 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">    5931 </span><span class="lineCov">          3 : {</span>
<span class="lineNum">    5932 </span><span class="lineNoCov">          0 :   rtx tmp0, tmp1;</span>
<span class="lineNum">    5933 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    5934 </span>            :   if (TARGET_AVX &amp;&amp; !TARGET_PREFER_AVX128 &amp;&amp; optimize_insn_for_speed_p ())
<span class="lineNum">    5935 </span>            :     {
<span class="lineNum">    5936 </span><span class="lineCov">          3 :       tmp0 = gen_reg_rtx (V4DFmode);</span>
<span class="lineNum">    5937 </span><span class="lineCov">          3 :       tmp1 = force_reg (V2DFmode, operands[1]);</span>
<span class="lineNum">    5938 </span>            : 
<span class="lineNum">    5939 </span>            :       emit_insn (gen_avx_vec_concatv4df (tmp0, tmp1, operands[2]));
<span class="lineNum">    5940 </span><span class="lineCov">          3 :       emit_insn (gen_avx_cvtpd2ps256 (operands[0], tmp0));</span>
<span class="lineNum">    5941 </span><span class="lineCov">          3 :     }</span>
<span class="lineNum">    5942 </span><span class="lineCov">          3 :   else</span>
<span class="lineNum">    5943 </span><span class="lineCov">          3 :     {</span>
<span class="lineNum">    5944 </span><span class="lineCov">          3 :       tmp0 = gen_reg_rtx (V4SFmode);</span>
<span class="lineNum">    5945 </span><span class="lineNoCov">          0 :       tmp1 = gen_reg_rtx (V4SFmode);</span>
<span class="lineNum">    5946 </span><span class="lineCov">          3 : </span>
<span class="lineNum">    5947 </span><span class="lineCov">          3 :       emit_insn (gen_sse2_cvtpd2ps (tmp0, operands[1]));</span>
<span class="lineNum">    5948 </span><span class="lineCov">          3 :       emit_insn (gen_sse2_cvtpd2ps (tmp1, operands[2]));</span>
<span class="lineNum">    5949 </span><span class="lineCov">          3 :       emit_insn (gen_sse_movlhps (operands[0], tmp0, tmp1));</span>
<span class="lineNum">    5950 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    5951 </span><span class="lineCov">          3 :   DONE;</span>
<span class="lineNum">    5952 </span>            : })
<a name="5953"><span class="lineNum">    5953 </span><span class="lineNoCov">          0 : </span></a>
<span class="lineNum">    5954 </span><span class="lineNoCov">          0 : (define_expand &quot;vec_pack_sfix_trunc_v8df&quot;</span>
<span class="lineNum">    5955 </span><span class="lineNoCov">          0 :   [(match_operand:V16SI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    5956 </span><span class="lineNoCov">          0 :    (match_operand:V8DF 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    5957 </span><span class="lineNoCov">          0 :    (match_operand:V8DF 2 &quot;nonimmediate_operand&quot;)]</span>
<span class="lineNum">    5958 </span><span class="lineNoCov">          0 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    5959 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">    5960 </span><span class="lineNoCov">          0 :   rtx r1, r2;</span>
<span class="lineNum">    5961 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    5962 </span><span class="lineNoCov">          0 :   r1 = gen_reg_rtx (V8SImode);</span>
<span class="lineNum">    5963 </span><span class="lineNoCov">          0 :   r2 = gen_reg_rtx (V8SImode);</span>
<span class="lineNum">    5964 </span>            : 
<span class="lineNum">    5965 </span><span class="lineNoCov">          0 :   emit_insn (gen_fix_truncv8dfv8si2 (r1, operands[1]));</span>
<span class="lineNum">    5966 </span><span class="lineNoCov">          0 :   emit_insn (gen_fix_truncv8dfv8si2 (r2, operands[2]));</span>
<span class="lineNum">    5967 </span><span class="lineNoCov">          0 :   emit_insn (gen_avx_vec_concatv16si (operands[0], r1, r2));</span>
<span class="lineNum">    5968 </span><span class="lineNoCov">          0 :   DONE;</span>
<span class="lineNum">    5969 </span>            : })
<a name="5970"><span class="lineNum">    5970 </span><span class="lineNoCov">          0 : </span></a>
<span class="lineNum">    5971 </span><span class="lineNoCov">          0 : (define_expand &quot;vec_pack_sfix_trunc_v4df&quot;</span>
<span class="lineNum">    5972 </span>            :   [(match_operand:V8SI 0 &quot;register_operand&quot;)
<span class="lineNum">    5973 </span><span class="lineNoCov">          0 :    (match_operand:V4DF 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    5974 </span><span class="lineNoCov">          0 :    (match_operand:V4DF 2 &quot;nonimmediate_operand&quot;)]</span>
<span class="lineNum">    5975 </span>            :   &quot;TARGET_AVX&quot;
<span class="lineNum">    5976 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">    5977 </span><span class="lineNoCov">          0 :   rtx r1, r2;</span>
<span class="lineNum">    5978 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    5979 </span><span class="lineNoCov">          0 :   r1 = gen_reg_rtx (V4SImode);</span>
<span class="lineNum">    5980 </span><span class="lineNoCov">          0 :   r2 = gen_reg_rtx (V4SImode);</span>
<span class="lineNum">    5981 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    5982 </span><span class="lineNoCov">          0 :   emit_insn (gen_fix_truncv4dfv4si2 (r1, operands[1]));</span>
<span class="lineNum">    5983 </span><span class="lineNoCov">          0 :   emit_insn (gen_fix_truncv4dfv4si2 (r2, operands[2]));</span>
<span class="lineNum">    5984 </span><span class="lineNoCov">          0 :   emit_insn (gen_avx_vec_concatv8si (operands[0], r1, r2));</span>
<span class="lineNum">    5985 </span>            :   DONE;
<span class="lineNum">    5986 </span>            : })
<a name="5987"><span class="lineNum">    5987 </span>            : </a>
<span class="lineNum">    5988 </span>            : (define_expand &quot;vec_pack_sfix_trunc_v2df&quot;
<span class="lineNum">    5989 </span><span class="lineNoCov">          0 :   [(match_operand:V4SI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    5990 </span><span class="lineNoCov">          0 :    (match_operand:V2DF 1 &quot;vector_operand&quot;)</span>
<span class="lineNum">    5991 </span><span class="lineNoCov">          0 :    (match_operand:V2DF 2 &quot;vector_operand&quot;)]</span>
<span class="lineNum">    5992 </span>            :   &quot;TARGET_SSE2&quot;
<span class="lineNum">    5993 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">    5994 </span><span class="lineNoCov">          0 :   rtx tmp0, tmp1, tmp2;</span>
<span class="lineNum">    5995 </span>            : 
<span class="lineNum">    5996 </span><span class="lineNoCov">          0 :   if (TARGET_AVX &amp;&amp; !TARGET_PREFER_AVX128 &amp;&amp; optimize_insn_for_speed_p ())</span>
<span class="lineNum">    5997 </span><span class="lineNoCov">          0 :     {</span>
<span class="lineNum">    5998 </span><span class="lineNoCov">          0 :       tmp0 = gen_reg_rtx (V4DFmode);</span>
<span class="lineNum">    5999 </span><span class="lineNoCov">          0 :       tmp1 = force_reg (V2DFmode, operands[1]);</span>
<span class="lineNum">    6000 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    6001 </span><span class="lineNoCov">          0 :       emit_insn (gen_avx_vec_concatv4df (tmp0, tmp1, operands[2]));</span>
<span class="lineNum">    6002 </span><span class="lineNoCov">          0 :       emit_insn (gen_fix_truncv4dfv4si2 (operands[0], tmp0));</span>
<span class="lineNum">    6003 </span><span class="lineNoCov">          0 :     }</span>
<a name="6004"><span class="lineNum">    6004 </span><span class="lineNoCov">          0 :   else</span></a>
<span class="lineNum">    6005 </span><span class="lineNoCov">          0 :     {</span>
<span class="lineNum">    6006 </span><span class="lineNoCov">          0 :       tmp0 = gen_reg_rtx (V4SImode);</span>
<span class="lineNum">    6007 </span><span class="lineNoCov">          0 :       tmp1 = gen_reg_rtx (V4SImode);</span>
<span class="lineNum">    6008 </span><span class="lineNoCov">          0 :       tmp2 = gen_reg_rtx (V2DImode);</span>
<span class="lineNum">    6009 </span>            : 
<span class="lineNum">    6010 </span>            :       emit_insn (gen_sse2_cvttpd2dq (tmp0, operands[1]));
<span class="lineNum">    6011 </span>            :       emit_insn (gen_sse2_cvttpd2dq (tmp1, operands[2]));
<span class="lineNum">    6012 </span>            :       emit_insn (gen_vec_interleave_lowv2di (tmp2,
<span class="lineNum">    6013 </span>            :                                              gen_lowpart (V2DImode, tmp0),
<span class="lineNum">    6014 </span>            :                                              gen_lowpart (V2DImode, tmp1)));
<span class="lineNum">    6015 </span>            :       emit_move_insn (operands[0], gen_lowpart (V4SImode, tmp2));
<span class="lineNum">    6016 </span>            :     }
<span class="lineNum">    6017 </span>            :   DONE;
<span class="lineNum">    6018 </span>            : })
<span class="lineNum">    6019 </span>            : 
<span class="lineNum">    6020 </span><span class="lineCov">        109 : (define_mode_attr ssepackfltmode</span>
<span class="lineNum">    6021 </span><span class="lineCov">        218 :   [(V8DF &quot;V16SI&quot;) (V4DF &quot;V8SI&quot;) (V2DF &quot;V4SI&quot;)])</span>
<span class="lineNum">    6022 </span><span class="lineCov">        109 : </span>
<span class="lineNum">    6023 </span><span class="lineCov">         38 : (define_expand &quot;vec_pack_ufix_trunc_&lt;mode&gt;&quot;</span>
<span class="lineNum">    6024 </span>            :   [(match_operand:&lt;ssepackfltmode&gt; 0 &quot;register_operand&quot;)
<span class="lineNum">    6025 </span>            :    (match_operand:VF2 1 &quot;register_operand&quot;)
<span class="lineNum">    6026 </span><span class="lineCov">        109 :    (match_operand:VF2 2 &quot;register_operand&quot;)]</span>
<span class="lineNum">    6027 </span><span class="lineCov">        147 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">    6028 </span><span class="lineCov">        147 : {</span>
<span class="lineNum">    6029 </span><span class="lineCov">        147 :   if (&lt;MODE&gt;mode == V8DFmode)</span>
<span class="lineNum">    6030 </span><span class="lineCov">         38 :     {</span>
<span class="lineNum">    6031 </span><span class="lineCov">        303 :       rtx r1, r2;</span>
<span class="lineNum">    6032 </span><span class="lineCov">        147 : </span>
<span class="lineNum">    6033 </span><span class="lineCov">        131 :       r1 = gen_reg_rtx (V8SImode);</span>
<span class="lineNum">    6034 </span><span class="lineCov">        147 :       r2 = gen_reg_rtx (V8SImode);</span>
<span class="lineNum">    6035 </span><span class="lineCov">        140 : </span>
<a name="6036"><span class="lineNum">    6036 </span><span class="lineCov">        102 :       emit_insn (gen_fixuns_truncv8dfv8si2 (r1, operands[1]));</span></a>
<span class="lineNum">    6037 </span><span class="lineCov">        109 :       emit_insn (gen_fixuns_truncv8dfv8si2 (r2, operands[2]));</span>
<span class="lineNum">    6038 </span><span class="lineCov">        102 :       emit_insn (gen_avx_vec_concatv16si (operands[0], r1, r2));</span>
<span class="lineNum">    6039 </span><span class="lineCov">        102 :     }</span>
<span class="lineNum">    6040 </span><span class="lineCov">        109 :   else</span>
<span class="lineNum">    6041 </span>            :     {
<span class="lineNum">    6042 </span>            :       rtx tmp[7];
<span class="lineNum">    6043 </span><span class="lineCov">        163 :       tmp[0] = ix86_expand_adjust_ufix_to_sfix_si (operands[1], &amp;tmp[2]);</span>
<span class="lineNum">    6044 </span><span class="lineCov">         54 :       tmp[1] = ix86_expand_adjust_ufix_to_sfix_si (operands[2], &amp;tmp[3]);</span>
<span class="lineNum">    6045 </span>            :       tmp[4] = gen_reg_rtx (&lt;ssepackfltmode&gt;mode);
<span class="lineNum">    6046 </span><span class="lineCov">         54 :       emit_insn (gen_vec_pack_sfix_trunc_&lt;mode&gt; (tmp[4], tmp[0], tmp[1]));</span>
<span class="lineNum">    6047 </span><span class="lineCov">        163 :       if (&lt;ssepackfltmode&gt;mode == V4SImode || TARGET_AVX2)</span>
<span class="lineNum">    6048 </span><span class="lineCov">        163 :         {</span>
<span class="lineNum">    6049 </span><span class="lineCov">        109 :           tmp[5] = gen_reg_rtx (&lt;ssepackfltmode&gt;mode);</span>
<span class="lineNum">    6050 </span><span class="lineCov">        312 :           ix86_expand_vec_extract_even_odd (tmp[5], tmp[2], tmp[3], 0);</span>
<span class="lineNum">    6051 </span>            :         }
<span class="lineNum">    6052 </span>            :       else
<span class="lineNum">    6053 </span>            :         {
<span class="lineNum">    6054 </span><span class="lineCov">        227 :           tmp[5] = gen_reg_rtx (V8SFmode);</span>
<span class="lineNum">    6055 </span>            :           ix86_expand_vec_extract_even_odd (tmp[5],
<span class="lineNum">    6056 </span>            :                                             gen_lowpart (V8SFmode, tmp[2]),
<span class="lineNum">    6057 </span>            :                                             gen_lowpart (V8SFmode, tmp[3]), 0);
<span class="lineNum">    6058 </span><span class="lineCov">        233 :           tmp[5] = gen_lowpart (V8SImode, tmp[5]);</span>
<span class="lineNum">    6059 </span><span class="lineCov">        156 :         }</span>
<span class="lineNum">    6060 </span><span class="lineCov">        227 :       tmp[6] = expand_simple_binop (&lt;ssepackfltmode&gt;mode, XOR, tmp[4], tmp[5],</span>
<span class="lineNum">    6061 </span><span class="lineCov">         71 :                                     operands[0], 0, OPTAB_DIRECT);</span>
<span class="lineNum">    6062 </span><span class="lineCov">          6 :       if (tmp[6] != operands[0])</span>
<span class="lineNum">    6063 </span><span class="lineCov">        227 :         emit_move_insn (operands[0], tmp[6]);</span>
<span class="lineNum">    6064 </span><span class="lineCov">        162 :     }</span>
<span class="lineNum">    6065 </span><span class="lineCov">          6 : </span>
<span class="lineNum">    6066 </span><span class="lineCov">         77 :   DONE;</span>
<span class="lineNum">    6067 </span><span class="lineCov">         12 : })</span>
<span class="lineNum">    6068 </span>            : 
<span class="lineNum">    6069 </span>            : (define_expand &quot;avx512f_vec_pack_sfix_v8df&quot;
<span class="lineNum">    6070 </span>            :   [(match_operand:V16SI 0 &quot;register_operand&quot;)
<span class="lineNum">    6071 </span><span class="lineCov">          6 :    (match_operand:V8DF 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    6072 </span>            :    (match_operand:V8DF 2 &quot;nonimmediate_operand&quot;)]
<span class="lineNum">    6073 </span>            :   &quot;TARGET_AVX512F&quot;
<span class="lineNum">    6074 </span>            : {
<span class="lineNum">    6075 </span><span class="lineCov">         34 :   rtx r1, r2;</span>
<span class="lineNum">    6076 </span><span class="lineCov">          6 : </span>
<span class="lineNum">    6077 </span><span class="lineCov">          6 :   r1 = gen_reg_rtx (V8SImode);</span>
<span class="lineNum">    6078 </span><span class="lineCov">         62 :   r2 = gen_reg_rtx (V8SImode);</span>
<span class="lineNum">    6079 </span><span class="lineCov">         28 : </span>
<span class="lineNum">    6080 </span><span class="lineCov">          6 :   emit_insn (gen_avx512f_cvtpd2dq512 (r1, operands[1]));</span>
<span class="lineNum">    6081 </span><span class="lineCov">         34 :   emit_insn (gen_avx512f_cvtpd2dq512 (r2, operands[2]));</span>
<span class="lineNum">    6082 </span><span class="lineCov">         28 :   emit_insn (gen_avx_vec_concatv16si (operands[0], r1, r2));</span>
<span class="lineNum">    6083 </span><span class="lineCov">         28 :   DONE;</span>
<span class="lineNum">    6084 </span><span class="lineCov">         56 : })</span>
<a name="6085"><span class="lineNum">    6085 </span>            : </a>
<span class="lineNum">    6086 </span>            : (define_expand &quot;vec_pack_sfix_v4df&quot;
<span class="lineNum">    6087 </span>            :   [(match_operand:V8SI 0 &quot;register_operand&quot;)
<span class="lineNum">    6088 </span><span class="lineCov">         28 :    (match_operand:V4DF 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    6089 </span>            :    (match_operand:V4DF 2 &quot;nonimmediate_operand&quot;)]
<span class="lineNum">    6090 </span>            :   &quot;TARGET_AVX&quot;
<span class="lineNum">    6091 </span>            : {
<span class="lineNum">    6092 </span><span class="lineCov">        106 :   rtx r1, r2;</span>
<span class="lineNum">    6093 </span><span class="lineCov">         28 : </span>
<span class="lineNum">    6094 </span><span class="lineCov">         28 :   r1 = gen_reg_rtx (V4SImode);</span>
<span class="lineNum">    6095 </span><span class="lineCov">          4 :   r2 = gen_reg_rtx (V4SImode);</span>
<span class="lineNum">    6096 </span><span class="lineCov">         28 : </span>
<span class="lineNum">    6097 </span><span class="lineNoCov">          0 :   emit_insn (gen_avx_cvtpd2dq256 (r1, operands[1]));</span>
<span class="lineNum">    6098 </span><span class="lineCov">         28 :   emit_insn (gen_avx_cvtpd2dq256 (r2, operands[2]));</span>
<span class="lineNum">    6099 </span>            :   emit_insn (gen_avx_vec_concatv8si (operands[0], r1, r2));
<span class="lineNum">    6100 </span><span class="lineNoCov">          0 :   DONE;</span>
<span class="lineNum">    6101 </span><span class="lineNoCov">          0 : })</span>
<a name="6102"><span class="lineNum">    6102 </span>            : </a>
<span class="lineNum">    6103 </span>            : (define_expand &quot;vec_pack_sfix_v2df&quot;
<span class="lineNum">    6104 </span>            :   [(match_operand:V4SI 0 &quot;register_operand&quot;)
<span class="lineNum">    6105 </span><span class="lineCov">         78 :    (match_operand:V2DF 1 &quot;vector_operand&quot;)</span>
<span class="lineNum">    6106 </span><span class="lineCov">         78 :    (match_operand:V2DF 2 &quot;vector_operand&quot;)]</span>
<span class="lineNum">    6107 </span><span class="lineCov">         78 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">    6108 </span>            : {
<span class="lineNum">    6109 </span><span class="lineCov">         78 :   rtx tmp0, tmp1, tmp2;</span>
<span class="lineNum">    6110 </span><span class="lineCov">        156 : </span>
<span class="lineNum">    6111 </span><span class="lineCov">         78 :   if (TARGET_AVX &amp;&amp; !TARGET_PREFER_AVX128 &amp;&amp; optimize_insn_for_speed_p ())</span>
<span class="lineNum">    6112 </span><span class="lineCov">         78 :     {</span>
<span class="lineNum">    6113 </span><span class="lineCov">         78 :       tmp0 = gen_reg_rtx (V4DFmode);</span>
<span class="lineNum">    6114 </span><span class="lineCov">         78 :       tmp1 = force_reg (V2DFmode, operands[1]);</span>
<span class="lineNum">    6115 </span><span class="lineCov">         78 : </span>
<span class="lineNum">    6116 </span><span class="lineCov">        156 :       emit_insn (gen_avx_vec_concatv4df (tmp0, tmp1, operands[2]));</span>
<span class="lineNum">    6117 </span>            :       emit_insn (gen_avx_cvtpd2dq256 (operands[0], tmp0));
<span class="lineNum">    6118 </span>            :     }
<a name="6119"><span class="lineNum">    6119 </span>            :   else</a>
<span class="lineNum">    6120 </span>            :     {
<span class="lineNum">    6121 </span>            :       tmp0 = gen_reg_rtx (V4SImode);
<span class="lineNum">    6122 </span>            :       tmp1 = gen_reg_rtx (V4SImode);
<span class="lineNum">    6123 </span>            :       tmp2 = gen_reg_rtx (V2DImode);
<span class="lineNum">    6124 </span>            : 
<span class="lineNum">    6125 </span>            :       emit_insn (gen_sse2_cvtpd2dq (tmp0, operands[1]));
<span class="lineNum">    6126 </span>            :       emit_insn (gen_sse2_cvtpd2dq (tmp1, operands[2]));
<span class="lineNum">    6127 </span><span class="lineCov">          4 :       emit_insn (gen_vec_interleave_lowv2di (tmp2,</span>
<span class="lineNum">    6128 </span><span class="lineCov">          4 :                                              gen_lowpart (V2DImode, tmp0),</span>
<span class="lineNum">    6129 </span>            :                                              gen_lowpart (V2DImode, tmp1)));
<span class="lineNum">    6130 </span><span class="lineNoCov">          0 :       emit_move_insn (operands[0], gen_lowpart (V4SImode, tmp2));</span>
<span class="lineNum">    6131 </span>            :     }
<span class="lineNum">    6132 </span><span class="lineNoCov">          0 :   DONE;</span>
<span class="lineNum">    6133 </span><span class="lineNoCov">          0 : })</span>
<span class="lineNum">    6134 </span>            : 
<span class="lineNum">    6135 </span><span class="lineNoCov">          0 : ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span>
<span class="lineNum">    6136 </span><span class="lineNoCov">          0 : ;;</span>
<span class="lineNum">    6137 </span><span class="lineNoCov">          0 : ;; Parallel single-precision floating point element swizzling</span>
<span class="lineNum">    6138 </span>            : ;;
<span class="lineNum">    6139 </span>            : ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
<span class="lineNum">    6140 </span>            : 
<span class="lineNum">    6141 </span><span class="lineCov">          4 : (define_expand &quot;sse_movhlps_exp&quot;</span>
<span class="lineNum">    6142 </span><span class="lineNoCov">          0 :   [(set (match_operand:V4SF 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    6143 </span><span class="lineCov">          4 :         (vec_select:V4SF</span>
<span class="lineNum">    6144 </span><span class="lineCov">          4 :           (vec_concat:V8SF</span>
<span class="lineNum">    6145 </span><span class="lineCov">          4 :             (match_operand:V4SF 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    6146 </span><span class="lineNoCov">          0 :             (match_operand:V4SF 2 &quot;nonimmediate_operand&quot;))</span>
<span class="lineNum">    6147 </span><span class="lineNoCov">          0 :           (parallel [(const_int 6)</span>
<span class="lineNum">    6148 </span><span class="lineCov">          4 :                      (const_int 7)</span>
<span class="lineNum">    6149 </span><span class="lineCov">          4 :                      (const_int 2)</span>
<span class="lineNum">    6150 </span>            :                      (const_int 3)])))]
<a name="6151"><span class="lineNum">    6151 </span>            :   &quot;TARGET_SSE&quot;</a>
<span class="lineNum">    6152 </span>            : {
<span class="lineNum">    6153 </span><span class="lineNoCov">          0 :   rtx dst = ix86_fixup_binary_operands (UNKNOWN, V4SFmode, operands);</span>
<span class="lineNum">    6154 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    6155 </span><span class="lineNoCov">          0 :   emit_insn (gen_sse_movhlps (dst, operands[1], operands[2]));</span>
<span class="lineNum">    6156 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    6157 </span><span class="lineNoCov">          0 :   /* Fix up the destination if needed.  */</span>
<span class="lineNum">    6158 </span>            :   if (dst != operands[0])
<span class="lineNum">    6159 </span><span class="lineCov">          4 :     emit_move_insn (operands[0], dst);</span>
<span class="lineNum">    6160 </span>            : 
<span class="lineNum">    6161 </span><span class="lineCov">          4 :   DONE;</span>
<span class="lineNum">    6162 </span><span class="lineNoCov">          0 : })</span>
<span class="lineNum">    6163 </span>            : 
<span class="lineNum">    6164 </span>            : (define_insn &quot;sse_movhlps&quot;
<span class="lineNum">    6165 </span><span class="lineCov">          8 :   [(set (match_operand:V4SF 0 &quot;nonimmediate_operand&quot;     &quot;=x,v,x,v,m&quot;)</span>
<span class="lineNum">    6166 </span>            :         (vec_select:V4SF
<span class="lineNum">    6167 </span>            :           (vec_concat:V8SF
<span class="lineNum">    6168 </span>            :             (match_operand:V4SF 1 &quot;nonimmediate_operand&quot; &quot; 0,v,0,v,0&quot;)
<span class="lineNum">    6169 </span>            :             (match_operand:V4SF 2 &quot;nonimmediate_operand&quot; &quot; x,v,o,o,v&quot;))
<span class="lineNum">    6170 </span>            :           (parallel [(const_int 6)
<span class="lineNum">    6171 </span>            :                      (const_int 7)
<span class="lineNum">    6172 </span>            :                      (const_int 2)
<span class="lineNum">    6173 </span><span class="lineCov">          2 :                      (const_int 3)])))]</span>
<span class="lineNum">    6174 </span><span class="lineCov">         19 :   &quot;TARGET_SSE &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">    6175 </span><span class="lineCov">       4096 :   &quot;@</span>
<span class="lineNum">    6176 </span><span class="lineCov">          4 :    movhlps\t{%2, %0|%0, %2}</span>
<span class="lineNum">    6177 </span><span class="lineCov">          2 :    vmovhlps\t{%2, %1, %0|%0, %1, %2}</span>
<span class="lineNum">    6178 </span><span class="lineCov">      75816 :    movlps\t{%H2, %0|%0, %H2}</span>
<span class="lineNum">    6179 </span><span class="lineCov">      75818 :    vmovlps\t{%H2, %1, %0|%0, %1, %H2}</span>
<span class="lineNum">    6180 </span><span class="lineCov">      75818 :    %vmovhps\t{%2, %0|%q0, %2}&quot;</span>
<span class="lineNum">    6181 </span><span class="lineCov">          2 :   [(set_attr &quot;isa&quot; &quot;noavx,avx,noavx,avx,*&quot;)</span>
<span class="lineNum">    6182 </span><span class="lineCov">       6615 :    (set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">    6183 </span><span class="lineCov">       6611 :    (set_attr &quot;prefix&quot; &quot;orig,maybe_evex,orig,maybe_evex,maybe_vex&quot;)</span>
<span class="lineNum">    6184 </span><span class="lineCov">       5033 :    (set_attr &quot;mode&quot; &quot;V4SF,V4SF,V2SF,V2SF,V2SF&quot;)])</span>
<span class="lineNum">    6185 </span><span class="lineCov">       4577 : </span>
<span class="lineNum">    6186 </span><span class="lineCov">       8040 : (define_expand &quot;sse_movlhps_exp&quot;</span>
<span class="lineNum">    6187 </span>            :   [(set (match_operand:V4SF 0 &quot;nonimmediate_operand&quot;)
<a name="6188"><span class="lineNum">    6188 </span>            :         (vec_select:V4SF</a>
<span class="lineNum">    6189 </span>            :           (vec_concat:V8SF
<span class="lineNum">    6190 </span><span class="lineCov">          7 :             (match_operand:V4SF 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    6191 </span><span class="lineCov">          6 :             (match_operand:V4SF 2 &quot;nonimmediate_operand&quot;))</span>
<span class="lineNum">    6192 </span><span class="lineCov">          6 :           (parallel [(const_int 0)</span>
<span class="lineNum">    6193 </span><span class="lineCov">          8 :                      (const_int 1)</span>
<span class="lineNum">    6194 </span><span class="lineCov">          1 :                      (const_int 4)</span>
<span class="lineNum">    6195 </span><span class="lineCov">          6 :                      (const_int 5)])))]</span>
<span class="lineNum">    6196 </span><span class="lineCov">          7 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">    6197 </span><span class="lineCov">          1 : {</span>
<span class="lineNum">    6198 </span><span class="lineCov">          1 :   rtx dst = ix86_fixup_binary_operands (UNKNOWN, V4SFmode, operands);</span>
<span class="lineNum">    6199 </span><span class="lineCov">          2 : </span>
<span class="lineNum">    6200 </span>            :   emit_insn (gen_sse_movlhps (dst, operands[1], operands[2]));
<span class="lineNum">    6201 </span>            : 
<span class="lineNum">    6202 </span>            :   /* Fix up the destination if needed.  */
<span class="lineNum">    6203 </span><span class="lineCov">          1 :   if (dst != operands[0])</span>
<span class="lineNum">    6204 </span>            :     emit_move_insn (operands[0], dst);
<span class="lineNum">    6205 </span>            : 
<span class="lineNum">    6206 </span>            :   DONE;
<span class="lineNum">    6207 </span><span class="lineCov">          3 : })</span>
<span class="lineNum">    6208 </span><span class="lineCov">          1 : </span>
<span class="lineNum">    6209 </span><span class="lineCov">          1 : (define_insn &quot;sse_movlhps&quot;</span>
<span class="lineNum">    6210 </span><span class="lineCov">          1 :   [(set (match_operand:V4SF 0 &quot;nonimmediate_operand&quot;     &quot;=x,v,x,v,o&quot;)</span>
<span class="lineNum">    6211 </span><span class="lineCov">          1 :         (vec_select:V4SF</span>
<span class="lineNum">    6212 </span><span class="lineCov">          1 :           (vec_concat:V8SF</span>
<span class="lineNum">    6213 </span><span class="lineCov">          2 :             (match_operand:V4SF 1 &quot;nonimmediate_operand&quot; &quot; 0,v,0,v,0&quot;)</span>
<span class="lineNum">    6214 </span>            :             (match_operand:V4SF 2 &quot;nonimmediate_operand&quot; &quot; x,v,m,v,v&quot;))
<span class="lineNum">    6215 </span><span class="lineCov">          1 :           (parallel [(const_int 0)</span>
<span class="lineNum">    6216 </span><span class="lineCov">          1 :                      (const_int 1)</span>
<span class="lineNum">    6217 </span>            :                      (const_int 4)
<span class="lineNum">    6218 </span>            :                      (const_int 5)])))]
<span class="lineNum">    6219 </span><span class="lineCov">       1423 :   &quot;TARGET_SSE &amp;&amp; ix86_binary_operator_ok (UNKNOWN, V4SFmode, operands)&quot;</span>
<span class="lineNum">    6220 </span><span class="lineCov">       5581 :   &quot;@</span>
<span class="lineNum">    6221 </span><span class="lineCov">          1 :    movlhps\t{%2, %0|%0, %2}</span>
<span class="lineNum">    6222 </span><span class="lineCov">          1 :    vmovlhps\t{%2, %1, %0|%0, %1, %2}</span>
<span class="lineNum">    6223 </span><span class="lineCov">      42374 :    movhps\t{%2, %0|%0, %q2}</span>
<span class="lineNum">    6224 </span><span class="lineCov">      42375 :    vmovhps\t{%2, %1, %0|%0, %1, %q2}</span>
<span class="lineNum">    6225 </span><span class="lineCov">      42377 :    %vmovlps\t{%2, %H0|%H0, %2}&quot;</span>
<span class="lineNum">    6226 </span><span class="lineCov">      42375 :   [(set_attr &quot;isa&quot; &quot;noavx,avx,noavx,avx,*&quot;)</span>
<span class="lineNum">    6227 </span><span class="lineCov">      42375 :    (set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">    6228 </span><span class="lineCov">          1 :    (set_attr &quot;prefix&quot; &quot;orig,maybe_evex,orig,maybe_evex,maybe_vex&quot;)</span>
<span class="lineNum">    6229 </span><span class="lineCov">      39524 :    (set_attr &quot;mode&quot; &quot;V4SF,V4SF,V2SF,V2SF,V2SF&quot;)])</span>
<span class="lineNum">    6230 </span><span class="lineCov">      39525 : </span>
<span class="lineNum">    6231 </span><span class="lineCov">      39450 : (define_insn &quot;&lt;mask_codefor&gt;avx512f_unpckhps512&lt;mask_name&gt;&quot;</span>
<span class="lineNum">    6232 </span><span class="lineCov">      39523 :   [(set (match_operand:V16SF 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    6233 </span>            :         (vec_select:V16SF
<span class="lineNum">    6234 </span>            :           (vec_concat:V32SF
<span class="lineNum">    6235 </span>            :             (match_operand:V16SF 1 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">    6236 </span>            :             (match_operand:V16SF 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;))
<span class="lineNum">    6237 </span>            :           (parallel [(const_int 2) (const_int 18)
<span class="lineNum">    6238 </span>            :                      (const_int 3) (const_int 19)
<span class="lineNum">    6239 </span>            :                      (const_int 6) (const_int 22)
<span class="lineNum">    6240 </span>            :                      (const_int 7) (const_int 23)
<span class="lineNum">    6241 </span>            :                      (const_int 10) (const_int 26)
<span class="lineNum">    6242 </span>            :                      (const_int 11) (const_int 27)
<span class="lineNum">    6243 </span>            :                      (const_int 14) (const_int 30)
<span class="lineNum">    6244 </span>            :                      (const_int 15) (const_int 31)])))]
<span class="lineNum">    6245 </span><span class="lineCov">         15 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    6246 </span><span class="lineCov">          4 :   &quot;vunpckhps\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">    6247 </span>            :   [(set_attr &quot;type&quot; &quot;sselog&quot;)
<span class="lineNum">    6248 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    6249 </span><span class="lineCov">         36 :    (set_attr &quot;mode&quot; &quot;V16SF&quot;)])</span>
<span class="lineNum">    6250 </span><span class="lineCov">         36 : </span>
<span class="lineNum">    6251 </span><span class="lineCov">         74 : ;; Recall that the 256-bit unpck insns only shuffle within their lanes.</span>
<span class="lineNum">    6252 </span><span class="lineCov">        114 : (define_insn &quot;avx_unpckhps256&lt;mask_name&gt;&quot;</span>
<span class="lineNum">    6253 </span>            :   [(set (match_operand:V8SF 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    6254 </span><span class="lineCov">         38 :         (vec_select:V8SF</span>
<span class="lineNum">    6255 </span>            :           (vec_concat:V16SF
<span class="lineNum">    6256 </span><span class="lineCov">         38 :             (match_operand:V8SF 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">    6257 </span><span class="lineCov">         76 :             (match_operand:V8SF 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;))</span>
<span class="lineNum">    6258 </span><span class="lineCov">          8 :           (parallel [(const_int 2) (const_int 10)</span>
<span class="lineNum">    6259 </span><span class="lineCov">         38 :                      (const_int 3) (const_int 11)</span>
<span class="lineNum">    6260 </span><span class="lineCov">         76 :                      (const_int 6) (const_int 14)</span>
<span class="lineNum">    6261 </span><span class="lineCov">         38 :                      (const_int 7) (const_int 15)])))]</span>
<span class="lineNum">    6262 </span><span class="lineCov">         67 :   &quot;TARGET_AVX &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;</span>
<span class="lineNum">    6263 </span><span class="lineCov">         28 :   &quot;vunpckhps\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">    6264 </span>            :   [(set_attr &quot;type&quot; &quot;sselog&quot;)
<span class="lineNum">    6265 </span>            :    (set_attr &quot;prefix&quot; &quot;vex&quot;)
<span class="lineNum">    6266 </span><span class="lineCov">        150 :    (set_attr &quot;mode&quot; &quot;V8SF&quot;)])</span>
<span class="lineNum">    6267 </span><span class="lineCov">        150 : </span>
<span class="lineNum">    6268 </span><span class="lineCov">        150 : (define_expand &quot;vec_interleave_highv8sf&quot;</span>
<span class="lineNum">    6269 </span>            :   [(set (match_dup 3)
<span class="lineNum">    6270 </span>            :         (vec_select:V8SF
<span class="lineNum">    6271 </span>            :           (vec_concat:V16SF
<span class="lineNum">    6272 </span>            :             (match_operand:V8SF 1 &quot;register_operand&quot;)
<span class="lineNum">    6273 </span>            :             (match_operand:V8SF 2 &quot;nonimmediate_operand&quot;))
<span class="lineNum">    6274 </span>            :           (parallel [(const_int 0) (const_int 8)
<span class="lineNum">    6275 </span>            :                      (const_int 1) (const_int 9)
<span class="lineNum">    6276 </span>            :                      (const_int 4) (const_int 12)
<span class="lineNum">    6277 </span>            :                      (const_int 5) (const_int 13)])))
<span class="lineNum">    6278 </span>            :    (set (match_dup 4)
<span class="lineNum">    6279 </span>            :         (vec_select:V8SF
<span class="lineNum">    6280 </span>            :           (vec_concat:V16SF
<span class="lineNum">    6281 </span>            :             (match_dup 1)
<span class="lineNum">    6282 </span>            :             (match_dup 2))
<span class="lineNum">    6283 </span>            :           (parallel [(const_int 2) (const_int 10)
<span class="lineNum">    6284 </span>            :                      (const_int 3) (const_int 11)
<span class="lineNum">    6285 </span>            :                      (const_int 6) (const_int 14)
<span class="lineNum">    6286 </span>            :                      (const_int 7) (const_int 15)])))
<span class="lineNum">    6287 </span>            :    (set (match_operand:V8SF 0 &quot;register_operand&quot;)
<span class="lineNum">    6288 </span>            :         (vec_select:V8SF
<span class="lineNum">    6289 </span><span class="lineCov">         65 :           (vec_concat:V16SF</span>
<span class="lineNum">    6290 </span>            :             (match_dup 3)
<span class="lineNum">    6291 </span>            :             (match_dup 4))
<span class="lineNum">    6292 </span>            :           (parallel [(const_int 4) (const_int 5)
<span class="lineNum">    6293 </span><span class="lineCov">         65 :                      (const_int 6) (const_int 7)</span>
<span class="lineNum">    6294 </span><span class="lineCov">         65 :                      (const_int 12) (const_int 13)</span>
<span class="lineNum">    6295 </span><span class="lineCov">         65 :                      (const_int 14) (const_int 15)])))]</span>
<span class="lineNum">    6296 </span><span class="lineCov">        130 :  &quot;TARGET_AVX&quot;</span>
<span class="lineNum">    6297 </span><span class="lineCov">        195 : {</span>
<span class="lineNum">    6298 </span><span class="lineCov">         65 :   operands[3] = gen_reg_rtx (V8SFmode);</span>
<span class="lineNum">    6299 </span><span class="lineCov">         65 :   operands[4] = gen_reg_rtx (V8SFmode);</span>
<span class="lineNum">    6300 </span>            : })
<span class="lineNum">    6301 </span>            : 
<span class="lineNum">    6302 </span><span class="lineCov">         65 : (define_insn &quot;vec_interleave_highv4sf&lt;mask_name&gt;&quot;</span>
<span class="lineNum">    6303 </span><span class="lineCov">          1 :   [(set (match_operand:V4SF 0 &quot;register_operand&quot; &quot;=x,v&quot;)</span>
<span class="lineNum">    6304 </span>            :         (vec_select:V4SF
<span class="lineNum">    6305 </span><span class="lineCov">        130 :           (vec_concat:V8SF</span>
<span class="lineNum">    6306 </span>            :             (match_operand:V4SF 1 &quot;register_operand&quot; &quot;0,v&quot;)
<span class="lineNum">    6307 </span>            :             (match_operand:V4SF 2 &quot;vector_operand&quot; &quot;xBm,vm&quot;))
<span class="lineNum">    6308 </span>            :           (parallel [(const_int 2) (const_int 6)
<span class="lineNum">    6309 </span>            :                      (const_int 3) (const_int 7)])))]
<span class="lineNum">    6310 </span><span class="lineCov">       4208 :   &quot;TARGET_SSE &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;</span>
<span class="lineNum">    6311 </span><span class="lineCov">      31283 :   &quot;@</span>
<span class="lineNum">    6312 </span>            :    unpckhps\t{%2, %0|%0, %2}
<span class="lineNum">    6313 </span>            :    vunpckhps\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;
<span class="lineNum">    6314 </span><span class="lineCov">      33005 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<span class="lineNum">    6315 </span><span class="lineCov">      33005 :    (set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">    6316 </span><span class="lineCov">        133 :    (set_attr &quot;prefix&quot; &quot;orig,vex&quot;)</span>
<span class="lineNum">    6317 </span><span class="lineCov">      17077 :    (set_attr &quot;mode&quot; &quot;V4SF&quot;)])</span>
<span class="lineNum">    6318 </span><span class="lineCov">      17077 : </span>
<span class="lineNum">    6319 </span>            : (define_insn &quot;&lt;mask_codefor&gt;avx512f_unpcklps512&lt;mask_name&gt;&quot;
<span class="lineNum">    6320 </span><span class="lineCov">        481 :   [(set (match_operand:V16SF 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    6321 </span><span class="lineCov">        481 :         (vec_select:V16SF</span>
<span class="lineNum">    6322 </span><span class="lineCov">        158 :           (vec_concat:V32SF</span>
<span class="lineNum">    6323 </span><span class="lineCov">        481 :             (match_operand:V16SF 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">    6324 </span>            :             (match_operand:V16SF 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;))
<span class="lineNum">    6325 </span>            :           (parallel [(const_int 0) (const_int 16)
<span class="lineNum">    6326 </span>            :                      (const_int 1) (const_int 17)
<span class="lineNum">    6327 </span>            :                      (const_int 4) (const_int 20)
<span class="lineNum">    6328 </span>            :                      (const_int 5) (const_int 21)
<span class="lineNum">    6329 </span>            :                      (const_int 8) (const_int 24)
<span class="lineNum">    6330 </span>            :                      (const_int 9) (const_int 25)
<span class="lineNum">    6331 </span>            :                      (const_int 12) (const_int 28)
<span class="lineNum">    6332 </span>            :                      (const_int 13) (const_int 29)])))]
<span class="lineNum">    6333 </span><span class="lineCov">         15 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    6334 </span><span class="lineCov">          5 :   &quot;vunpcklps\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">    6335 </span>            :   [(set_attr &quot;type&quot; &quot;sselog&quot;)
<span class="lineNum">    6336 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    6337 </span><span class="lineCov">         36 :    (set_attr &quot;mode&quot; &quot;V16SF&quot;)])</span>
<span class="lineNum">    6338 </span><span class="lineCov">         37 : </span>
<span class="lineNum">    6339 </span><span class="lineCov">         37 : ;; Recall that the 256-bit unpck insns only shuffle within their lanes.</span>
<span class="lineNum">    6340 </span><span class="lineCov">          1 : (define_insn &quot;avx_unpcklps256&lt;mask_name&gt;&quot;</span>
<span class="lineNum">    6341 </span><span class="lineCov">          1 :   [(set (match_operand:V8SF 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    6342 </span><span class="lineCov">          1 :         (vec_select:V8SF</span>
<span class="lineNum">    6343 </span><span class="lineCov">          1 :           (vec_concat:V16SF</span>
<span class="lineNum">    6344 </span><span class="lineCov">          1 :             (match_operand:V8SF 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">    6345 </span><span class="lineCov">          1 :             (match_operand:V8SF 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;))</span>
<span class="lineNum">    6346 </span><span class="lineCov">          1 :           (parallel [(const_int 0) (const_int 8)</span>
<span class="lineNum">    6347 </span>            :                      (const_int 1) (const_int 9)
<span class="lineNum">    6348 </span>            :                      (const_int 4) (const_int 12)
<span class="lineNum">    6349 </span>            :                      (const_int 5) (const_int 13)])))]
<span class="lineNum">    6350 </span><span class="lineCov">        102 :   &quot;TARGET_AVX &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;</span>
<span class="lineNum">    6351 </span><span class="lineCov">         83 :   &quot;vunpcklps\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">    6352 </span>            :   [(set_attr &quot;type&quot; &quot;sselog&quot;)
<span class="lineNum">    6353 </span>            :    (set_attr &quot;prefix&quot; &quot;vex&quot;)
<span class="lineNum">    6354 </span><span class="lineCov">        150 :    (set_attr &quot;mode&quot; &quot;V8SF&quot;)])</span>
<span class="lineNum">    6355 </span><span class="lineCov">        150 : </span>
<span class="lineNum">    6356 </span><span class="lineCov">        150 : (define_insn &quot;unpcklps128_mask&quot;</span>
<span class="lineNum">    6357 </span>            :   [(set (match_operand:V4SF 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    6358 </span>            :         (vec_merge:V4SF
<span class="lineNum">    6359 </span>            :           (vec_select:V4SF
<span class="lineNum">    6360 </span>            :             (vec_concat:V8SF
<span class="lineNum">    6361 </span>            :               (match_operand:V4SF 1 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">    6362 </span>            :               (match_operand:V4SF 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;))
<span class="lineNum">    6363 </span>            :             (parallel [(const_int 0) (const_int 4)
<span class="lineNum">    6364 </span>            :                       (const_int 1) (const_int 5)]))
<span class="lineNum">    6365 </span>            :           (match_operand:V4SF 3 &quot;vector_move_operand&quot; &quot;0C&quot;)
<span class="lineNum">    6366 </span>            :           (match_operand:QI 4 &quot;register_operand&quot; &quot;Yk&quot;)))]
<span class="lineNum">    6367 </span><span class="lineCov">         84 :   &quot;TARGET_AVX512VL&quot;</span>
<span class="lineNum">    6368 </span><span class="lineCov">          7 :   &quot;vunpcklps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}&quot;</span>
<span class="lineNum">    6369 </span>            :   [(set_attr &quot;type&quot; &quot;sselog&quot;)
<span class="lineNum">    6370 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    6371 </span><span class="lineCov">        133 :    (set_attr &quot;mode&quot; &quot;V4SF&quot;)])</span>
<span class="lineNum">    6372 </span><span class="lineCov">        133 : </span>
<span class="lineNum">    6373 </span><span class="lineCov">        133 : (define_expand &quot;vec_interleave_lowv8sf&quot;</span>
<span class="lineNum">    6374 </span>            :   [(set (match_dup 3)
<span class="lineNum">    6375 </span>            :         (vec_select:V8SF
<span class="lineNum">    6376 </span>            :           (vec_concat:V16SF
<span class="lineNum">    6377 </span>            :             (match_operand:V8SF 1 &quot;register_operand&quot;)
<span class="lineNum">    6378 </span>            :             (match_operand:V8SF 2 &quot;nonimmediate_operand&quot;))
<span class="lineNum">    6379 </span>            :           (parallel [(const_int 0) (const_int 8)
<span class="lineNum">    6380 </span>            :                      (const_int 1) (const_int 9)
<span class="lineNum">    6381 </span>            :                      (const_int 4) (const_int 12)
<span class="lineNum">    6382 </span>            :                      (const_int 5) (const_int 13)])))
<span class="lineNum">    6383 </span>            :    (set (match_dup 4)
<span class="lineNum">    6384 </span>            :         (vec_select:V8SF
<span class="lineNum">    6385 </span>            :           (vec_concat:V16SF
<span class="lineNum">    6386 </span>            :             (match_dup 1)
<span class="lineNum">    6387 </span>            :             (match_dup 2))
<span class="lineNum">    6388 </span>            :           (parallel [(const_int 2) (const_int 10)
<span class="lineNum">    6389 </span>            :                      (const_int 3) (const_int 11)
<span class="lineNum">    6390 </span>            :                      (const_int 6) (const_int 14)
<span class="lineNum">    6391 </span>            :                      (const_int 7) (const_int 15)])))
<span class="lineNum">    6392 </span>            :    (set (match_operand:V8SF 0 &quot;register_operand&quot;)
<span class="lineNum">    6393 </span>            :         (vec_select:V8SF
<span class="lineNum">    6394 </span>            :           (vec_concat:V16SF
<span class="lineNum">    6395 </span>            :             (match_dup 3)
<span class="lineNum">    6396 </span><span class="lineCov">          1 :             (match_dup 4))</span>
<span class="lineNum">    6397 </span><span class="lineCov">          1 :           (parallel [(const_int 0) (const_int 1)</span>
<span class="lineNum">    6398 </span><span class="lineCov">          1 :                      (const_int 2) (const_int 3)</span>
<span class="lineNum">    6399 </span>            :                      (const_int 8) (const_int 9)
<span class="lineNum">    6400 </span>            :                      (const_int 10) (const_int 11)])))]
<span class="lineNum">    6401 </span>            :  &quot;TARGET_AVX&quot;
<span class="lineNum">    6402 </span><span class="lineCov">          1 : {</span>
<span class="lineNum">    6403 </span><span class="lineCov">          1 :   operands[3] = gen_reg_rtx (V8SFmode);</span>
<span class="lineNum">    6404 </span><span class="lineCov">          1 :   operands[4] = gen_reg_rtx (V8SFmode);</span>
<span class="lineNum">    6405 </span><span class="lineCov">          1 : })</span>
<span class="lineNum">    6406 </span><span class="lineCov">          1 : </span>
<span class="lineNum">    6407 </span><span class="lineCov">          1 : (define_insn &quot;vec_interleave_lowv4sf&quot;</span>
<span class="lineNum">    6408 </span><span class="lineCov">          1 :   [(set (match_operand:V4SF 0 &quot;register_operand&quot; &quot;=x,v&quot;)</span>
<span class="lineNum">    6409 </span><span class="lineCov">          1 :         (vec_select:V4SF</span>
<span class="lineNum">    6410 </span><span class="lineCov">          1 :           (vec_concat:V8SF</span>
<span class="lineNum">    6411 </span><span class="lineCov">          1 :             (match_operand:V4SF 1 &quot;register_operand&quot; &quot;0,v&quot;)</span>
<span class="lineNum">    6412 </span>            :             (match_operand:V4SF 2 &quot;vector_operand&quot; &quot;xBm,vm&quot;))
<span class="lineNum">    6413 </span><span class="lineCov">          1 :           (parallel [(const_int 0) (const_int 4)</span>
<span class="lineNum">    6414 </span>            :                      (const_int 1) (const_int 5)])))]
<span class="lineNum">    6415 </span><span class="lineCov">        767 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">    6416 </span><span class="lineCov">      38756 :   &quot;@</span>
<span class="lineNum">    6417 </span>            :    unpcklps\t{%2, %0|%0, %2}
<span class="lineNum">    6418 </span>            :    vunpcklps\t{%2, %1, %0|%0, %1, %2}&quot;
<span class="lineNum">    6419 </span><span class="lineCov">       2223 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<span class="lineNum">    6420 </span><span class="lineCov">       2223 :    (set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">    6421 </span>            :    (set_attr &quot;prefix&quot; &quot;orig,maybe_evex&quot;)
<span class="lineNum">    6422 </span><span class="lineCov">       4292 :    (set_attr &quot;mode&quot; &quot;V4SF&quot;)])</span>
<span class="lineNum">    6423 </span>            : 
<span class="lineNum">    6424 </span><span class="lineCov">       1390 : ;; These are modeled with the same vec_concat as the others so that we</span>
<span class="lineNum">    6425 </span><span class="lineCov">       1390 : ;; capture users of shufps that can use the new instructions</span>
<span class="lineNum">    6426 </span><span class="lineCov">       1383 : (define_insn &quot;avx_movshdup256&lt;mask_name&gt;&quot;</span>
<span class="lineNum">    6427 </span><span class="lineCov">       1390 :   [(set (match_operand:V8SF 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    6428 </span><span class="lineCov">          1 :         (vec_select:V8SF</span>
<span class="lineNum">    6429 </span>            :           (vec_concat:V16SF
<span class="lineNum">    6430 </span>            :             (match_operand:V8SF 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)
<span class="lineNum">    6431 </span>            :             (match_dup 1))
<span class="lineNum">    6432 </span>            :           (parallel [(const_int 1) (const_int 1)
<span class="lineNum">    6433 </span>            :                      (const_int 3) (const_int 3)
<span class="lineNum">    6434 </span>            :                      (const_int 5) (const_int 5)
<span class="lineNum">    6435 </span>            :                      (const_int 7) (const_int 7)])))]
<span class="lineNum">    6436 </span><span class="lineCov">         25 :   &quot;TARGET_AVX &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;</span>
<span class="lineNum">    6437 </span><span class="lineCov">        116 :   &quot;vmovshdup\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1}&quot;</span>
<span class="lineNum">    6438 </span>            :   [(set_attr &quot;type&quot; &quot;sse&quot;)
<span class="lineNum">    6439 </span>            :    (set_attr &quot;prefix&quot; &quot;vex&quot;)
<span class="lineNum">    6440 </span><span class="lineCov">        322 :    (set_attr &quot;mode&quot; &quot;V8SF&quot;)])</span>
<span class="lineNum">    6441 </span><span class="lineCov">        322 : </span>
<span class="lineNum">    6442 </span><span class="lineCov">        322 : (define_insn &quot;sse3_movshdup&lt;mask_name&gt;&quot;</span>
<span class="lineNum">    6443 </span><span class="lineCov">          1 :   [(set (match_operand:V4SF 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    6444 </span><span class="lineCov">        322 :         (vec_select:V4SF</span>
<span class="lineNum">    6445 </span><span class="lineCov">        322 :           (vec_concat:V8SF</span>
<span class="lineNum">    6446 </span>            :             (match_operand:V4SF 1 &quot;vector_operand&quot; &quot;vBm&quot;)
<span class="lineNum">    6447 </span><span class="lineCov">        322 :             (match_dup 1))</span>
<span class="lineNum">    6448 </span><span class="lineCov">        322 :           (parallel [(const_int 1)</span>
<span class="lineNum">    6449 </span>            :                      (const_int 1)
<span class="lineNum">    6450 </span><span class="lineCov">        322 :                      (const_int 7)</span>
<span class="lineNum">    6451 </span><span class="lineCov">        322 :                      (const_int 7)])))]</span>
<span class="lineNum">    6452 </span><span class="lineCov">         54 :   &quot;TARGET_SSE3 &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;</span>
<span class="lineNum">    6453 </span><span class="lineCov">        442 :   &quot;%vmovshdup\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1}&quot;</span>
<span class="lineNum">    6454 </span><span class="lineCov">        230 :   [(set_attr &quot;type&quot; &quot;sse&quot;)</span>
<span class="lineNum">    6455 </span><span class="lineCov">        249 :    (set_attr &quot;prefix_rep&quot; &quot;1&quot;)</span>
<span class="lineNum">    6456 </span><span class="lineCov">         19 :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)</span>
<span class="lineNum">    6457 </span><span class="lineCov">       2673 :    (set_attr &quot;mode&quot; &quot;V4SF&quot;)])</span>
<span class="lineNum">    6458 </span><span class="lineCov">        116 : </span>
<span class="lineNum">    6459 </span><span class="lineCov">        116 : (define_insn &quot;&lt;mask_codefor&gt;avx512f_movshdup512&lt;mask_name&gt;&quot;</span>
<span class="lineNum">    6460 </span><span class="lineCov">        116 :   [(set (match_operand:V16SF 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    6461 </span><span class="lineCov">       2579 :         (vec_select:V16SF</span>
<span class="lineNum">    6462 </span><span class="lineCov">       4976 :           (vec_concat:V32SF</span>
<span class="lineNum">    6463 </span><span class="lineCov">        182 :             (match_operand:V16SF 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)</span>
<span class="lineNum">    6464 </span><span class="lineCov">       1337 :             (match_dup 1))</span>
<span class="lineNum">    6465 </span><span class="lineCov">       1156 :           (parallel [(const_int 1) (const_int 1)</span>
<span class="lineNum">    6466 </span><span class="lineCov">       1155 :                      (const_int 3) (const_int 3)</span>
<span class="lineNum">    6467 </span><span class="lineCov">         91 :                      (const_int 5) (const_int 5)</span>
<span class="lineNum">    6468 </span><span class="lineCov">         91 :                      (const_int 7) (const_int 7)</span>
<a name="6469"><span class="lineNum">    6469 </span><span class="lineCov">         92 :                      (const_int 9) (const_int 9)</span></a>
<span class="lineNum">    6470 </span><span class="lineCov">          1 :                      (const_int 11) (const_int 11)</span>
<span class="lineNum">    6471 </span><span class="lineCov">          1 :                      (const_int 13) (const_int 13)</span>
<span class="lineNum">    6472 </span><span class="lineCov">          1 :                      (const_int 15) (const_int 15)])))]</span>
<span class="lineNum">    6473 </span><span class="lineCov">         10 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    6474 </span><span class="lineCov">          5 :   &quot;vmovshdup\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1}&quot;</span>
<span class="lineNum">    6475 </span><span class="lineCov">          1 :   [(set_attr &quot;type&quot; &quot;sse&quot;)</span>
<span class="lineNum">    6476 </span><span class="lineCov">          1 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    6477 </span><span class="lineCov">      16000 :    (set_attr &quot;mode&quot; &quot;V16SF&quot;)])</span>
<span class="lineNum">    6478 </span><span class="lineCov">      15999 : </span>
<span class="lineNum">    6479 </span><span class="lineCov">      15999 : (define_insn &quot;avx_movsldup256&lt;mask_name&gt;&quot;</span>
<span class="lineNum">    6480 </span>            :   [(set (match_operand:V8SF 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    6481 </span><span class="lineCov">      12915 :         (vec_select:V8SF</span>
<span class="lineNum">    6482 </span><span class="lineCov">      12915 :           (vec_concat:V16SF</span>
<span class="lineNum">    6483 </span>            :             (match_operand:V8SF 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)
<span class="lineNum">    6484 </span><span class="lineCov">      12915 :             (match_dup 1))</span>
<span class="lineNum">    6485 </span><span class="lineCov">      12915 :           (parallel [(const_int 0) (const_int 0)</span>
<span class="lineNum">    6486 </span>            :                      (const_int 2) (const_int 2)
<span class="lineNum">    6487 </span><span class="lineCov">      12915 :                      (const_int 4) (const_int 4)</span>
<span class="lineNum">    6488 </span><span class="lineCov">      12915 :                      (const_int 6) (const_int 6)])))]</span>
<span class="lineNum">    6489 </span><span class="lineCov">         25 :   &quot;TARGET_AVX &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;</span>
<span class="lineNum">    6490 </span><span class="lineCov">        577 :   &quot;vmovsldup\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1}&quot;</span>
<span class="lineNum">    6491 </span><span class="lineCov">      12915 :   [(set_attr &quot;type&quot; &quot;sse&quot;)</span>
<span class="lineNum">    6492 </span>            :    (set_attr &quot;prefix&quot; &quot;vex&quot;)
<span class="lineNum">    6493 </span><span class="lineCov">      12915 :    (set_attr &quot;mode&quot; &quot;V8SF&quot;)])</span>
<span class="lineNum">    6494 </span><span class="lineCov">      12915 : </span>
<span class="lineNum">    6495 </span>            : (define_insn &quot;sse3_movsldup&lt;mask_name&gt;&quot;
<span class="lineNum">    6496 </span><span class="lineCov">      12915 :   [(set (match_operand:V4SF 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    6497 </span><span class="lineCov">      17114 :         (vec_select:V4SF</span>
<span class="lineNum">    6498 </span><span class="lineCov">      12915 :           (vec_concat:V8SF</span>
<span class="lineNum">    6499 </span><span class="lineCov">      17114 :             (match_operand:V4SF 1 &quot;vector_operand&quot; &quot;vBm&quot;)</span>
<span class="lineNum">    6500 </span><span class="lineCov">      12915 :             (match_dup 1))</span>
<span class="lineNum">    6501 </span><span class="lineCov">       1251 :           (parallel [(const_int 0)</span>
<span class="lineNum">    6502 </span><span class="lineCov">       1251 :                      (const_int 0)</span>
<span class="lineNum">    6503 </span><span class="lineCov">          1 :                      (const_int 6)</span>
<span class="lineNum">    6504 </span><span class="lineCov">       1240 :                      (const_int 6)])))]</span>
<span class="lineNum">    6505 </span><span class="lineCov">       1240 :   &quot;TARGET_SSE3 &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;</span>
<span class="lineNum">    6506 </span><span class="lineCov">       2293 :   &quot;%vmovsldup\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1}&quot;</span>
<span class="lineNum">    6507 </span><span class="lineCov">       1241 :   [(set_attr &quot;type&quot; &quot;sse&quot;)</span>
<span class="lineNum">    6508 </span><span class="lineCov">       1241 :    (set_attr &quot;prefix_rep&quot; &quot;1&quot;)</span>
<span class="lineNum">    6509 </span><span class="lineCov">          1 :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)</span>
<span class="lineNum">    6510 </span><span class="lineCov">        223 :    (set_attr &quot;mode&quot; &quot;V4SF&quot;)])</span>
<span class="lineNum">    6511 </span><span class="lineCov">        223 : </span>
<span class="lineNum">    6512 </span><span class="lineCov">        223 : (define_insn &quot;&lt;mask_codefor&gt;avx512f_movsldup512&lt;mask_name&gt;&quot;</span>
<span class="lineNum">    6513 </span><span class="lineCov">      35899 :   [(set (match_operand:V16SF 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    6514 </span><span class="lineCov">        413 :         (vec_select:V16SF</span>
<span class="lineNum">    6515 </span><span class="lineCov">        223 :           (vec_concat:V32SF</span>
<span class="lineNum">    6516 </span><span class="lineCov">      19369 :             (match_operand:V16SF 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)</span>
<span class="lineNum">    6517 </span><span class="lineCov">      19125 :             (match_dup 1))</span>
<span class="lineNum">    6518 </span><span class="lineCov">      18771 :           (parallel [(const_int 0) (const_int 0)</span>
<span class="lineNum">    6519 </span><span class="lineCov">      39916 :                      (const_int 2) (const_int 2)</span>
<span class="lineNum">    6520 </span><span class="lineCov">        328 :                      (const_int 4) (const_int 4)</span>
<span class="lineNum">    6521 </span><span class="lineCov">         87 :                      (const_int 6) (const_int 6)</span>
<span class="lineNum">    6522 </span><span class="lineCov">        170 :                      (const_int 8) (const_int 8)</span>
<span class="lineNum">    6523 </span>            :                      (const_int 10) (const_int 10)
<span class="lineNum">    6524 </span>            :                      (const_int 12) (const_int 12)
<span class="lineNum">    6525 </span>            :                      (const_int 14) (const_int 14)])))]
<span class="lineNum">    6526 </span><span class="lineCov">          9 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    6527 </span><span class="lineCov">         10 :   &quot;vmovsldup\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1}&quot;</span>
<span class="lineNum">    6528 </span>            :   [(set_attr &quot;type&quot; &quot;sse&quot;)
<span class="lineNum">    6529 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    6530 </span>            :    (set_attr &quot;mode&quot; &quot;V16SF&quot;)])
<span class="lineNum">    6531 </span>            : 
<span class="lineNum">    6532 </span>            : (define_expand &quot;avx_shufps256&lt;mask_expand4_name&gt;&quot;
<span class="lineNum">    6533 </span><span class="lineCov">          1 :   [(match_operand:V8SF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    6534 </span><span class="lineCov">       1943 :    (match_operand:V8SF 1 &quot;register_operand&quot;)</span>
<span class="lineNum">    6535 </span><span class="lineCov">       1943 :    (match_operand:V8SF 2 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    6536 </span><span class="lineCov">       1943 :    (match_operand:SI 3 &quot;const_int_operand&quot;)]</span>
<span class="lineNum">    6537 </span>            :   &quot;TARGET_AVX&quot;
<span class="lineNum">    6538 </span><span class="lineCov">         17 : {</span>
<span class="lineNum">    6539 </span><span class="lineCov">         17 :   int mask = INTVAL (operands[3]);</span>
<span class="lineNum">    6540 </span>            :   emit_insn (gen_avx_shufps256_1&lt;mask_expand4_name&gt; (operands[0],
<span class="lineNum">    6541 </span><span class="lineCov">         13 :                                                      operands[1],</span>
<span class="lineNum">    6542 </span><span class="lineCov">         13 :                                                      operands[2],</span>
<span class="lineNum">    6543 </span>            :                                                      GEN_INT ((mask &gt;&gt; 0) &amp; 3),
<span class="lineNum">    6544 </span><span class="lineCov">         13 :                                                      GEN_INT ((mask &gt;&gt; 2) &amp; 3),</span>
<span class="lineNum">    6545 </span><span class="lineCov">         13 :                                                      GEN_INT (((mask &gt;&gt; 4) &amp; 3) + 8),</span>
<span class="lineNum">    6546 </span>            :                                                      GEN_INT (((mask &gt;&gt; 6) &amp; 3) + 8),
<span class="lineNum">    6547 </span><span class="lineCov">         13 :                                                      GEN_INT (((mask &gt;&gt; 0) &amp; 3) + 4),</span>
<span class="lineNum">    6548 </span><span class="lineCov">         14 :                                                      GEN_INT (((mask &gt;&gt; 2) &amp; 3) + 4),</span>
<span class="lineNum">    6549 </span>            :                                                      GEN_INT (((mask &gt;&gt; 4) &amp; 3) + 12),
<span class="lineNum">    6550 </span><span class="lineCov">         13 :                                                      GEN_INT (((mask &gt;&gt; 6) &amp; 3) + 12)</span>
<span class="lineNum">    6551 </span><span class="lineCov">         13 :                                                      &lt;mask_expand4_args&gt;));</span>
<span class="lineNum">    6552 </span>            :   DONE;
<span class="lineNum">    6553 </span><span class="lineCov">         13 : })</span>
<span class="lineNum">    6554 </span><span class="lineCov">         13 : </span>
<span class="lineNum">    6555 </span>            : ;; One bit in mask selects 2 elements.
<span class="lineNum">    6556 </span><span class="lineCov">         13 : (define_insn &quot;avx_shufps256_1&lt;mask_name&gt;&quot;</span>
<span class="lineNum">    6557 </span><span class="lineCov">         13 :   [(set (match_operand:V8SF 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    6558 </span>            :         (vec_select:V8SF
<span class="lineNum">    6559 </span><span class="lineCov">         13 :           (vec_concat:V16SF</span>
<span class="lineNum">    6560 </span><span class="lineCov">         13 :             (match_operand:V8SF 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">    6561 </span>            :             (match_operand:V8SF 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;))
<span class="lineNum">    6562 </span><span class="lineCov">         13 :           (parallel [(match_operand 3  &quot;const_0_to_3_operand&quot;  )</span>
<span class="lineNum">    6563 </span><span class="lineCov">         14 :                      (match_operand 4  &quot;const_0_to_3_operand&quot;  )</span>
<span class="lineNum">    6564 </span><span class="lineCov">          1 :                      (match_operand 5  &quot;const_8_to_11_operand&quot; )</span>
<span class="lineNum">    6565 </span><span class="lineCov">         14 :                      (match_operand 6  &quot;const_8_to_11_operand&quot; )</span>
<span class="lineNum">    6566 </span><span class="lineCov">         13 :                      (match_operand 7  &quot;const_4_to_7_operand&quot;  )</span>
<span class="lineNum">    6567 </span>            :                      (match_operand 8  &quot;const_4_to_7_operand&quot;  )
<span class="lineNum">    6568 </span><span class="lineCov">         13 :                      (match_operand 9  &quot;const_12_to_15_operand&quot;)</span>
<span class="lineNum">    6569 </span><span class="lineCov">         13 :                      (match_operand 10 &quot;const_12_to_15_operand&quot;)])))]</span>
<span class="lineNum">    6570 </span><span class="lineCov">       5280 :   &quot;TARGET_AVX</span>
<span class="lineNum">    6571 </span><span class="lineCov">         77 :    &amp;&amp; &lt;mask_avx512vl_condition&gt;</span>
<span class="lineNum">    6572 </span><span class="lineCov">       4448 :    &amp;&amp; (INTVAL (operands[3]) == (INTVAL (operands[7]) - 4)</span>
<span class="lineNum">    6573 </span><span class="lineCov">       4391 :        &amp;&amp; INTVAL (operands[4]) == (INTVAL (operands[8]) - 4)</span>
<a name="6574"><span class="lineNum">    6574 </span><span class="lineCov">       4391 :        &amp;&amp; INTVAL (operands[5]) == (INTVAL (operands[9]) - 4)</span></a>
<span class="lineNum">    6575 </span><span class="lineCov">       5326 :        &amp;&amp; INTVAL (operands[6]) == (INTVAL (operands[10]) - 4))&quot;</span>
<span class="lineNum">    6576 </span><span class="lineCov">       1860 : {</span>
<span class="lineNum">    6577 </span><span class="lineCov">      12571 :   int mask;</span>
<span class="lineNum">    6578 </span><span class="lineCov">       9408 :   mask = INTVAL (operands[3]);</span>
<span class="lineNum">    6579 </span><span class="lineCov">      12676 :   mask |= INTVAL (operands[4]) &lt;&lt; 2;</span>
<a name="6580"><span class="lineNum">    6580 </span><span class="lineCov">       1882 :   mask |= (INTVAL (operands[5]) - 8) &lt;&lt; 4;</span></a>
<span class="lineNum">    6581 </span><span class="lineCov">       1860 :   mask |= (INTVAL (operands[6]) - 8) &lt;&lt; 6;</span>
<span class="lineNum">    6582 </span><span class="lineCov">       1844 :   operands[3] = GEN_INT (mask);</span>
<span class="lineNum">    6583 </span>            : 
<span class="lineNum">    6584 </span><span class="lineCov">        938 :   return &quot;vshufps\t{%3, %2, %1, %0&lt;mask_operand11&gt;|%0&lt;mask_operand11&gt;, %1, %2, %3}&quot;;</span>
<span class="lineNum">    6585 </span>            : }
<span class="lineNum">    6586 </span>            :   [(set_attr &quot;type&quot; &quot;sseshuf&quot;)
<a name="6587"><span class="lineNum">    6587 </span>            :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</a>
<span class="lineNum">    6588 </span>            :    (set_attr &quot;prefix&quot; &quot;&lt;mask_prefix&gt;&quot;)
<span class="lineNum">    6589 </span><span class="lineCov">         32 :    (set_attr &quot;mode&quot; &quot;V8SF&quot;)])</span>
<span class="lineNum">    6590 </span>            : 
<span class="lineNum">    6591 </span>            : (define_expand &quot;sse_shufps&lt;mask_expand4_name&gt;&quot;
<span class="lineNum">    6592 </span>            :   [(match_operand:V4SF 0 &quot;register_operand&quot;)
<span class="lineNum">    6593 </span>            :    (match_operand:V4SF 1 &quot;register_operand&quot;)
<span class="lineNum">    6594 </span>            :    (match_operand:V4SF 2 &quot;vector_operand&quot;)
<span class="lineNum">    6595 </span>            :    (match_operand:SI 3 &quot;const_int_operand&quot;)]
<span class="lineNum">    6596 </span>            :   &quot;TARGET_SSE&quot;
<span class="lineNum">    6597 </span>            : {
<span class="lineNum">    6598 </span>            :   int mask = INTVAL (operands[3]);
<span class="lineNum">    6599 </span>            :   emit_insn (gen_sse_shufps_v4sf&lt;mask_expand4_name&gt; (operands[0],
<span class="lineNum">    6600 </span>            :                                                      operands[1],
<span class="lineNum">    6601 </span>            :                                                      operands[2],
<span class="lineNum">    6602 </span>            :                                                      GEN_INT ((mask &gt;&gt; 0) &amp; 3),
<span class="lineNum">    6603 </span>            :                                                      GEN_INT ((mask &gt;&gt; 2) &amp; 3),
<span class="lineNum">    6604 </span>            :                                                      GEN_INT (((mask &gt;&gt; 4) &amp; 3) + 4),
<span class="lineNum">    6605 </span>            :                                                      GEN_INT (((mask &gt;&gt; 6) &amp; 3) + 4)
<span class="lineNum">    6606 </span>            :                                                      &lt;mask_expand4_args&gt;));
<span class="lineNum">    6607 </span>            :   DONE;
<span class="lineNum">    6608 </span>            : })
<span class="lineNum">    6609 </span>            : 
<span class="lineNum">    6610 </span>            : (define_insn &quot;sse_shufps_v4sf_mask&quot;
<span class="lineNum">    6611 </span>            :   [(set (match_operand:V4SF 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    6612 </span>            :     (vec_merge:V4SF
<span class="lineNum">    6613 </span>            :           (vec_select:V4SF
<span class="lineNum">    6614 </span>            :             (vec_concat:V8SF
<span class="lineNum">    6615 </span>            :               (match_operand:V4SF 1 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">    6616 </span>            :               (match_operand:V4SF 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;))
<span class="lineNum">    6617 </span>            :             (parallel [(match_operand 3 &quot;const_0_to_3_operand&quot;)
<span class="lineNum">    6618 </span>            :                        (match_operand 4 &quot;const_0_to_3_operand&quot;)
<span class="lineNum">    6619 </span>            :                        (match_operand 5 &quot;const_4_to_7_operand&quot;)
<span class="lineNum">    6620 </span>            :                        (match_operand 6 &quot;const_4_to_7_operand&quot;)]))
<span class="lineNum">    6621 </span>            :       (match_operand:V4SF 7 &quot;vector_move_operand&quot; &quot;0C&quot;)
<span class="lineNum">    6622 </span>            :       (match_operand:QI 8 &quot;register_operand&quot; &quot;Yk&quot;)))]
<span class="lineNum">    6623 </span><span class="lineCov">         77 :   &quot;TARGET_AVX512VL&quot;</span>
<span class="lineNum">    6624 </span><span class="lineCov">         41 : {</span>
<span class="lineNum">    6625 </span><span class="lineCov">         16 :   int mask = 0;</span>
<span class="lineNum">    6626 </span><span class="lineCov">         16 :   mask |= INTVAL (operands[3]) &lt;&lt; 0;</span>
<span class="lineNum">    6627 </span><span class="lineCov">        215 :   mask |= INTVAL (operands[4]) &lt;&lt; 2;</span>
<span class="lineNum">    6628 </span><span class="lineCov">        215 :   mask |= (INTVAL (operands[5]) - 4) &lt;&lt; 4;</span>
<a name="6629"><span class="lineNum">    6629 </span><span class="lineCov">        215 :   mask |= (INTVAL (operands[6]) - 4) &lt;&lt; 6;</span></a>
<span class="lineNum">    6630 </span><span class="lineCov">         46 :   operands[3] = GEN_INT (mask);</span>
<span class="lineNum">    6631 </span><span class="lineCov">        169 : </span>
<span class="lineNum">    6632 </span><span class="lineCov">        102 :   return &quot;vshufps\t{%3, %2, %1, %0%{%8%}%N7|%0%{%8%}%N7, %1, %2, %3}&quot;;</span>
<span class="lineNum">    6633 </span><span class="lineCov">         77 : }</span>
<span class="lineNum">    6634 </span><span class="lineCov">         77 :   [(set_attr &quot;type&quot; &quot;sseshuf&quot;)</span>
<a name="6635"><span class="lineNum">    6635 </span><span class="lineCov">        246 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span></a>
<span class="lineNum">    6636 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    6637 </span><span class="lineCov">       4357 :    (set_attr &quot;mode&quot; &quot;V4SF&quot;)])</span>
<span class="lineNum">    6638 </span><span class="lineCov">        938 : </span>
<span class="lineNum">    6639 </span><span class="lineCov">        938 : (define_insn &quot;sse_shufps_&lt;mode&gt;&quot;</span>
<span class="lineNum">    6640 </span>            :   [(set (match_operand:VI4F_128 0 &quot;register_operand&quot; &quot;=x,v&quot;)
<span class="lineNum">    6641 </span>            :         (vec_select:VI4F_128
<span class="lineNum">    6642 </span>            :           (vec_concat:&lt;ssedoublevecmode&gt;
<span class="lineNum">    6643 </span>            :             (match_operand:VI4F_128 1 &quot;register_operand&quot; &quot;0,v&quot;)
<span class="lineNum">    6644 </span><span class="lineCov">        938 :             (match_operand:VI4F_128 2 &quot;vector_operand&quot; &quot;xBm,vm&quot;))</span>
<span class="lineNum">    6645 </span><span class="lineCov">        938 :           (parallel [(match_operand 3 &quot;const_0_to_3_operand&quot;)</span>
<span class="lineNum">    6646 </span><span class="lineCov">        938 :                      (match_operand 4 &quot;const_0_to_3_operand&quot;)</span>
<span class="lineNum">    6647 </span><span class="lineCov">        938 :                      (match_operand 5 &quot;const_4_to_7_operand&quot;)</span>
<span class="lineNum">    6648 </span><span class="lineCov">        938 :                      (match_operand 6 &quot;const_4_to_7_operand&quot;)])))]</span>
<span class="lineNum">    6649 </span><span class="lineCov">      44115 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">    6650 </span><span class="lineCov">     122337 : {</span>
<span class="lineNum">    6651 </span><span class="lineCov">      11225 :   int mask = 0;</span>
<span class="lineNum">    6652 </span><span class="lineCov">       9349 :   mask |= INTVAL (operands[3]) &lt;&lt; 0;</span>
<span class="lineNum">    6653 </span><span class="lineCov">      65287 :   mask |= INTVAL (operands[4]) &lt;&lt; 2;</span>
<span class="lineNum">    6654 </span><span class="lineCov">      65287 :   mask |= (INTVAL (operands[5]) - 4) &lt;&lt; 4;</span>
<span class="lineNum">    6655 </span><span class="lineCov">      53378 :   mask |= (INTVAL (operands[6]) - 4) &lt;&lt; 6;</span>
<span class="lineNum">    6656 </span><span class="lineCov">      12747 :   operands[3] = GEN_INT (mask);</span>
<span class="lineNum">    6657 </span><span class="lineCov">       3832 : </span>
<span class="lineNum">    6658 </span><span class="lineCov">      10412 :   switch (which_alternative)</span>
<span class="lineNum">    6659 </span><span class="lineCov">        996 :     {</span>
<span class="lineNum">    6660 </span><span class="lineCov">       9328 :     case 0:</span>
<span class="lineNum">    6661 </span>            :       return &quot;shufps\t{%3, %2, %0|%0, %2, %3}&quot;;
<span class="lineNum">    6662 </span><span class="lineCov">       1416 :     case 1:</span>
<span class="lineNum">    6663 </span><span class="lineCov">       1416 :       return &quot;vshufps\t{%3, %2, %1, %0|%0, %1, %2, %3}&quot;;</span>
<span class="lineNum">    6664 </span><span class="lineNoCov">          0 :     default:</span>
<span class="lineNum">    6665 </span><span class="lineNoCov">          0 :       gcc_unreachable ();</span>
<span class="lineNum">    6666 </span>            :     }
<span class="lineNum">    6667 </span>            : }
<span class="lineNum">    6668 </span>            :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)
<a name="6669"><span class="lineNum">    6669 </span>            :    (set_attr &quot;type&quot; &quot;sseshuf&quot;)</a>
<span class="lineNum">    6670 </span>            :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)
<span class="lineNum">    6671 </span><span class="lineCov">       5930 :    (set_attr &quot;prefix&quot; &quot;orig,maybe_evex&quot;)</span>
<span class="lineNum">    6672 </span>            :    (set_attr &quot;mode&quot; &quot;V4SF&quot;)])
<span class="lineNum">    6673 </span>            : 
<span class="lineNum">    6674 </span>            : (define_insn &quot;sse_storehps&quot;
<span class="lineNum">    6675 </span><span class="lineCov">         16 :   [(set (match_operand:V2SF 0 &quot;nonimmediate_operand&quot; &quot;=m,v,v&quot;)</span>
<span class="lineNum">    6676 </span>            :         (vec_select:V2SF
<span class="lineNum">    6677 </span>            :           (match_operand:V4SF 1 &quot;nonimmediate_operand&quot; &quot;v,v,o&quot;)
<span class="lineNum">    6678 </span>            :           (parallel [(const_int 2) (const_int 3)])))]
<span class="lineNum">    6679 </span><span class="lineCov">         31 :   &quot;TARGET_SSE &amp;&amp; !(MEM_P (operands[0]) &amp;&amp; MEM_P (operands[1]))&quot;</span>
<span class="lineNum">    6680 </span><span class="lineCov">      14784 :   &quot;@</span>
<span class="lineNum">    6681 </span><span class="lineCov">         54 :    %vmovhps\t{%1, %0|%q0, %1}</span>
<span class="lineNum">    6682 </span><span class="lineCov">         16 :    %vmovhlps\t{%1, %d0|%d0, %1}</span>
<span class="lineNum">    6683 </span><span class="lineCov">      25294 :    %vmovlps\t{%H1, %d0|%d0, %H1}&quot;</span>
<span class="lineNum">    6684 </span><span class="lineCov">      25294 :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">    6685 </span><span class="lineCov">      14046 :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)</span>
<span class="lineNum">    6686 </span><span class="lineCov">        398 :    (set_attr &quot;mode&quot; &quot;V2SF,V4SF,V2SF&quot;)])</span>
<span class="lineNum">    6687 </span><span class="lineCov">        382 : </span>
<span class="lineNum">    6688 </span><span class="lineCov">      25348 : (define_expand &quot;sse_loadhps_exp&quot;</span>
<span class="lineNum">    6689 </span><span class="lineCov">         70 :   [(set (match_operand:V4SF 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    6690 </span><span class="lineCov">         70 :         (vec_concat:V4SF</span>
<span class="lineNum">    6691 </span><span class="lineCov">         16 :           (vec_select:V2SF</span>
<span class="lineNum">    6692 </span><span class="lineCov">         54 :             (match_operand:V4SF 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    6693 </span><span class="lineCov">         54 :             (parallel [(const_int 0) (const_int 1)]))</span>
<span class="lineNum">    6694 </span>            :           (match_operand:V2SF 2 &quot;nonimmediate_operand&quot;)))]
<span class="lineNum">    6695 </span>            :   &quot;TARGET_SSE&quot;
<span class="lineNum">    6696 </span><span class="lineCov">         70 : {</span>
<span class="lineNum">    6697 </span><span class="lineCov">         70 :   rtx dst = ix86_fixup_binary_operands (UNKNOWN, V4SFmode, operands);</span>
<span class="lineNum">    6698 </span><span class="lineCov">         70 : </span>
<span class="lineNum">    6699 </span>            :   emit_insn (gen_sse_loadhps (dst, operands[1], operands[2]));
<span class="lineNum">    6700 </span>            : 
<span class="lineNum">    6701 </span>            :   /* Fix up the destination if needed.  */
<span class="lineNum">    6702 </span><span class="lineCov">         70 :   if (dst != operands[0])</span>
<span class="lineNum">    6703 </span><span class="lineCov">         70 :     emit_move_insn (operands[0], dst);</span>
<span class="lineNum">    6704 </span><span class="lineCov">         54 : </span>
<span class="lineNum">    6705 </span>            :   DONE;
<span class="lineNum">    6706 </span><span class="lineCov">        140 : })</span>
<span class="lineNum">    6707 </span>            : 
<span class="lineNum">    6708 </span>            : (define_insn &quot;sse_loadhps&quot;
<span class="lineNum">    6709 </span>            :   [(set (match_operand:V4SF 0 &quot;nonimmediate_operand&quot;     &quot;=x,v,x,v,o&quot;)
<span class="lineNum">    6710 </span>            :         (vec_concat:V4SF
<span class="lineNum">    6711 </span>            :           (vec_select:V2SF
<span class="lineNum">    6712 </span>            :             (match_operand:V4SF 1 &quot;nonimmediate_operand&quot; &quot; 0,v,0,v,0&quot;)
<span class="lineNum">    6713 </span>            :             (parallel [(const_int 0) (const_int 1)]))
<span class="lineNum">    6714 </span>            :           (match_operand:V2SF 2 &quot;nonimmediate_operand&quot;   &quot; m,m,x,v,v&quot;)))]
<span class="lineNum">    6715 </span><span class="lineCov">         22 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">    6716 </span><span class="lineNoCov">          0 :   &quot;@</span>
<span class="lineNum">    6717 </span>            :    movhps\t{%2, %0|%0, %q2}
<span class="lineNum">    6718 </span>            :    vmovhps\t{%2, %1, %0|%0, %1, %q2}
<span class="lineNum">    6719 </span><span class="lineCov">         63 :    movlhps\t{%2, %0|%0, %2}</span>
<span class="lineNum">    6720 </span><span class="lineCov">         63 :    vmovlhps\t{%2, %1, %0|%0, %1, %2}</span>
<span class="lineNum">    6721 </span><span class="lineCov">         63 :    %vmovlps\t{%2, %H0|%H0, %2}&quot;</span>
<span class="lineNum">    6722 </span>            :   [(set_attr &quot;isa&quot; &quot;noavx,avx,noavx,avx,*&quot;)
<span class="lineNum">    6723 </span>            :    (set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">    6724 </span>            :    (set_attr &quot;prefix&quot; &quot;orig,maybe_evex,orig,maybe_evex,maybe_vex&quot;)
<span class="lineNum">    6725 </span>            :    (set_attr &quot;mode&quot; &quot;V2SF,V2SF,V4SF,V4SF,V2SF&quot;)])
<span class="lineNum">    6726 </span>            : 
<span class="lineNum">    6727 </span>            : (define_insn &quot;sse_storelps&quot;
<span class="lineNum">    6728 </span>            :   [(set (match_operand:V2SF 0 &quot;nonimmediate_operand&quot;   &quot;=m,v,v&quot;)
<span class="lineNum">    6729 </span>            :         (vec_select:V2SF
<a name="6730"><span class="lineNum">    6730 </span><span class="lineCov">         16 :           (match_operand:V4SF 1 &quot;nonimmediate_operand&quot; &quot; v,v,m&quot;)</span></a>
<span class="lineNum">    6731 </span>            :           (parallel [(const_int 0) (const_int 1)])))]
<span class="lineNum">    6732 </span><span class="lineCov">        322 :   &quot;TARGET_SSE &amp;&amp; !(MEM_P (operands[0]) &amp;&amp; MEM_P (operands[1]))&quot;</span>
<span class="lineNum">    6733 </span><span class="lineCov">      24956 :   &quot;@</span>
<span class="lineNum">    6734 </span>            :    %vmovlps\t{%1, %0|%q0, %1}
<span class="lineNum">    6735 </span>            :    %vmovaps\t{%1, %0|%0, %1}
<span class="lineNum">    6736 </span><span class="lineCov">         12 :    %vmovlps\t{%1, %d0|%d0, %q1}&quot;</span>
<span class="lineNum">    6737 </span><span class="lineCov">         16 :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">    6738 </span><span class="lineCov">         16 :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)</span>
<span class="lineNum">    6739 </span><span class="lineCov">         16 :    (set_attr &quot;mode&quot; &quot;V2SF,V4SF,V2SF&quot;)])</span>
<span class="lineNum">    6740 </span><span class="lineCov">     253370 : </span>
<span class="lineNum">    6741 </span><span class="lineCov">     253354 : (define_expand &quot;sse_loadlps_exp&quot;</span>
<span class="lineNum">    6742 </span><span class="lineCov">     253370 :   [(set (match_operand:V4SF 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    6743 </span><span class="lineCov">         28 :         (vec_concat:V4SF</span>
<span class="lineNum">    6744 </span><span class="lineCov">     253370 :           (match_operand:V2SF 2 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    6745 </span><span class="lineCov">         28 :           (vec_select:V2SF</span>
<span class="lineNum">    6746 </span><span class="lineCov">     146941 :             (match_operand:V4SF 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    6747 </span><span class="lineCov">     146925 :             (parallel [(const_int 2) (const_int 3)]))))]</span>
<span class="lineNum">    6748 </span>            :   &quot;TARGET_SSE&quot;
<span class="lineNum">    6749 </span><span class="lineCov">      24860 : {</span>
<span class="lineNum">    6750 </span><span class="lineCov">      24860 :   rtx dst = ix86_fixup_binary_operands (UNKNOWN, V4SFmode, operands);</span>
<span class="lineNum">    6751 </span>            : 
<span class="lineNum">    6752 </span><span class="lineNoCov">          0 :   emit_insn (gen_sse_loadlps (dst, operands[1], operands[2]));</span>
<span class="lineNum">    6753 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    6754 </span>            :   /* Fix up the destination if needed.  */
<span class="lineNum">    6755 </span>            :   if (dst != operands[0])
<span class="lineNum">    6756 </span>            :     emit_move_insn (operands[0], dst);
<span class="lineNum">    6757 </span>            : 
<span class="lineNum">    6758 </span>            :   DONE;
<span class="lineNum">    6759 </span>            : })
<span class="lineNum">    6760 </span>            : 
<span class="lineNum">    6761 </span>            : (define_insn &quot;sse_loadlps&quot;
<a name="6762"><span class="lineNum">    6762 </span>            :   [(set (match_operand:V4SF 0 &quot;nonimmediate_operand&quot;     &quot;=x,v,x,v,m&quot;)</a>
<span class="lineNum">    6763 </span>            :         (vec_concat:V4SF
<span class="lineNum">    6764 </span><span class="lineCov">          9 :           (match_operand:V2SF 2 &quot;nonimmediate_operand&quot;   &quot; 0,v,m,m,v&quot;)</span>
<span class="lineNum">    6765 </span>            :           (vec_select:V2SF
<span class="lineNum">    6766 </span>            :             (match_operand:V4SF 1 &quot;nonimmediate_operand&quot; &quot; x,v,0,v,0&quot;)
<span class="lineNum">    6767 </span>            :             (parallel [(const_int 2) (const_int 3)]))))]
<span class="lineNum">    6768 </span><span class="lineCov">         26 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">    6769 </span><span class="lineCov">          1 :   &quot;@</span>
<span class="lineNum">    6770 </span>            :    shufps\t{$0xe4, %1, %0|%0, %1, 0xe4}
<span class="lineNum">    6771 </span>            :    vshufps\t{$0xe4, %1, %2, %0|%0, %2, %1, 0xe4}
<span class="lineNum">    6772 </span><span class="lineCov">         35 :    movlps\t{%2, %0|%0, %q2}</span>
<span class="lineNum">    6773 </span><span class="lineCov">         35 :    vmovlps\t{%2, %1, %0|%0, %1, %q2}</span>
<span class="lineNum">    6774 </span><span class="lineCov">         35 :    %vmovlps\t{%2, %0|%q0, %2}&quot;</span>
<span class="lineNum">    6775 </span>            :   [(set_attr &quot;isa&quot; &quot;noavx,avx,noavx,avx,*&quot;)
<span class="lineNum">    6776 </span>            :    (set_attr &quot;type&quot; &quot;sseshuf,sseshuf,ssemov,ssemov,ssemov&quot;)
<span class="lineNum">    6777 </span>            :    (set (attr &quot;length_immediate&quot;)
<span class="lineNum">    6778 </span>            :      (if_then_else (eq_attr &quot;alternative&quot; &quot;0,1&quot;)
<span class="lineNum">    6779 </span>            :                    (const_string &quot;1&quot;)
<span class="lineNum">    6780 </span>            :                    (const_string &quot;*&quot;)))
<span class="lineNum">    6781 </span>            :    (set_attr &quot;prefix&quot; &quot;orig,maybe_evex,orig,maybe_evex,maybe_vex&quot;)
<span class="lineNum">    6782 </span>            :    (set_attr &quot;mode&quot; &quot;V4SF,V4SF,V2SF,V2SF,V2SF&quot;)])
<span class="lineNum">    6783 </span>            : 
<span class="lineNum">    6784 </span>            : (define_insn &quot;sse_movss&quot;
<span class="lineNum">    6785 </span>            :   [(set (match_operand:V4SF 0 &quot;register_operand&quot;   &quot;=x,v&quot;)
<span class="lineNum">    6786 </span>            :         (vec_merge:V4SF
<span class="lineNum">    6787 </span>            :           (match_operand:V4SF 2 &quot;register_operand&quot; &quot; x,v&quot;)
<span class="lineNum">    6788 </span>            :           (match_operand:V4SF 1 &quot;register_operand&quot; &quot; 0,v&quot;)
<span class="lineNum">    6789 </span>            :           (const_int 1)))]
<span class="lineNum">    6790 </span><span class="lineCov">        178 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">    6791 </span>            :   &quot;@
<span class="lineNum">    6792 </span>            :    movss\t{%2, %0|%0, %2}
<span class="lineNum">    6793 </span>            :    vmovss\t{%2, %1, %0|%0, %1, %2}&quot;
<span class="lineNum">    6794 </span><span class="lineCov">       1490 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<span class="lineNum">    6795 </span><span class="lineCov">       1502 :    (set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">    6796 </span><span class="lineCov">       1502 :    (set_attr &quot;prefix&quot; &quot;orig,maybe_evex&quot;)</span>
<span class="lineNum">    6797 </span><span class="lineCov">       1490 :    (set_attr &quot;mode&quot; &quot;SF&quot;)])</span>
<span class="lineNum">    6798 </span><span class="lineCov">       1502 : </span>
<span class="lineNum">    6799 </span><span class="lineCov">       1490 : (define_insn &quot;avx2_vec_dup&lt;mode&gt;&quot;</span>
<span class="lineNum">    6800 </span>            :   [(set (match_operand:VF1_128_256 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    6801 </span><span class="lineCov">         12 :         (vec_duplicate:VF1_128_256</span>
<span class="lineNum">    6802 </span><span class="lineNoCov">          0 :           (vec_select:SF</span>
<span class="lineNum">    6803 </span>            :             (match_operand:V4SF 1 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">    6804 </span><span class="lineCov">         24 :             (parallel [(const_int 0)]))))]</span>
<span class="lineNum">    6805 </span><span class="lineCov">         51 :   &quot;TARGET_AVX2&quot;</span>
<span class="lineNum">    6806 </span>            :   &quot;vbroadcastss\t{%1, %0|%0, %1}&quot;
<span class="lineNum">    6807 </span><span class="lineCov">          3 :   [(set_attr &quot;type&quot; &quot;sselog1&quot;)</span>
<span class="lineNum">    6808 </span><span class="lineCov">          3 :     (set_attr &quot;prefix&quot; &quot;maybe_evex&quot;)</span>
<span class="lineNum">    6809 </span>            :     (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])
<span class="lineNum">    6810 </span>            : 
<span class="lineNum">    6811 </span>            : (define_insn &quot;avx2_vec_dupv8sf_1&quot;
<span class="lineNum">    6812 </span>            :   [(set (match_operand:V8SF 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    6813 </span>            :         (vec_duplicate:V8SF
<span class="lineNum">    6814 </span>            :           (vec_select:SF
<span class="lineNum">    6815 </span>            :             (match_operand:V8SF 1 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">    6816 </span>            :             (parallel [(const_int 0)]))))]
<span class="lineNum">    6817 </span><span class="lineCov">          3 :   &quot;TARGET_AVX2&quot;</span>
<span class="lineNum">    6818 </span><span class="lineCov">          1 :   &quot;vbroadcastss\t{%x1, %0|%0, %x1}&quot;</span>
<span class="lineNum">    6819 </span>            :   [(set_attr &quot;type&quot; &quot;sselog1&quot;)
<span class="lineNum">    6820 </span>            :     (set_attr &quot;prefix&quot; &quot;maybe_evex&quot;)
<span class="lineNum">    6821 </span>            :     (set_attr &quot;mode&quot; &quot;V8SF&quot;)])
<span class="lineNum">    6822 </span>            : 
<span class="lineNum">    6823 </span>            : (define_insn &quot;avx512f_vec_dup&lt;mode&gt;_1&quot;
<span class="lineNum">    6824 </span>            :   [(set (match_operand:VF_512 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    6825 </span><span class="lineCov">         32 :         (vec_duplicate:VF_512</span>
<span class="lineNum">    6826 </span><span class="lineCov">         32 :           (vec_select:&lt;ssescalarmode&gt;</span>
<span class="lineNum">    6827 </span><span class="lineCov">         28 :             (match_operand:VF_512 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">    6828 </span><span class="lineCov">         60 :             (parallel [(const_int 0)]))))]</span>
<span class="lineNum">    6829 </span><span class="lineNoCov">          0 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    6830 </span><span class="lineCov">         28 :   &quot;vbroadcast&lt;bcstscalarsuff&gt;\t{%x1, %0|%0, %x1}&quot;</span>
<span class="lineNum">    6831 </span><span class="lineCov">         41 :   [(set_attr &quot;type&quot; &quot;sselog1&quot;)</span>
<span class="lineNum">    6832 </span>            :     (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    6833 </span><span class="lineCov">        286 :     (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    6834 </span><span class="lineCov">        286 : </span>
<span class="lineNum">    6835 </span><span class="lineCov">        299 : ;; Although insertps takes register source, we prefer</span>
<span class="lineNum">    6836 </span><span class="lineCov">         13 : ;; unpcklps with register source since it is shorter.</span>
<span class="lineNum">    6837 </span><span class="lineCov">         13 : (define_insn &quot;*vec_concatv2sf_sse4_1&quot;</span>
<span class="lineNum">    6838 </span><span class="lineCov">         13 :   [(set (match_operand:V2SF 0 &quot;register_operand&quot;</span>
<span class="lineNum">    6839 </span><span class="lineCov">         13 :           &quot;=Yr,*x, v,Yr,*x,v,v,*y ,*y&quot;)</span>
<span class="lineNum">    6840 </span><span class="lineCov">         13 :         (vec_concat:V2SF</span>
<span class="lineNum">    6841 </span><span class="lineCov">         13 :           (match_operand:SF 1 &quot;nonimmediate_operand&quot;</span>
<span class="lineNum">    6842 </span>            :           &quot;  0, 0,Yv, 0,0, v,m, 0 , m&quot;)
<span class="lineNum">    6843 </span>            :           (match_operand:SF 2 &quot;vector_move_operand&quot;
<span class="lineNum">    6844 </span>            :           &quot; Yr,*x,Yv, m,m, m,C,*ym, C&quot;)))]
<span class="lineNum">    6845 </span><span class="lineCov">      14273 :   &quot;TARGET_SSE4_1 &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">    6846 </span>            :   &quot;@
<span class="lineNum">    6847 </span>            :    unpcklps\t{%2, %0|%0, %2}
<span class="lineNum">    6848 </span><span class="lineCov">       9749 :    unpcklps\t{%2, %0|%0, %2}</span>
<span class="lineNum">    6849 </span><span class="lineCov">       9749 :    vunpcklps\t{%2, %1, %0|%0, %1, %2}</span>
<span class="lineNum">    6850 </span>            :    insertps\t{$0x10, %2, %0|%0, %2, 0x10}
<span class="lineNum">    6851 </span><span class="lineCov">         13 :    insertps\t{$0x10, %2, %0|%0, %2, 0x10}</span>
<span class="lineNum">    6852 </span>            :    vinsertps\t{$0x10, %2, %1, %0|%0, %1, %2, 0x10}
<span class="lineNum">    6853 </span>            :    %vmovss\t{%1, %0|%0, %1}
<span class="lineNum">    6854 </span><span class="lineCov">         13 :    punpckldq\t{%2, %0|%0, %2}</span>
<span class="lineNum">    6855 </span><span class="lineNoCov">          0 :    movd\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">    6856 </span>            :   [(set (attr &quot;isa&quot;)
<span class="lineNum">    6857 </span><span class="lineCov">         26 :      (cond [(eq_attr &quot;alternative&quot; &quot;0,1,3,4&quot;)</span>
<span class="lineNum">    6858 </span>            :               (const_string &quot;noavx&quot;)
<span class="lineNum">    6859 </span>            :             (eq_attr &quot;alternative&quot; &quot;2,5&quot;)
<span class="lineNum">    6860 </span>            :               (const_string &quot;avx&quot;)
<span class="lineNum">    6861 </span>            :            ]
<span class="lineNum">    6862 </span>            :            (const_string &quot;*&quot;)))
<span class="lineNum">    6863 </span>            :    (set (attr &quot;type&quot;)
<span class="lineNum">    6864 </span>            :      (cond [(eq_attr &quot;alternative&quot; &quot;6&quot;)
<span class="lineNum">    6865 </span>            :               (const_string &quot;ssemov&quot;)
<span class="lineNum">    6866 </span>            :             (eq_attr &quot;alternative&quot; &quot;7&quot;)
<span class="lineNum">    6867 </span>            :               (const_string &quot;mmxcvt&quot;)
<span class="lineNum">    6868 </span>            :             (eq_attr &quot;alternative&quot; &quot;8&quot;)
<span class="lineNum">    6869 </span>            :               (const_string &quot;mmxmov&quot;)
<span class="lineNum">    6870 </span>            :            ]
<span class="lineNum">    6871 </span>            :            (const_string &quot;sselog&quot;)))
<span class="lineNum">    6872 </span>            :    (set (attr &quot;prefix_data16&quot;)
<span class="lineNum">    6873 </span>            :      (if_then_else (eq_attr &quot;alternative&quot; &quot;3,4&quot;)
<span class="lineNum">    6874 </span>            :                    (const_string &quot;1&quot;)
<span class="lineNum">    6875 </span>            :                    (const_string &quot;*&quot;)))
<span class="lineNum">    6876 </span>            :    (set (attr &quot;prefix_extra&quot;)
<span class="lineNum">    6877 </span>            :      (if_then_else (eq_attr &quot;alternative&quot; &quot;3,4,5&quot;)
<span class="lineNum">    6878 </span>            :                    (const_string &quot;1&quot;)
<span class="lineNum">    6879 </span>            :                    (const_string &quot;*&quot;)))
<span class="lineNum">    6880 </span>            :    (set (attr &quot;length_immediate&quot;)
<span class="lineNum">    6881 </span>            :      (if_then_else (eq_attr &quot;alternative&quot; &quot;3,4,5&quot;)
<span class="lineNum">    6882 </span>            :                    (const_string &quot;1&quot;)
<span class="lineNum">    6883 </span>            :                    (const_string &quot;*&quot;)))
<span class="lineNum">    6884 </span>            :    (set (attr &quot;prefix&quot;)
<span class="lineNum">    6885 </span><span class="lineCov">         53 :      (cond [(eq_attr &quot;alternative&quot; &quot;2,5&quot;)</span>
<span class="lineNum">    6886 </span>            :               (const_string &quot;maybe_evex&quot;)
<span class="lineNum">    6887 </span><span class="lineCov">         53 :             (eq_attr &quot;alternative&quot; &quot;6&quot;)</span>
<span class="lineNum">    6888 </span><span class="lineCov">         53 :               (const_string &quot;maybe_vex&quot;)</span>
<span class="lineNum">    6889 </span><span class="lineCov">         53 :            ]</span>
<span class="lineNum">    6890 </span><span class="lineCov">         53 :            (const_string &quot;orig&quot;)))</span>
<span class="lineNum">    6891 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;V4SF,V4SF,V4SF,V4SF,V4SF,V4SF,SF,DI,DI&quot;)])</span>
<span class="lineNum">    6892 </span><span class="lineCov">         53 : </span>
<span class="lineNum">    6893 </span>            : ;; ??? In theory we can match memory for the MMX alternative, but allowing
<span class="lineNum">    6894 </span>            : ;; vector_operand for operand 2 and *not* allowing memory for the SSE
<span class="lineNum">    6895 </span>            : ;; alternatives pretty much forces the MMX alternative to be chosen.
<span class="lineNum">    6896 </span>            : (define_insn &quot;*vec_concatv2sf_sse&quot;
<span class="lineNum">    6897 </span>            :   [(set (match_operand:V2SF 0 &quot;register_operand&quot;     &quot;=x,x,*y,*y&quot;)
<span class="lineNum">    6898 </span>            :         (vec_concat:V2SF
<span class="lineNum">    6899 </span>            :           (match_operand:SF 1 &quot;nonimmediate_operand&quot; &quot; 0,m, 0, m&quot;)
<span class="lineNum">    6900 </span>            :           (match_operand:SF 2 &quot;reg_or_0_operand&quot;     &quot; x,C,*y, C&quot;)))]
<span class="lineNum">    6901 </span><span class="lineCov">       4854 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">    6902 </span><span class="lineCov">       4882 :   &quot;@</span>
<span class="lineNum">    6903 </span>            :    unpcklps\t{%2, %0|%0, %2}
<span class="lineNum">    6904 </span>            :    movss\t{%1, %0|%0, %1}
<span class="lineNum">    6905 </span><span class="lineCov">      19163 :    punpckldq\t{%2, %0|%0, %2}</span>
<span class="lineNum">    6906 </span><span class="lineCov">      19163 :    movd\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">    6907 </span><span class="lineCov">      18987 :   [(set_attr &quot;type&quot; &quot;sselog,ssemov,mmxcvt,mmxmov&quot;)</span>
<span class="lineNum">    6908 </span><span class="lineCov">      38150 :    (set_attr &quot;mode&quot; &quot;V4SF,SF,DI,DI&quot;)])</span>
<span class="lineNum">    6909 </span><span class="lineCov">        895 : </span>
<span class="lineNum">    6910 </span><span class="lineCov">      18268 : (define_insn &quot;*vec_concatv4sf&quot;</span>
<span class="lineNum">    6911 </span>            :   [(set (match_operand:V4SF 0 &quot;register_operand&quot;       &quot;=x,v,x,v&quot;)
<span class="lineNum">    6912 </span><span class="lineCov">      31738 :         (vec_concat:V4SF</span>
<span class="lineNum">    6913 </span>            :           (match_operand:V2SF 1 &quot;register_operand&quot;     &quot; 0,v,0,v&quot;)
<span class="lineNum">    6914 </span>            :           (match_operand:V2SF 2 &quot;nonimmediate_operand&quot; &quot; x,v,m,m&quot;)))]
<span class="lineNum">    6915 </span><span class="lineCov">       3812 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">    6916 </span><span class="lineCov">        726 :   &quot;@</span>
<span class="lineNum">    6917 </span>            :    movlhps\t{%2, %0|%0, %2}
<span class="lineNum">    6918 </span>            :    vmovlhps\t{%2, %1, %0|%0, %1, %2}
<span class="lineNum">    6919 </span><span class="lineCov">      24943 :    movhps\t{%2, %0|%0, %q2}</span>
<span class="lineNum">    6920 </span><span class="lineCov">      24943 :    vmovhps\t{%2, %1, %0|%0, %1, %q2}&quot;</span>
<span class="lineNum">    6921 </span><span class="lineCov">      24943 :   [(set_attr &quot;isa&quot; &quot;noavx,avx,noavx,avx&quot;)</span>
<span class="lineNum">    6922 </span>            :    (set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">    6923 </span>            :    (set_attr &quot;prefix&quot; &quot;orig,maybe_evex,orig,maybe_evex&quot;)
<span class="lineNum">    6924 </span>            :    (set_attr &quot;mode&quot; &quot;V4SF,V4SF,V2SF,V2SF&quot;)])
<span class="lineNum">    6925 </span>            : 
<span class="lineNum">    6926 </span>            : ;; Avoid combining registers from different units in a single alternative,
<span class="lineNum">    6927 </span>            : ;; see comment above inline_secondary_memory_needed function in i386.c
<span class="lineNum">    6928 </span>            : (define_insn &quot;vec_set&lt;mode&gt;_0&quot;
<span class="lineNum">    6929 </span>            :   [(set (match_operand:VI4F_128 0 &quot;nonimmediate_operand&quot;
<span class="lineNum">    6930 </span>            :           &quot;=Yr,*x,v,v,v,x,x,v,Yr ,*x ,x  ,m ,m   ,m&quot;)
<span class="lineNum">    6931 </span>            :         (vec_merge:VI4F_128
<span class="lineNum">    6932 </span>            :           (vec_duplicate:VI4F_128
<span class="lineNum">    6933 </span>            :             (match_operand:&lt;ssescalarmode&gt; 2 &quot;general_operand&quot;
<span class="lineNum">    6934 </span>            :           &quot; Yr,*x,v,m,r ,m,x,v,*rm,*rm,*rm,!x,!*re,!*fF&quot;))
<span class="lineNum">    6935 </span>            :           (match_operand:VI4F_128 1 &quot;vector_move_operand&quot;
<span class="lineNum">    6936 </span>            :           &quot; C , C,C,C,C ,C,0,v,0  ,0  ,x  ,0 ,0   ,0&quot;)
<span class="lineNum">    6937 </span>            :           (const_int 1)))]
<span class="lineNum">    6938 </span><span class="lineCov">       7717 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">    6939 </span>            :   &quot;@
<span class="lineNum">    6940 </span>            :    insertps\t{$0xe, %2, %0|%0, %2, 0xe}
<span class="lineNum">    6941 </span>            :    insertps\t{$0xe, %2, %0|%0, %2, 0xe}
<span class="lineNum">    6942 </span><span class="lineCov">       9160 :    vinsertps\t{$0xe, %2, %2, %0|%0, %2, %2, 0xe}</span>
<span class="lineNum">    6943 </span><span class="lineCov">       9160 :    %vmov&lt;ssescalarmodesuffix&gt;\t{%2, %0|%0, %2}</span>
<span class="lineNum">    6944 </span><span class="lineCov">       9160 :    %vmovd\t{%2, %0|%0, %2}</span>
<span class="lineNum">    6945 </span>            :    movss\t{%2, %0|%0, %2}
<span class="lineNum">    6946 </span>            :    movss\t{%2, %0|%0, %2}
<span class="lineNum">    6947 </span>            :    vmovss\t{%2, %1, %0|%0, %1, %2}
<span class="lineNum">    6948 </span>            :    pinsrd\t{$0, %2, %0|%0, %2, 0}
<span class="lineNum">    6949 </span>            :    pinsrd\t{$0, %2, %0|%0, %2, 0}
<span class="lineNum">    6950 </span>            :    vpinsrd\t{$0, %2, %1, %0|%0, %1, %2, 0}
<span class="lineNum">    6951 </span>            :    #
<span class="lineNum">    6952 </span>            :    #
<span class="lineNum">    6953 </span>            :    #&quot;
<span class="lineNum">    6954 </span>            :   [(set (attr &quot;isa&quot;)
<span class="lineNum">    6955 </span>            :      (cond [(eq_attr &quot;alternative&quot; &quot;0,1,8,9&quot;)
<span class="lineNum">    6956 </span>            :               (const_string &quot;sse4_noavx&quot;)
<span class="lineNum">    6957 </span>            :             (eq_attr &quot;alternative&quot; &quot;2,7,10&quot;)
<span class="lineNum">    6958 </span>            :               (const_string &quot;avx&quot;)
<span class="lineNum">    6959 </span>            :             (eq_attr &quot;alternative&quot; &quot;3,4&quot;)
<span class="lineNum">    6960 </span>            :               (const_string &quot;sse2&quot;)
<span class="lineNum">    6961 </span>            :             (eq_attr &quot;alternative&quot; &quot;5,6&quot;)
<span class="lineNum">    6962 </span>            :               (const_string &quot;noavx&quot;)
<span class="lineNum">    6963 </span>            :            ]
<span class="lineNum">    6964 </span>            :            (const_string &quot;*&quot;)))
<span class="lineNum">    6965 </span>            :    (set (attr &quot;type&quot;)
<span class="lineNum">    6966 </span>            :      (cond [(eq_attr &quot;alternative&quot; &quot;0,1,2,8,9,10&quot;)
<span class="lineNum">    6967 </span>            :               (const_string &quot;sselog&quot;)
<span class="lineNum">    6968 </span>            :             (eq_attr &quot;alternative&quot; &quot;12&quot;)
<span class="lineNum">    6969 </span>            :               (const_string &quot;imov&quot;)
<span class="lineNum">    6970 </span>            :             (eq_attr &quot;alternative&quot; &quot;13&quot;)
<span class="lineNum">    6971 </span>            :               (const_string &quot;fmov&quot;)
<span class="lineNum">    6972 </span>            :            ]
<span class="lineNum">    6973 </span>            :            (const_string &quot;ssemov&quot;)))
<span class="lineNum">    6974 </span>            :    (set (attr &quot;prefix_extra&quot;)
<span class="lineNum">    6975 </span>            :      (if_then_else (eq_attr &quot;alternative&quot; &quot;8,9,10&quot;)
<span class="lineNum">    6976 </span>            :                    (const_string &quot;1&quot;)
<span class="lineNum">    6977 </span>            :                    (const_string &quot;*&quot;)))
<span class="lineNum">    6978 </span>            :    (set (attr &quot;length_immediate&quot;)
<span class="lineNum">    6979 </span>            :      (if_then_else (eq_attr &quot;alternative&quot; &quot;8,9,10&quot;)
<span class="lineNum">    6980 </span>            :                    (const_string &quot;1&quot;)
<span class="lineNum">    6981 </span>            :                    (const_string &quot;*&quot;)))
<span class="lineNum">    6982 </span>            :    (set (attr &quot;prefix&quot;)
<span class="lineNum">    6983 </span>            :      (cond [(eq_attr &quot;alternative&quot; &quot;0,1,5,6,8,9&quot;)
<span class="lineNum">    6984 </span>            :               (const_string &quot;orig&quot;)
<span class="lineNum">    6985 </span>            :             (eq_attr &quot;alternative&quot; &quot;2&quot;)
<span class="lineNum">    6986 </span>            :               (const_string &quot;maybe_evex&quot;)
<span class="lineNum">    6987 </span>            :             (eq_attr &quot;alternative&quot; &quot;3,4&quot;)
<span class="lineNum">    6988 </span>            :               (const_string &quot;maybe_vex&quot;)
<span class="lineNum">    6989 </span>            :             (eq_attr &quot;alternative&quot; &quot;7,10&quot;)
<span class="lineNum">    6990 </span>            :               (const_string &quot;vex&quot;)
<span class="lineNum">    6991 </span>            :            ]
<span class="lineNum">    6992 </span>            :            (const_string &quot;*&quot;)))
<span class="lineNum">    6993 </span>            :    (set_attr &quot;mode&quot; &quot;SF,SF,SF,&lt;ssescalarmode&gt;,SI,SF,SF,SF,TI,TI,TI,*,*,*&quot;)
<span class="lineNum">    6994 </span>            :    (set (attr &quot;preferred_for_speed&quot;)
<span class="lineNum">    6995 </span>            :      (cond [(eq_attr &quot;alternative&quot; &quot;4&quot;)
<span class="lineNum">    6996 </span>            :               (symbol_ref &quot;TARGET_INTER_UNIT_MOVES_TO_VEC&quot;)
<span class="lineNum">    6997 </span>            :            ]
<span class="lineNum">    6998 </span>            :            (symbol_ref &quot;true&quot;)))])
<span class="lineNum">    6999 </span>            : 
<span class="lineNum">    7000 </span>            : ;; A subset is vec_setv4sf.
<span class="lineNum">    7001 </span>            : (define_insn &quot;*vec_setv4sf_sse4_1&quot;
<span class="lineNum">    7002 </span>            :   [(set (match_operand:V4SF 0 &quot;register_operand&quot; &quot;=Yr,*x,v&quot;)
<span class="lineNum">    7003 </span>            :         (vec_merge:V4SF
<span class="lineNum">    7004 </span>            :           (vec_duplicate:V4SF
<span class="lineNum">    7005 </span>            :             (match_operand:SF 2 &quot;nonimmediate_operand&quot; &quot;Yrm,*xm,vm&quot;))
<span class="lineNum">    7006 </span>            :           (match_operand:V4SF 1 &quot;register_operand&quot; &quot;0,0,v&quot;)
<span class="lineNum">    7007 </span>            :           (match_operand:SI 3 &quot;const_int_operand&quot;)))]
<span class="lineNum">    7008 </span><span class="lineCov">         18 :   &quot;TARGET_SSE4_1</span>
<span class="lineNum">    7009 </span><span class="lineCov">         36 :    &amp;&amp; ((unsigned) exact_log2 (INTVAL (operands[3]))</span>
<span class="lineNum">    7010 </span><span class="lineCov">         36 :        &lt; GET_MODE_NUNITS (V4SFmode))&quot;</span>
<span class="lineNum">    7011 </span><span class="lineCov">          9 : {</span>
<span class="lineNum">    7012 </span><span class="lineCov">         18 :   operands[3] = GEN_INT (exact_log2 (INTVAL (operands[3])) &lt;&lt; 4);</span>
<span class="lineNum">    7013 </span><span class="lineCov">          9 :   switch (which_alternative)</span>
<span class="lineNum">    7014 </span><span class="lineCov">       6069 :     {</span>
<span class="lineNum">    7015 </span><span class="lineCov">       6069 :     case 0:</span>
<span class="lineNum">    7016 </span><span class="lineCov">       6069 :     case 1:</span>
<span class="lineNum">    7017 </span>            :       return &quot;insertps\t{%3, %2, %0|%0, %2, %3}&quot;;
<span class="lineNum">    7018 </span><span class="lineCov">          6 :     case 2:</span>
<span class="lineNum">    7019 </span><span class="lineCov">          6 :       return &quot;vinsertps\t{%3, %2, %1, %0|%0, %1, %2, %3}&quot;;</span>
<span class="lineNum">    7020 </span><span class="lineNoCov">          0 :     default:</span>
<span class="lineNum">    7021 </span><span class="lineNoCov">          0 :       gcc_unreachable ();</span>
<span class="lineNum">    7022 </span>            :     }
<span class="lineNum">    7023 </span>            : }
<span class="lineNum">    7024 </span>            :   [(set_attr &quot;isa&quot; &quot;noavx,noavx,avx&quot;)
<span class="lineNum">    7025 </span>            :    (set_attr &quot;type&quot; &quot;sselog&quot;)
<span class="lineNum">    7026 </span>            :    (set_attr &quot;prefix_data16&quot; &quot;1,1,*&quot;)
<span class="lineNum">    7027 </span>            :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)
<span class="lineNum">    7028 </span>            :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)
<span class="lineNum">    7029 </span>            :    (set_attr &quot;prefix&quot; &quot;orig,orig,maybe_evex&quot;)
<span class="lineNum">    7030 </span>            :    (set_attr &quot;mode&quot; &quot;V4SF&quot;)])
<span class="lineNum">    7031 </span>            : 
<span class="lineNum">    7032 </span>            : ;; All of vinsertps, vmovss, vmovd clear also the higher bits.
<span class="lineNum">    7033 </span>            : (define_insn &quot;vec_set&lt;mode&gt;_0&quot;
<span class="lineNum">    7034 </span>            :   [(set (match_operand:VI4F_256_512 0 &quot;register_operand&quot; &quot;=v,v,v&quot;)
<span class="lineNum">    7035 </span>            :         (vec_merge:VI4F_256_512
<span class="lineNum">    7036 </span>            :           (vec_duplicate:VI4F_256_512
<span class="lineNum">    7037 </span>            :             (match_operand:&lt;ssescalarmode&gt; 2 &quot;general_operand&quot; &quot;v,m,r&quot;))
<span class="lineNum">    7038 </span>            :           (match_operand:VI4F_256_512 1 &quot;const0_operand&quot; &quot;C,C,C&quot;)
<span class="lineNum">    7039 </span>            :           (const_int 1)))]
<span class="lineNum">    7040 </span><span class="lineCov">         55 :   &quot;TARGET_AVX&quot;</span>
<span class="lineNum">    7041 </span>            :   &quot;@
<span class="lineNum">    7042 </span>            :    vinsertps\t{$0xe, %2, %2, %x0|%x0, %2, %2, 0xe}
<span class="lineNum">    7043 </span>            :    vmov&lt;ssescalarmodesuffix&gt;\t{%x2, %x0|%x0, %2}
<span class="lineNum">    7044 </span><span class="lineCov">         90 :    vmovd\t{%2, %x0|%x0, %2}&quot;</span>
<span class="lineNum">    7045 </span><span class="lineCov">         90 :   [(set (attr &quot;type&quot;)</span>
<span class="lineNum">    7046 </span><span class="lineCov">         90 :      (if_then_else (eq_attr &quot;alternative&quot; &quot;0&quot;)</span>
<span class="lineNum">    7047 </span>            :                    (const_string &quot;sselog&quot;)
<span class="lineNum">    7048 </span>            :                    (const_string &quot;ssemov&quot;)))
<a name="7049"><span class="lineNum">    7049 </span>            :    (set_attr &quot;prefix&quot; &quot;maybe_evex&quot;)</a>
<span class="lineNum">    7050 </span>            :    (set_attr &quot;mode&quot; &quot;SF,&lt;ssescalarmode&gt;,SI&quot;)
<span class="lineNum">    7051 </span><span class="lineCov">         40 :    (set (attr &quot;preferred_for_speed&quot;)</span>
<span class="lineNum">    7052 </span>            :      (cond [(eq_attr &quot;alternative&quot; &quot;2&quot;)
<span class="lineNum">    7053 </span>            :               (symbol_ref &quot;TARGET_INTER_UNIT_MOVES_TO_VEC&quot;)
<span class="lineNum">    7054 </span>            :            ]
<span class="lineNum">    7055 </span>            :            (symbol_ref &quot;true&quot;)))])
<span class="lineNum">    7056 </span>            : 
<span class="lineNum">    7057 </span>            : (define_insn &quot;sse4_1_insertps&quot;
<span class="lineNum">    7058 </span>            :   [(set (match_operand:V4SF 0 &quot;register_operand&quot; &quot;=Yr,*x,v&quot;)
<span class="lineNum">    7059 </span>            :         (unspec:V4SF [(match_operand:V4SF 2 &quot;nonimmediate_operand&quot; &quot;Yrm,*xm,vm&quot;)
<span class="lineNum">    7060 </span>            :                       (match_operand:V4SF 1 &quot;register_operand&quot; &quot;0,0,v&quot;)
<span class="lineNum">    7061 </span>            :                       (match_operand:SI 3 &quot;const_0_to_255_operand&quot; &quot;n,n,n&quot;)]
<span class="lineNum">    7062 </span>            :                      UNSPEC_INSERTPS))]
<span class="lineNum">    7063 </span><span class="lineCov">        117 :   &quot;TARGET_SSE4_1&quot;</span>
<span class="lineNum">    7064 </span><span class="lineCov">         40 : {</span>
<span class="lineNum">    7065 </span><span class="lineCov">         40 :   if (MEM_P (operands[2]))</span>
<span class="lineNum">    7066 </span>            :     {
<span class="lineNum">    7067 </span><span class="lineCov">        142 :       unsigned count_s = INTVAL (operands[3]) &gt;&gt; 6;</span>
<span class="lineNum">    7068 </span><span class="lineCov">        142 :       if (count_s)</span>
<span class="lineNum">    7069 </span><span class="lineCov">         10 :         operands[3] = GEN_INT (INTVAL (operands[3]) &amp; 0x3f);</span>
<span class="lineNum">    7070 </span><span class="lineCov">        909 :       operands[2] = adjust_address_nv (operands[2], SFmode, count_s * 4);</span>
<span class="lineNum">    7071 </span><span class="lineCov">        869 :     }</span>
<span class="lineNum">    7072 </span><span class="lineCov">         40 :   switch (which_alternative)</span>
<span class="lineNum">    7073 </span><span class="lineCov">       6076 :     {</span>
<span class="lineNum">    7074 </span><span class="lineCov">       6076 :     case 0:</span>
<span class="lineNum">    7075 </span><span class="lineCov">       6076 :     case 1:</span>
<span class="lineNum">    7076 </span><span class="lineCov">       6076 :       return &quot;insertps\t{%3, %2, %0|%0, %2, %3}&quot;;</span>
<span class="lineNum">    7077 </span><span class="lineCov">       6100 :     case 2:</span>
<span class="lineNum">    7078 </span><span class="lineCov">       6100 :       return &quot;vinsertps\t{%3, %2, %1, %0|%0, %1, %2, %3}&quot;;</span>
<span class="lineNum">    7079 </span><span class="lineCov">       6076 :     default:</span>
<span class="lineNum">    7080 </span><span class="lineCov">       6076 :       gcc_unreachable ();</span>
<span class="lineNum">    7081 </span><span class="lineCov">       6076 :     }</span>
<span class="lineNum">    7082 </span><span class="lineCov">       6076 : }</span>
<span class="lineNum">    7083 </span>            :   [(set_attr &quot;isa&quot; &quot;noavx,noavx,avx&quot;)
<span class="lineNum">    7084 </span><span class="lineCov">       6076 :    (set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">    7085 </span>            :    (set_attr &quot;prefix_data16&quot; &quot;1,1,*&quot;)
<span class="lineNum">    7086 </span><span class="lineCov">         31 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">    7087 </span><span class="lineCov">         31 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">    7088 </span><span class="lineCov">         31 :    (set_attr &quot;prefix&quot; &quot;orig,orig,maybe_evex&quot;)</span>
<span class="lineNum">    7089 </span>            :    (set_attr &quot;mode&quot; &quot;V4SF&quot;)])
<span class="lineNum">    7090 </span>            : 
<span class="lineNum">    7091 </span>            : (define_split
<a name="7092"><span class="lineNum">    7092 </span>            :   [(set (match_operand:VI4F_128 0 &quot;memory_operand&quot;)</a>
<span class="lineNum">    7093 </span>            :         (vec_merge:VI4F_128
<span class="lineNum">    7094 </span><span class="lineNoCov">          0 :           (vec_duplicate:VI4F_128</span>
<span class="lineNum">    7095 </span>            :             (match_operand:&lt;ssescalarmode&gt; 1 &quot;nonmemory_operand&quot;))
<span class="lineNum">    7096 </span>            :           (match_dup 0)
<span class="lineNum">    7097 </span>            :           (const_int 1)))]
<span class="lineNum">    7098 </span><span class="lineCov">         53 :   &quot;TARGET_SSE &amp;&amp; reload_completed&quot;</span>
<span class="lineNum">    7099 </span>            :   [(set (match_dup 0) (match_dup 1))]
<span class="lineNum">    7100 </span><span class="lineCov">         53 :   &quot;operands[0] = adjust_address (operands[0], &lt;ssescalarmode&gt;mode, 0);&quot;)</span>
<span class="lineNum">    7101 </span>            : 
<span class="lineNum">    7102 </span><span class="lineCov">      20385 : (define_expand &quot;vec_set&lt;mode&gt;&quot;</span>
<span class="lineNum">    7103 </span><span class="lineCov">      20385 :   [(match_operand:V 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    7104 </span><span class="lineCov">      20385 :    (match_operand:&lt;ssescalarmode&gt; 1 &quot;register_operand&quot;)</span>
<span class="lineNum">    7105 </span>            :    (match_operand 2 &quot;const_int_operand&quot;)]
<span class="lineNum">    7106 </span>            :   &quot;TARGET_SSE&quot;
<span class="lineNum">    7107 </span>            : {
<span class="lineNum">    7108 </span>            :   ix86_expand_vector_set (false, operands[0], operands[1],
<span class="lineNum">    7109 </span>            :                           INTVAL (operands[2]));
<span class="lineNum">    7110 </span><span class="lineCov">     130679 :   DONE;</span>
<span class="lineNum">    7111 </span><span class="lineCov">     130679 : })</span>
<span class="lineNum">    7112 </span><span class="lineCov">     130679 : </span>
<span class="lineNum">    7113 </span><span class="lineCov">     130489 : (define_insn_and_split &quot;*vec_extractv4sf_0&quot;</span>
<a name="7114"><span class="lineNum">    7114 </span><span class="lineCov">        190 :   [(set (match_operand:SF 0 &quot;nonimmediate_operand&quot; &quot;=v,m,f,r&quot;)</span></a>
<span class="lineNum">    7115 </span><span class="lineCov">        190 :         (vec_select:SF</span>
<span class="lineNum">    7116 </span>            :           (match_operand:V4SF 1 &quot;nonimmediate_operand&quot; &quot;vm,v,m,m&quot;)
<span class="lineNum">    7117 </span><span class="lineNoCov">          0 :           (parallel [(const_int 0)])))]</span>
<span class="lineNum">    7118 </span><span class="lineCov">      32539 :   &quot;TARGET_SSE &amp;&amp; !(MEM_P (operands[0]) &amp;&amp; MEM_P (operands[1]))&quot;</span>
<span class="lineNum">    7119 </span>            :   &quot;#&quot;
<span class="lineNum">    7120 </span><span class="lineCov">      11036 :   &quot;&amp;&amp; reload_completed&quot;</span>
<span class="lineNum">    7121 </span><span class="lineCov">       3833 :   [(set (match_dup 0) (match_dup 1))]</span>
<span class="lineNum">    7122 </span><span class="lineNoCov">          0 :   &quot;operands[1] = gen_lowpart (SFmode, operands[1]);&quot;)</span>
<span class="lineNum">    7123 </span>            : 
<span class="lineNum">    7124 </span><span class="lineNoCov">          0 : (define_insn_and_split &quot;*sse4_1_extractps&quot;</span>
<span class="lineNum">    7125 </span><span class="lineNoCov">          0 :   [(set (match_operand:SF 0 &quot;nonimmediate_operand&quot; &quot;=rm,rm,rm,Yv,Yv&quot;)</span>
<span class="lineNum">    7126 </span><span class="lineNoCov">          0 :         (vec_select:SF</span>
<span class="lineNum">    7127 </span><span class="lineCov">      17661 :           (match_operand:V4SF 1 &quot;register_operand&quot; &quot;Yr,*x,v,0,v&quot;)</span>
<span class="lineNum">    7128 </span><span class="lineCov">      17661 :           (parallel [(match_operand:SI 2 &quot;const_0_to_3_operand&quot; &quot;n,n,n,n,n&quot;)])))]</span>
<a name="7129"><span class="lineNum">    7129 </span><span class="lineCov">      17661 :   &quot;TARGET_SSE4_1&quot;</span></a>
<span class="lineNum">    7130 </span><span class="lineCov">      83573 :   &quot;@</span>
<span class="lineNum">    7131 </span><span class="lineCov">      69801 :    extractps\t{%2, %1, %0|%0, %1, %2}</span>
<span class="lineNum">    7132 </span><span class="lineCov">       8000 :    extractps\t{%2, %1, %0|%0, %1, %2}</span>
<span class="lineNum">    7133 </span><span class="lineCov">      48308 :    vextractps\t{%2, %1, %0|%0, %1, %2}</span>
<span class="lineNum">    7134 </span><span class="lineCov">      10775 :    #</span>
<span class="lineNum">    7135 </span><span class="lineCov">         86 :    #&quot;</span>
<span class="lineNum">    7136 </span><span class="lineCov">       7593 :   &quot;&amp;&amp; reload_completed &amp;&amp; SSE_REG_P (operands[0])&quot;</span>
<a name="7137"><span class="lineNum">    7137 </span><span class="lineCov">        814 :   [(const_int 0)]</span></a>
<span class="lineNum">    7138 </span><span class="lineCov">      23256 : {</span>
<span class="lineNum">    7139 </span><span class="lineCov">       6476 :   rtx dest = lowpart_subreg (V4SFmode, operands[0], SFmode);</span>
<span class="lineNum">    7140 </span><span class="lineCov">         81 :   switch (INTVAL (operands[2]))</span>
<span class="lineNum">    7141 </span><span class="lineCov">      11628 :     {</span>
<span class="lineNum">    7142 </span>            :     case 1:
<span class="lineNum">    7143 </span>            :     case 3:
<span class="lineNum">    7144 </span>            :       emit_insn (gen_sse_shufps_v4sf (dest, operands[1], operands[1],
<span class="lineNum">    7145 </span>            :                                       operands[2], operands[2],
<span class="lineNum">    7146 </span>            :                                       GEN_INT (INTVAL (operands[2]) + 4),
<span class="lineNum">    7147 </span>            :                                       GEN_INT (INTVAL (operands[2]) + 4)));
<span class="lineNum">    7148 </span>            :       break;
<span class="lineNum">    7149 </span>            :     case 2:
<span class="lineNum">    7150 </span>            :       emit_insn (gen_vec_interleave_highv4sf (dest, operands[1], operands[1]));
<span class="lineNum">    7151 </span>            :       break;
<span class="lineNum">    7152 </span>            :     default:
<span class="lineNum">    7153 </span>            :       /* 0 should be handled by the *vec_extractv4sf_0 pattern above.  */
<span class="lineNum">    7154 </span>            :       gcc_unreachable ();
<span class="lineNum">    7155 </span>            :     }
<span class="lineNum">    7156 </span>            :   DONE;
<span class="lineNum">    7157 </span>            : }
<span class="lineNum">    7158 </span>            :   [(set_attr &quot;isa&quot; &quot;noavx,noavx,avx,noavx,avx&quot;)
<span class="lineNum">    7159 </span>            :    (set_attr &quot;type&quot; &quot;sselog,sselog,sselog,*,*&quot;)
<span class="lineNum">    7160 </span>            :    (set_attr &quot;prefix_data16&quot; &quot;1,1,1,*,*&quot;)
<span class="lineNum">    7161 </span>            :    (set_attr &quot;prefix_extra&quot; &quot;1,1,1,*,*&quot;)
<span class="lineNum">    7162 </span>            :    (set_attr &quot;length_immediate&quot; &quot;1,1,1,*,*&quot;)
<span class="lineNum">    7163 </span>            :    (set_attr &quot;prefix&quot; &quot;orig,orig,maybe_evex,*,*&quot;)
<span class="lineNum">    7164 </span>            :    (set_attr &quot;mode&quot; &quot;V4SF,V4SF,V4SF,*,*&quot;)])
<span class="lineNum">    7165 </span>            : 
<span class="lineNum">    7166 </span>            : (define_insn_and_split &quot;*vec_extractv4sf_mem&quot;
<span class="lineNum">    7167 </span>            :   [(set (match_operand:SF 0 &quot;register_operand&quot; &quot;=v,*r,f&quot;)
<span class="lineNum">    7168 </span>            :         (vec_select:SF
<span class="lineNum">    7169 </span>            :           (match_operand:V4SF 1 &quot;memory_operand&quot; &quot;o,o,o&quot;)
<span class="lineNum">    7170 </span>            :           (parallel [(match_operand 2 &quot;const_0_to_3_operand&quot; &quot;n,n,n&quot;)])))]
<span class="lineNum">    7171 </span><span class="lineCov">        139 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">    7172 </span><span class="lineCov">      10717 :   &quot;#&quot;</span>
<span class="lineNum">    7173 </span><span class="lineCov">         81 :   &quot;&amp;&amp; reload_completed&quot;</span>
<span class="lineNum">    7174 </span><span class="lineCov">      11604 :   [(set (match_dup 0) (match_dup 1))]</span>
<span class="lineNum">    7175 </span><span class="lineCov">         24 : {</span>
<span class="lineNum">    7176 </span><span class="lineCov">      23418 :   operands[1] = adjust_address (operands[1], SFmode, INTVAL (operands[2]) * 4);</span>
<span class="lineNum">    7177 </span><span class="lineCov">       7686 : })</span>
<span class="lineNum">    7178 </span><span class="lineCov">      31104 : </span>
<span class="lineNum">    7179 </span><span class="lineCov">      23418 : (define_mode_attr extract_type</span>
<span class="lineNum">    7180 </span><span class="lineCov">      23312 :   [(V16SF &quot;avx512f&quot;) (V16SI &quot;avx512f&quot;) (V8DF &quot;avx512dq&quot;) (V8DI &quot;avx512dq&quot;)])</span>
<span class="lineNum">    7181 </span><span class="lineCov">      23418 : </span>
<span class="lineNum">    7182 </span><span class="lineCov">       7686 : (define_mode_attr extract_suf</span>
<span class="lineNum">    7183 </span>            :   [(V16SF &quot;32x4&quot;) (V16SI &quot;32x4&quot;) (V8DF &quot;64x2&quot;) (V8DI &quot;64x2&quot;)])
<span class="lineNum">    7184 </span>            : 
<span class="lineNum">    7185 </span>            : (define_mode_iterator AVX512_VEC
<span class="lineNum">    7186 </span><span class="lineCov">          5 :   [(V8DF &quot;TARGET_AVX512DQ&quot;) (V8DI &quot;TARGET_AVX512DQ&quot;) V16SF V16SI])</span>
<span class="lineNum">    7187 </span><span class="lineCov">         72 : </span>
<span class="lineNum">    7188 </span><span class="lineCov">         33 : (define_expand &quot;&lt;extract_type&gt;_vextract&lt;shuffletype&gt;&lt;extract_suf&gt;_mask&quot;</span>
<span class="lineNum">    7189 </span><span class="lineCov">         33 :   [(match_operand:&lt;ssequartermode&gt; 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    7190 </span><span class="lineCov">        328 :    (match_operand:AVX512_VEC 1 &quot;register_operand&quot;)</span>
<a name="7191"><span class="lineNum">    7191 </span><span class="lineCov">        328 :    (match_operand:SI 2 &quot;const_0_to_3_operand&quot;)</span></a>
<span class="lineNum">    7192 </span><span class="lineCov">        255 :    (match_operand:&lt;ssequartermode&gt; 3 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    7193 </span><span class="lineCov">         39 :    (match_operand:QI 4 &quot;register_operand&quot;)]</span>
<span class="lineNum">    7194 </span><span class="lineCov">         39 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    7195 </span>            : {
<span class="lineNum">    7196 </span>            :   int mask;
<span class="lineNum">    7197 </span>            :   mask = INTVAL (operands[2]);
<span class="lineNum">    7198 </span>            :   rtx dest = operands[0];
<span class="lineNum">    7199 </span><span class="lineCov">        212 : </span>
<span class="lineNum">    7200 </span>            :   if (MEM_P (operands[0]) &amp;&amp; !rtx_equal_p (operands[0], operands[3]))
<span class="lineNum">    7201 </span>            :     dest = gen_reg_rtx (&lt;ssequartermode&gt;mode);
<span class="lineNum">    7202 </span><span class="lineCov">         53 : </span>
<span class="lineNum">    7203 </span><span class="lineCov">         53 :   if (&lt;MODE&gt;mode == V16SImode || &lt;MODE&gt;mode == V16SFmode)</span>
<span class="lineNum">    7204 </span><span class="lineCov">         53 :     emit_insn (gen_avx512f_vextract&lt;shuffletype&gt;32x4_1_mask (dest,</span>
<span class="lineNum">    7205 </span><span class="lineCov">         53 :         operands[1], GEN_INT (mask * 4), GEN_INT (mask * 4 + 1),</span>
<span class="lineNum">    7206 </span><span class="lineCov">         53 :         GEN_INT (mask * 4 + 2), GEN_INT (mask * 4 + 3), operands[3],</span>
<span class="lineNum">    7207 </span><span class="lineCov">       4628 :         operands[4]));</span>
<span class="lineNum">    7208 </span><span class="lineCov">         53 :   else</span>
<span class="lineNum">    7209 </span><span class="lineCov">       4681 :     emit_insn (gen_avx512dq_vextract&lt;shuffletype&gt;64x2_1_mask (dest,</span>
<span class="lineNum">    7210 </span><span class="lineCov">         53 :         operands[1], GEN_INT (mask * 2), GEN_INT (mask * 2 + 1), operands[3],</span>
<span class="lineNum">    7211 </span>            :         operands[4]));
<span class="lineNum">    7212 </span>            :   if (dest != operands[0])
<span class="lineNum">    7213 </span>            :     emit_move_insn (operands[0], dest);
<span class="lineNum">    7214 </span>            :   DONE;
<span class="lineNum">    7215 </span><span class="lineCov">         15 : })</span>
<span class="lineNum">    7216 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    7217 </span>            : (define_insn &quot;avx512dq_vextract&lt;shuffletype&gt;64x2_1_maskm&quot;
<span class="lineNum">    7218 </span><span class="lineNoCov">          0 :   [(set (match_operand:&lt;ssequartermode&gt; 0 &quot;memory_operand&quot; &quot;=m&quot;)</span>
<span class="lineNum">    7219 </span><span class="lineCov">         15 :         (vec_merge:&lt;ssequartermode&gt;</span>
<span class="lineNum">    7220 </span><span class="lineCov">         15 :           (vec_select:&lt;ssequartermode&gt;</span>
<span class="lineNum">    7221 </span><span class="lineCov">       7666 :             (match_operand:V8FI 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">    7222 </span><span class="lineNoCov">          0 :             (parallel [(match_operand 2  &quot;const_0_to_7_operand&quot;)</span>
<span class="lineNum">    7223 </span><span class="lineNoCov">          0 :               (match_operand 3  &quot;const_0_to_7_operand&quot;)]))</span>
<span class="lineNum">    7224 </span><span class="lineCov">       3848 :           (match_operand:&lt;ssequartermode&gt; 4 &quot;memory_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">    7225 </span><span class="lineCov">         15 :           (match_operand:QI 5 &quot;register_operand&quot; &quot;Yk&quot;)))]</span>
<span class="lineNum">    7226 </span><span class="lineCov">       3833 :   &quot;TARGET_AVX512DQ</span>
<span class="lineNum">    7227 </span><span class="lineCov">       3833 :    &amp;&amp; INTVAL (operands[2]) % 2 == 0</span>
<span class="lineNum">    7228 </span><span class="lineCov">       3833 :    &amp;&amp; INTVAL (operands[2]) == INTVAL (operands[3]) - 1</span>
<span class="lineNum">    7229 </span><span class="lineNoCov">          0 :    &amp;&amp; rtx_equal_p (operands[4], operands[0])&quot;</span>
<span class="lineNum">    7230 </span><span class="lineCov">       6132 : {</span>
<span class="lineNum">    7231 </span><span class="lineCov">       4177 :   operands[2] = GEN_INT ((INTVAL (operands[2])) &gt;&gt; 1);</span>
<span class="lineNum">    7232 </span><span class="lineCov">       3999 :   return &quot;vextract&lt;shuffletype&gt;64x2\t{%2, %1, %0%{%5%}|%0%{%5%}, %1, %2}&quot;;</span>
<span class="lineNum">    7233 </span><span class="lineCov">       4167 : }</span>
<span class="lineNum">    7234 </span><span class="lineCov">       6132 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<a name="7235"><span class="lineNum">    7235 </span><span class="lineCov">       2299 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span></a>
<span class="lineNum">    7236 </span><span class="lineCov">       3833 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">    7237 </span><span class="lineNoCov">          0 :    (set_attr &quot;memory&quot; &quot;store&quot;)</span>
<span class="lineNum">    7238 </span><span class="lineCov">       5289 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<a name="7239"><span class="lineNum">    7239 </span><span class="lineCov">        728 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span></a>
<span class="lineNum">    7240 </span><span class="lineCov">       2299 : </span>
<span class="lineNum">    7241 </span><span class="lineCov">        728 : (define_insn &quot;avx512f_vextract&lt;shuffletype&gt;32x4_1_maskm&quot;</span>
<span class="lineNum">    7242 </span><span class="lineNoCov">          0 :   [(set (match_operand:&lt;ssequartermode&gt; 0 &quot;memory_operand&quot; &quot;=m&quot;)</span>
<span class="lineNum">    7243 </span><span class="lineCov">       1728 :         (vec_merge:&lt;ssequartermode&gt;</span>
<span class="lineNum">    7244 </span>            :           (vec_select:&lt;ssequartermode&gt;
<span class="lineNum">    7245 </span><span class="lineCov">        500 :             (match_operand:V16FI 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">    7246 </span>            :             (parallel [(match_operand 2  &quot;const_0_to_15_operand&quot;)
<span class="lineNum">    7247 </span><span class="lineCov">        500 :               (match_operand 3  &quot;const_0_to_15_operand&quot;)</span>
<span class="lineNum">    7248 </span><span class="lineCov">        228 :               (match_operand 4  &quot;const_0_to_15_operand&quot;)</span>
<span class="lineNum">    7249 </span><span class="lineCov">        228 :               (match_operand 5  &quot;const_0_to_15_operand&quot;)]))</span>
<span class="lineNum">    7250 </span><span class="lineCov">        228 :           (match_operand:&lt;ssequartermode&gt; 6 &quot;memory_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">    7251 </span><span class="lineNoCov">          0 :           (match_operand:QI 7 &quot;register_operand&quot; &quot;Yk&quot;)))]</span>
<span class="lineNum">    7252 </span><span class="lineNoCov">          0 :   &quot;TARGET_AVX512F</span>
<span class="lineNum">    7253 </span><span class="lineNoCov">          0 :    &amp;&amp; INTVAL (operands[2]) % 4 == 0</span>
<span class="lineNum">    7254 </span><span class="lineNoCov">          0 :    &amp;&amp; INTVAL (operands[2]) == INTVAL (operands[3]) - 1</span>
<span class="lineNum">    7255 </span><span class="lineCov">       1456 :    &amp;&amp; INTVAL (operands[3]) == INTVAL (operands[4]) - 1</span>
<span class="lineNum">    7256 </span><span class="lineNoCov">          0 :    &amp;&amp; INTVAL (operands[4]) == INTVAL (operands[5]) - 1</span>
<span class="lineNum">    7257 </span><span class="lineNoCov">          0 :    &amp;&amp; rtx_equal_p (operands[6], operands[0])&quot;</span>
<span class="lineNum">    7258 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">    7259 </span><span class="lineCov">        914 :   operands[2] = GEN_INT (INTVAL (operands[2]) &gt;&gt; 2);</span>
<span class="lineNum">    7260 </span><span class="lineCov">        454 :   return &quot;vextract&lt;shuffletype&gt;32x4\t{%2, %1, %0%{%7%}|%0%{%7%}, %1, %2}&quot;;</span>
<span class="lineNum">    7261 </span><span class="lineCov">        260 : }</span>
<span class="lineNum">    7262 </span><span class="lineCov">        325 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<a name="7263"><span class="lineNum">    7263 </span>            :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</a>
<span class="lineNum">    7264 </span><span class="lineCov">        145 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">    7265 </span><span class="lineCov">        153 :    (set_attr &quot;memory&quot; &quot;store&quot;)</span>
<span class="lineNum">    7266 </span><span class="lineCov">        145 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    7267 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])
<span class="lineNum">    7268 </span><span class="lineCov">         24 : </span>
<span class="lineNum">    7269 </span>            : (define_insn &quot;&lt;mask_codefor&gt;avx512dq_vextract&lt;shuffletype&gt;64x2_1&lt;mask_name&gt;&quot;
<span class="lineNum">    7270 </span><span class="lineCov">         24 :   [(set (match_operand:&lt;ssequartermode&gt; 0 &quot;&lt;store_mask_predicate&gt;&quot; &quot;=&lt;store_mask_constraint&gt;&quot;)</span>
<span class="lineNum">    7271 </span><span class="lineCov">         24 :         (vec_select:&lt;ssequartermode&gt;</span>
<span class="lineNum">    7272 </span><span class="lineCov">         24 :           (match_operand:V8FI 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">    7273 </span><span class="lineCov">         24 :           (parallel [(match_operand 2  &quot;const_0_to_7_operand&quot;)</span>
<span class="lineNum">    7274 </span><span class="lineNoCov">          0 :             (match_operand 3  &quot;const_0_to_7_operand&quot;)])))]</span>
<span class="lineNum">    7275 </span><span class="lineCov">        186 :   &quot;TARGET_AVX512DQ</span>
<span class="lineNum">    7276 </span><span class="lineCov">        182 :    &amp;&amp; INTVAL (operands[2]) % 2 == 0</span>
<span class="lineNum">    7277 </span><span class="lineCov">        182 :    &amp;&amp; INTVAL (operands[2]) == INTVAL (operands[3]) - 1&quot;</span>
<span class="lineNum">    7278 </span><span class="lineCov">         58 : {</span>
<span class="lineNum">    7279 </span><span class="lineCov">         32 :   operands[2] = GEN_INT (INTVAL (operands[2]) &gt;&gt; 1);</span>
<span class="lineNum">    7280 </span><span class="lineCov">         72 :   return &quot;vextract&lt;shuffletype&gt;64x2\t{%2, %1, %0&lt;mask_operand4&gt;|%0&lt;mask_operand4&gt;, %1, %2}&quot;;</span>
<span class="lineNum">    7281 </span><span class="lineCov">       6495 : }</span>
<span class="lineNum">    7282 </span><span class="lineCov">       6319 :   [(set_attr &quot;type&quot; &quot;sselog1&quot;)</span>
<a name="7283"><span class="lineNum">    7283 </span><span class="lineCov">       6491 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span></a>
<span class="lineNum">    7284 </span><span class="lineCov">       6643 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<a name="7285"><span class="lineNum">    7285 </span><span class="lineCov">       6478 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span></a>
<span class="lineNum">    7286 </span><span class="lineCov">      41414 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">    7287 </span><span class="lineCov">      41240 : </span>
<span class="lineNum">    7288 </span><span class="lineCov">         87 : (define_split</span>
<span class="lineNum">    7289 </span><span class="lineCov">      41216 :   [(set (match_operand:&lt;ssequartermode&gt; 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    7290 </span>            :         (vec_select:&lt;ssequartermode&gt;
<span class="lineNum">    7291 </span><span class="lineCov">      25735 :           (match_operand:V8FI 1 &quot;register_operand&quot;)</span>
<span class="lineNum">    7292 </span><span class="lineCov">      24980 :           (parallel [(const_int 0) (const_int 1)])))]</span>
<span class="lineNum">    7293 </span><span class="lineCov">        609 :   &quot;TARGET_AVX512DQ</span>
<span class="lineNum">    7294 </span><span class="lineCov">        163 :    &amp;&amp; reload_completed</span>
<span class="lineNum">    7295 </span><span class="lineCov">        772 :    &amp;&amp; (TARGET_AVX512VL</span>
<span class="lineNum">    7296 </span><span class="lineCov">       3063 :        || REG_P (operands[0])</span>
<span class="lineNum">    7297 </span><span class="lineCov">       2454 :        || !EXT_REX_SSE_REG_P (operands[1]))&quot;</span>
<span class="lineNum">    7298 </span><span class="lineCov">       2924 :   [(set (match_dup 0) (match_dup 1))]</span>
<span class="lineNum">    7299 </span><span class="lineCov">       2315 : {</span>
<span class="lineNum">    7300 </span><span class="lineCov">       2291 :   if (!TARGET_AVX512VL</span>
<span class="lineNum">    7301 </span><span class="lineCov">        633 :       &amp;&amp; REG_P (operands[0])</span>
<span class="lineNum">    7302 </span><span class="lineCov">       7254 :       &amp;&amp; EXT_REX_SSE_REG_P (operands[1]))</span>
<span class="lineNum">    7303 </span><span class="lineCov">       7791 :     operands[0]</span>
<span class="lineNum">    7304 </span><span class="lineCov">        724 :       = lowpart_subreg (&lt;MODE&gt;mode, operands[0], &lt;ssequartermode&gt;mode);</span>
<span class="lineNum">    7305 </span><span class="lineCov">        115 :   else</span>
<span class="lineNum">    7306 </span><span class="lineCov">         24 :     operands[1] = gen_lowpart (&lt;ssequartermode&gt;mode, operands[1]);</span>
<span class="lineNum">    7307 </span><span class="lineCov">        447 : })</span>
<span class="lineNum">    7308 </span><span class="lineCov">        495 : </span>
<span class="lineNum">    7309 </span><span class="lineCov">         48 : (define_insn &quot;&lt;mask_codefor&gt;avx512f_vextract&lt;shuffletype&gt;32x4_1&lt;mask_name&gt;&quot;</span>
<span class="lineNum">    7310 </span><span class="lineCov">        447 :   [(set (match_operand:&lt;ssequartermode&gt; 0 &quot;&lt;store_mask_predicate&gt;&quot; &quot;=&lt;store_mask_constraint&gt;&quot;)</span>
<span class="lineNum">    7311 </span><span class="lineCov">        610 :         (vec_select:&lt;ssequartermode&gt;</span>
<span class="lineNum">    7312 </span><span class="lineCov">        447 :           (match_operand:V16FI 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">    7313 </span><span class="lineCov">        773 :           (parallel [(match_operand 2  &quot;const_0_to_15_operand&quot;)</span>
<span class="lineNum">    7314 </span><span class="lineCov">        447 :             (match_operand 3  &quot;const_0_to_15_operand&quot;)</span>
<span class="lineNum">    7315 </span>            :             (match_operand 4  &quot;const_0_to_15_operand&quot;)
<span class="lineNum">    7316 </span><span class="lineCov">        257 :             (match_operand 5  &quot;const_0_to_15_operand&quot;)])))]</span>
<span class="lineNum">    7317 </span><span class="lineCov">        103 :   &quot;TARGET_AVX512F</span>
<span class="lineNum">    7318 </span><span class="lineCov">        376 :    &amp;&amp; INTVAL (operands[2]) % 4 == 0</span>
<span class="lineNum">    7319 </span><span class="lineCov">        378 :    &amp;&amp; INTVAL (operands[2]) == INTVAL (operands[3]) - 1</span>
<span class="lineNum">    7320 </span><span class="lineCov">        376 :    &amp;&amp; INTVAL (operands[3]) == INTVAL (operands[4]) - 1</span>
<span class="lineNum">    7321 </span><span class="lineCov">        343 :    &amp;&amp; INTVAL (operands[4]) == INTVAL (operands[5]) - 1&quot;</span>
<span class="lineNum">    7322 </span><span class="lineCov">      25554 : {</span>
<span class="lineNum">    7323 </span><span class="lineCov">     142340 :   operands[2] = GEN_INT (INTVAL (operands[2]) &gt;&gt; 2);</span>
<span class="lineNum">    7324 </span><span class="lineCov">      65323 :   return &quot;vextract&lt;shuffletype&gt;32x4\t{%2, %1, %0&lt;mask_operand6&gt;|%0&lt;mask_operand6&gt;, %1, %2}&quot;;</span>
<span class="lineNum">    7325 </span><span class="lineCov">      45011 : }</span>
<span class="lineNum">    7326 </span><span class="lineCov">     142804 :   [(set_attr &quot;type&quot; &quot;sselog1&quot;)</span>
<a name="7327"><span class="lineNum">    7327 </span><span class="lineCov">        414 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span></a>
<span class="lineNum">    7328 </span><span class="lineCov">      71319 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">    7329 </span><span class="lineCov">      71729 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    7330 </span><span class="lineCov">      71389 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">    7331 </span><span class="lineCov">        178 : </span>
<span class="lineNum">    7332 </span><span class="lineCov">        325 : (define_split</span>
<span class="lineNum">    7333 </span>            :   [(set (match_operand:&lt;ssequartermode&gt; 0 &quot;nonimmediate_operand&quot;)
<span class="lineNum">    7334 </span>            :         (vec_select:&lt;ssequartermode&gt;
<span class="lineNum">    7335 </span>            :           (match_operand:V16FI 1 &quot;register_operand&quot;)
<span class="lineNum">    7336 </span>            :           (parallel [(const_int 0) (const_int 1)
<span class="lineNum">    7337 </span>            :                      (const_int 2) (const_int 3)])))]
<span class="lineNum">    7338 </span><span class="lineCov">         18 :   &quot;TARGET_AVX512F</span>
<span class="lineNum">    7339 </span><span class="lineCov">         18 :    &amp;&amp; reload_completed</span>
<span class="lineNum">    7340 </span><span class="lineCov">        148 :    &amp;&amp; (TARGET_AVX512VL</span>
<span class="lineNum">    7341 </span><span class="lineCov">          9 :        || REG_P (operands[0])</span>
<span class="lineNum">    7342 </span><span class="lineNoCov">          0 :        || !EXT_REX_SSE_REG_P (operands[1]))&quot;</span>
<span class="lineNum">    7343 </span><span class="lineNoCov">          0 :   [(set (match_dup 0) (match_dup 1))]</span>
<span class="lineNum">    7344 </span><span class="lineCov">          9 : {</span>
<span class="lineNum">    7345 </span><span class="lineNoCov">          0 :   if (!TARGET_AVX512VL</span>
<span class="lineNum">    7346 </span><span class="lineCov">       4817 :       &amp;&amp; REG_P (operands[0])</span>
<span class="lineNum">    7347 </span><span class="lineCov">       4956 :       &amp;&amp; EXT_REX_SSE_REG_P (operands[1]))</span>
<span class="lineNum">    7348 </span><span class="lineCov">       4817 :     operands[0]</span>
<span class="lineNum">    7349 </span><span class="lineCov">        139 :       = lowpart_subreg (&lt;MODE&gt;mode, operands[0], &lt;ssequartermode&gt;mode);</span>
<span class="lineNum">    7350 </span><span class="lineCov">        139 :   else</span>
<span class="lineNum">    7351 </span><span class="lineCov">        139 :     operands[1] = gen_lowpart (&lt;ssequartermode&gt;mode, operands[1]);</span>
<span class="lineNum">    7352 </span><span class="lineCov">        139 : })</span>
<span class="lineNum">    7353 </span><span class="lineCov">        139 : </span>
<span class="lineNum">    7354 </span><span class="lineCov">        139 : (define_mode_attr extract_type_2</span>
<span class="lineNum">    7355 </span>            :   [(V16SF &quot;avx512dq&quot;) (V16SI &quot;avx512dq&quot;) (V8DF &quot;avx512f&quot;) (V8DI &quot;avx512f&quot;)])
<span class="lineNum">    7356 </span>            : 
<span class="lineNum">    7357 </span>            : (define_mode_attr extract_suf_2
<span class="lineNum">    7358 </span>            :   [(V16SF &quot;32x8&quot;) (V16SI &quot;32x8&quot;) (V8DF &quot;64x4&quot;) (V8DI &quot;64x4&quot;)])
<span class="lineNum">    7359 </span>            : 
<span class="lineNum">    7360 </span>            : (define_mode_iterator AVX512_VEC_2
<span class="lineNum">    7361 </span>            :   [(V16SF &quot;TARGET_AVX512DQ&quot;) (V16SI &quot;TARGET_AVX512DQ&quot;) V8DF V8DI])
<span class="lineNum">    7362 </span>            : 
<span class="lineNum">    7363 </span>            : (define_expand &quot;&lt;extract_type_2&gt;_vextract&lt;shuffletype&gt;&lt;extract_suf_2&gt;_mask&quot;
<span class="lineNum">    7364 </span>            :   [(match_operand:&lt;ssehalfvecmode&gt; 0 &quot;nonimmediate_operand&quot;)
<span class="lineNum">    7365 </span>            :    (match_operand:AVX512_VEC_2 1 &quot;register_operand&quot;)
<a name="7366"><span class="lineNum">    7366 </span>            :    (match_operand:SI 2 &quot;const_0_to_1_operand&quot;)</a>
<span class="lineNum">    7367 </span>            :    (match_operand:&lt;ssehalfvecmode&gt; 3 &quot;nonimmediate_operand&quot;)
<span class="lineNum">    7368 </span>            :    (match_operand:QI 4 &quot;register_operand&quot;)]
<span class="lineNum">    7369 </span>            :   &quot;TARGET_AVX512F&quot;
<span class="lineNum">    7370 </span>            : {
<span class="lineNum">    7371 </span>            :   rtx (*insn)(rtx, rtx, rtx, rtx);
<span class="lineNum">    7372 </span>            :   rtx dest = operands[0];
<span class="lineNum">    7373 </span>            : 
<span class="lineNum">    7374 </span>            :   if (MEM_P (dest) &amp;&amp; !rtx_equal_p (dest, operands[3]))
<span class="lineNum">    7375 </span>            :     dest = gen_reg_rtx (&lt;ssehalfvecmode&gt;mode);
<span class="lineNum">    7376 </span>            : 
<span class="lineNum">    7377 </span>            :   switch (INTVAL (operands[2]))
<span class="lineNum">    7378 </span>            :     {
<span class="lineNum">    7379 </span>            :     case 0:
<span class="lineNum">    7380 </span>            :       insn = gen_vec_extract_lo_&lt;mode&gt;_mask;
<span class="lineNum">    7381 </span>            :       break;
<span class="lineNum">    7382 </span>            :     case 1:
<span class="lineNum">    7383 </span>            :       insn = gen_vec_extract_hi_&lt;mode&gt;_mask;
<span class="lineNum">    7384 </span>            :       break;
<span class="lineNum">    7385 </span>            :     default:
<span class="lineNum">    7386 </span>            :       gcc_unreachable ();
<span class="lineNum">    7387 </span>            :     }
<span class="lineNum">    7388 </span>            : 
<span class="lineNum">    7389 </span>            :   emit_insn (insn (dest, operands[1], operands[3], operands[4]));
<span class="lineNum">    7390 </span>            :   if (dest != operands[0])
<span class="lineNum">    7391 </span>            :     emit_move_insn (operands[0], dest);
<span class="lineNum">    7392 </span>            :   DONE;
<span class="lineNum">    7393 </span>            : })
<span class="lineNum">    7394 </span>            : 
<span class="lineNum">    7395 </span>            : (define_split
<span class="lineNum">    7396 </span>            :   [(set (match_operand:&lt;ssehalfvecmode&gt; 0 &quot;nonimmediate_operand&quot;)
<span class="lineNum">    7397 </span>            :         (vec_select:&lt;ssehalfvecmode&gt;
<span class="lineNum">    7398 </span><span class="lineNoCov">          0 :           (match_operand:V8FI 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    7399 </span><span class="lineNoCov">          0 :           (parallel [(const_int 0) (const_int 1)</span>
<span class="lineNum">    7400 </span><span class="lineNoCov">          0 :             (const_int 2) (const_int 3)])))]</span>
<span class="lineNum">    7401 </span><span class="lineCov">          6 :   &quot;TARGET_AVX512F &amp;&amp; !(MEM_P (operands[0]) &amp;&amp; MEM_P (operands[1]))</span>
<span class="lineNum">    7402 </span><span class="lineCov">       1025 :    &amp;&amp; reload_completed</span>
<span class="lineNum">    7403 </span><span class="lineCov">        281 :    &amp;&amp; (TARGET_AVX512VL</span>
<span class="lineNum">    7404 </span><span class="lineCov">        277 :        || (REG_P (operands[0]) &amp;&amp; !EXT_REX_SSE_REG_P (operands[1])))&quot;</span>
<span class="lineNum">    7405 </span><span class="lineCov">        769 :   [(set (match_dup 0) (match_dup 1))]</span>
<span class="lineNum">    7406 </span><span class="lineCov">        256 :   &quot;operands[1] = gen_lowpart (&lt;ssehalfvecmode&gt;mode, operands[1]);&quot;)</span>
<span class="lineNum">    7407 </span>            : 
<span class="lineNum">    7408 </span><span class="lineCov">        443 : (define_insn &quot;vec_extract_lo_&lt;mode&gt;_maskm&quot;</span>
<span class="lineNum">    7409 </span><span class="lineCov">        443 :   [(set (match_operand:&lt;ssehalfvecmode&gt; 0 &quot;memory_operand&quot; &quot;=m&quot;)</span>
<span class="lineNum">    7410 </span><span class="lineCov">        443 :         (vec_merge:&lt;ssehalfvecmode&gt;</span>
<span class="lineNum">    7411 </span><span class="lineCov">        443 :           (vec_select:&lt;ssehalfvecmode&gt;</span>
<span class="lineNum">    7412 </span><span class="lineCov">       1043 :             (match_operand:V8FI 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">    7413 </span><span class="lineNoCov">          0 :             (parallel [(const_int 0) (const_int 1)</span>
<span class="lineNum">    7414 </span><span class="lineCov">       6547 :               (const_int 2) (const_int 3)]))</span>
<span class="lineNum">    7415 </span><span class="lineNoCov">          0 :           (match_operand:&lt;ssehalfvecmode&gt; 2 &quot;memory_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">    7416 </span><span class="lineCov">       7772 :           (match_operand:QI 3 &quot;register_operand&quot; &quot;Yk&quot;)))]</span>
<a name="7417"><span class="lineNum">    7417 </span><span class="lineCov">       6547 :   &quot;TARGET_AVX512F</span></a>
<span class="lineNum">    7418 </span><span class="lineNoCov">          0 :    &amp;&amp; rtx_equal_p (operands[2], operands[0])&quot;</span>
<span class="lineNum">    7419 </span><span class="lineCov">       6547 :   &quot;vextract&lt;shuffletype&gt;64x4\t{$0x0, %1, %0%{%3%}|%0%{%3%}, %1, 0x0}&quot;</span>
<a name="7420"><span class="lineNum">    7420 </span><span class="lineCov">       7639 :   [(set_attr &quot;type&quot; &quot;sselog1&quot;)</span></a>
<span class="lineNum">    7421 </span><span class="lineCov">       7091 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">    7422 </span><span class="lineCov">       1090 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">    7423 </span><span class="lineCov">       1370 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    7424 </span><span class="lineCov">       1368 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">    7425 </span><span class="lineCov">          2 : </span>
<span class="lineNum">    7426 </span><span class="lineCov">       1323 : (define_insn &quot;vec_extract_lo_&lt;mode&gt;&lt;mask_name&gt;&quot;</span>
<span class="lineNum">    7427 </span><span class="lineCov">       1323 :   [(set (match_operand:&lt;ssehalfvecmode&gt; 0 &quot;&lt;store_mask_predicate&gt;&quot; &quot;=v,&lt;store_mask_constraint&gt;,v&quot;)</span>
<span class="lineNum">    7428 </span><span class="lineCov">          2 :         (vec_select:&lt;ssehalfvecmode&gt;</span>
<span class="lineNum">    7429 </span><span class="lineCov">       1225 :           (match_operand:V8FI 1 &quot;&lt;store_mask_predicate&gt;&quot; &quot;v,v,&lt;store_mask_constraint&gt;&quot;)</span>
<span class="lineNum">    7430 </span><span class="lineCov">       1227 :           (parallel [(const_int 0) (const_int 1)</span>
<span class="lineNum">    7431 </span>            :             (const_int 2) (const_int 3)])))]
<span class="lineNum">    7432 </span><span class="lineCov">       3641 :   &quot;TARGET_AVX512F</span>
<span class="lineNum">    7433 </span><span class="lineCov">       1229 :    &amp;&amp; (&lt;mask_applied&gt; || !(MEM_P (operands[0]) &amp;&amp; MEM_P (operands[1])))&quot;</span>
<span class="lineNum">    7434 </span><span class="lineCov">        208 : {</span>
<span class="lineNum">    7435 </span><span class="lineCov">       1237 :   if (&lt;mask_applied&gt; || (!TARGET_AVX512VL &amp;&amp; !MEM_P (operands[1])))</span>
<span class="lineNum">    7436 </span><span class="lineCov">        176 :     return &quot;vextract&lt;shuffletype&gt;64x4\t{$0x0, %1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1, 0x0}&quot;;</span>
<span class="lineNum">    7437 </span><span class="lineCov">       3762 :   else</span>
<span class="lineNum">    7438 </span><span class="lineCov">       2892 :     return &quot;#&quot;;</span>
<span class="lineNum">    7439 </span><span class="lineCov">       3205 : }</span>
<span class="lineNum">    7440 </span><span class="lineCov">       3518 :   [(set_attr &quot;type&quot; &quot;sselog1&quot;)</span>
<a name="7441"><span class="lineNum">    7441 </span><span class="lineCov">       3971 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span></a>
<span class="lineNum">    7442 </span><span class="lineCov">        626 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">    7443 </span><span class="lineCov">        196 :    (set_attr &quot;memory&quot; &quot;none,store,load&quot;)</span>
<span class="lineNum">    7444 </span><span class="lineCov">        322 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    7445 </span><span class="lineCov">          9 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">    7446 </span><span class="lineCov">         18 : </span>
<span class="lineNum">    7447 </span><span class="lineNoCov">          0 : (define_insn &quot;vec_extract_hi_&lt;mode&gt;_maskm&quot;</span>
<span class="lineNum">    7448 </span><span class="lineNoCov">          0 :   [(set (match_operand:&lt;ssehalfvecmode&gt; 0 &quot;memory_operand&quot; &quot;=m&quot;)</span>
<span class="lineNum">    7449 </span>            :         (vec_merge:&lt;ssehalfvecmode&gt;
<span class="lineNum">    7450 </span><span class="lineCov">          9 :           (vec_select:&lt;ssehalfvecmode&gt;</span>
<span class="lineNum">    7451 </span>            :             (match_operand:V8FI 1 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">    7452 </span>            :             (parallel [(const_int 4) (const_int 5)
<span class="lineNum">    7453 </span>            :               (const_int 6) (const_int 7)]))
<span class="lineNum">    7454 </span><span class="lineCov">          9 :           (match_operand:&lt;ssehalfvecmode&gt; 2 &quot;memory_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">    7455 </span><span class="lineCov">          9 :           (match_operand:QI 3 &quot;register_operand&quot; &quot;Yk&quot;)))]</span>
<span class="lineNum">    7456 </span><span class="lineCov">          9 :   &quot;TARGET_AVX512F</span>
<span class="lineNum">    7457 </span><span class="lineCov">          9 :    &amp;&amp; rtx_equal_p (operands[2], operands[0])&quot;</span>
<span class="lineNum">    7458 </span><span class="lineCov">          9 :   &quot;vextract&lt;shuffletype&gt;64x4\t{$0x1, %1, %0%{%3%}|%0%{%3%}, %1, 0x1}&quot;</span>
<span class="lineNum">    7459 </span><span class="lineCov">       3388 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">    7460 </span><span class="lineCov">       1693 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<a name="7461"><span class="lineNum">    7461 </span><span class="lineCov">       3385 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span></a>
<span class="lineNum">    7462 </span><span class="lineCov">          9 :    (set_attr &quot;memory&quot; &quot;store&quot;)</span>
<span class="lineNum">    7463 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    7464 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])
<span class="lineNum">    7465 </span>            : 
<span class="lineNum">    7466 </span>            : (define_insn &quot;vec_extract_hi_&lt;mode&gt;&lt;mask_name&gt;&quot;
<span class="lineNum">    7467 </span><span class="lineCov">         21 :   [(set (match_operand:&lt;ssehalfvecmode&gt; 0 &quot;&lt;store_mask_predicate&gt;&quot; &quot;=&lt;store_mask_constraint&gt;&quot;)</span>
<span class="lineNum">    7468 </span><span class="lineCov">          7 :         (vec_select:&lt;ssehalfvecmode&gt;</span>
<span class="lineNum">    7469 </span><span class="lineCov">       1269 :           (match_operand:V8FI 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">    7470 </span><span class="lineCov">       1276 :           (parallel [(const_int 4) (const_int 5)</span>
<span class="lineNum">    7471 </span><span class="lineCov">       1276 :             (const_int 6) (const_int 7)])))]</span>
<span class="lineNum">    7472 </span><span class="lineCov">       3156 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    7473 </span><span class="lineCov">        424 :   &quot;vextract&lt;shuffletype&gt;64x4\t{$0x1, %1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1, 0x1}&quot;</span>
<span class="lineNum">    7474 </span><span class="lineCov">        214 :   [(set_attr &quot;type&quot; &quot;sselog1&quot;)</span>
<span class="lineNum">    7475 </span><span class="lineCov">          7 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">    7476 </span><span class="lineCov">       5541 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">    7477 </span><span class="lineCov">       4293 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    7478 </span><span class="lineCov">       4291 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">    7479 </span><span class="lineCov">       4291 : </span>
<span class="lineNum">    7480 </span><span class="lineCov">       6092 : (define_insn &quot;vec_extract_hi_&lt;mode&gt;_maskm&quot;</span>
<span class="lineNum">    7481 </span><span class="lineCov">         21 :    [(set (match_operand:&lt;ssehalfvecmode&gt; 0 &quot;memory_operand&quot; &quot;=m&quot;)</span>
<span class="lineNum">    7482 </span><span class="lineCov">        927 :         (vec_merge:&lt;ssehalfvecmode&gt;</span>
<span class="lineNum">    7483 </span><span class="lineCov">        927 :           (vec_select:&lt;ssehalfvecmode&gt;</span>
<span class="lineNum">    7484 </span><span class="lineNoCov">          0 :             (match_operand:V16FI 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">    7485 </span><span class="lineNoCov">          0 :             (parallel [(const_int 8) (const_int 9)</span>
<span class="lineNum">    7486 </span>            :               (const_int 10) (const_int 11)
<span class="lineNum">    7487 </span>            :               (const_int 12) (const_int 13)
<span class="lineNum">    7488 </span><span class="lineCov">       1269 :               (const_int 14) (const_int 15)]))</span>
<span class="lineNum">    7489 </span><span class="lineCov">       1269 :           (match_operand:&lt;ssehalfvecmode&gt; 2 &quot;memory_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">    7490 </span><span class="lineCov">        193 :           (match_operand:QI 3 &quot;register_operand&quot; &quot;Yk&quot;)))]</span>
<span class="lineNum">    7491 </span><span class="lineCov">       2538 :   &quot;TARGET_AVX512DQ</span>
<span class="lineNum">    7492 </span><span class="lineNoCov">          0 :    &amp;&amp; rtx_equal_p (operands[2], operands[0])&quot;</span>
<span class="lineNum">    7493 </span>            :   &quot;vextract&lt;shuffletype&gt;32x8\t{$0x1, %1, %0%{%3%}|%0%{%3%}, %1, 0x1}&quot;
<span class="lineNum">    7494 </span><span class="lineCov">        304 :   [(set_attr &quot;type&quot; &quot;sselog1&quot;)</span>
<span class="lineNum">    7495 </span><span class="lineCov">        149 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">    7496 </span><span class="lineCov">        300 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">    7497 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    7498 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])
<span class="lineNum">    7499 </span>            : 
<span class="lineNum">    7500 </span>            : (define_insn &quot;vec_extract_hi_&lt;mode&gt;&lt;mask_name&gt;&quot;
<span class="lineNum">    7501 </span>            :   [(set (match_operand:&lt;ssehalfvecmode&gt; 0 &quot;&lt;store_mask_predicate&gt;&quot; &quot;=&lt;store_mask_constraint&gt;,vm&quot;)
<span class="lineNum">    7502 </span>            :         (vec_select:&lt;ssehalfvecmode&gt;
<span class="lineNum">    7503 </span>            :           (match_operand:V16FI 1 &quot;register_operand&quot; &quot;v,v&quot;)
<span class="lineNum">    7504 </span>            :           (parallel [(const_int 8) (const_int 9)
<span class="lineNum">    7505 </span><span class="lineCov">        256 :             (const_int 10) (const_int 11)</span>
<span class="lineNum">    7506 </span>            :             (const_int 12) (const_int 13)
<span class="lineNum">    7507 </span>            :             (const_int 14) (const_int 15)])))]
<span class="lineNum">    7508 </span><span class="lineCov">       2536 :   &quot;TARGET_AVX512F &amp;&amp; &lt;mask_avx512dq_condition&gt;&quot;</span>
<span class="lineNum">    7509 </span><span class="lineCov">        270 :   &quot;@</span>
<span class="lineNum">    7510 </span><span class="lineCov">        256 :    vextract&lt;shuffletype&gt;32x8\t{$0x1, %1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1, 0x1}</span>
<span class="lineNum">    7511 </span><span class="lineCov">        256 :    vextracti64x4\t{$0x1, %1, %0|%0, %1, 0x1}&quot;</span>
<span class="lineNum">    7512 </span><span class="lineCov">       3150 :   [(set_attr &quot;type&quot; &quot;sselog1&quot;)</span>
<span class="lineNum">    7513 </span><span class="lineCov">       2813 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">    7514 </span><span class="lineCov">       3150 :    (set_attr &quot;isa&quot; &quot;avx512dq,noavx512dq&quot;)</span>
<span class="lineNum">    7515 </span><span class="lineCov">       3231 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">    7516 </span><span class="lineCov">       4156 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    7517 </span><span class="lineCov">        320 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">    7518 </span><span class="lineCov">       1406 : </span>
<span class="lineNum">    7519 </span><span class="lineCov">        201 : (define_expand &quot;avx512vl_vextractf128&lt;mode&gt;&quot;</span>
<span class="lineNum">    7520 </span><span class="lineCov">         90 :   [(match_operand:&lt;ssehalfvecmode&gt; 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    7521 </span><span class="lineCov">        234 :    (match_operand:VI48F_256 1 &quot;register_operand&quot;)</span>
<span class="lineNum">    7522 </span><span class="lineCov">        256 :    (match_operand:SI 2 &quot;const_0_to_1_operand&quot;)</span>
<span class="lineNum">    7523 </span><span class="lineCov">        210 :    (match_operand:&lt;ssehalfvecmode&gt; 3 &quot;vector_move_operand&quot;)</span>
<span class="lineNum">    7524 </span><span class="lineCov">        210 :    (match_operand:QI 4 &quot;register_operand&quot;)]</span>
<span class="lineNum">    7525 </span><span class="lineCov">       1248 :   &quot;TARGET_AVX512DQ &amp;&amp; TARGET_AVX512VL&quot;</span>
<span class="lineNum">    7526 </span><span class="lineCov">        210 : {</span>
<span class="lineNum">    7527 </span><span class="lineCov">        226 :   rtx (*insn)(rtx, rtx, rtx, rtx);</span>
<span class="lineNum">    7528 </span><span class="lineCov">         24 :   rtx dest = operands[0];</span>
<span class="lineNum">    7529 </span><span class="lineCov">        146 : </span>
<span class="lineNum">    7530 </span><span class="lineCov">       1282 :   if (MEM_P (dest)</span>
<span class="lineNum">    7531 </span><span class="lineCov">       1272 :       &amp;&amp; (GET_MODE_SIZE (GET_MODE_INNER (&lt;MODE&gt;mode)) == 4</span>
<span class="lineNum">    7532 </span><span class="lineCov">       1248 :           /* For V8S[IF]mode there are maskm insns with =m and 0</span>
<span class="lineNum">    7533 </span><span class="lineCov">         24 :              constraints.  */</span>
<span class="lineNum">    7534 </span><span class="lineCov">         24 :           ? !rtx_equal_p (dest, operands[3])</span>
<span class="lineNum">    7535 </span><span class="lineCov">         24 :           /* For V4D[IF]mode, hi insns don't allow memory, and</span>
<span class="lineNum">    7536 </span><span class="lineNoCov">          0 :              lo insns have =m and 0C constraints.  */</span>
<span class="lineNum">    7537 </span>            :           : (operands[2] != const0_rtx
<span class="lineNum">    7538 </span><span class="lineNoCov">          0 :              || (!rtx_equal_p (dest, operands[3])</span>
<span class="lineNum">    7539 </span>            :                  &amp;&amp; GET_CODE (operands[3]) != CONST_VECTOR))))
<span class="lineNum">    7540 </span><span class="lineNoCov">          0 :     dest = gen_reg_rtx (&lt;ssehalfvecmode&gt;mode);</span>
<span class="lineNum">    7541 </span><span class="lineNoCov">          0 :   switch (INTVAL (operands[2]))</span>
<span class="lineNum">    7542 </span><span class="lineNoCov">          0 :     {</span>
<span class="lineNum">    7543 </span><span class="lineNoCov">          0 :     case 0:</span>
<span class="lineNum">    7544 </span>            :       insn = gen_vec_extract_lo_&lt;mode&gt;_mask;
<span class="lineNum">    7545 </span>            :       break;
<span class="lineNum">    7546 </span>            :     case 1:
<span class="lineNum">    7547 </span>            :       insn = gen_vec_extract_hi_&lt;mode&gt;_mask;
<span class="lineNum">    7548 </span>            :       break;
<span class="lineNum">    7549 </span>            :     default:
<span class="lineNum">    7550 </span>            :       gcc_unreachable ();
<span class="lineNum">    7551 </span>            :     }
<span class="lineNum">    7552 </span>            : 
<span class="lineNum">    7553 </span>            :   emit_insn (insn (dest, operands[1], operands[3], operands[4]));
<span class="lineNum">    7554 </span>            :   if (dest != operands[0])
<span class="lineNum">    7555 </span>            :     emit_move_insn (operands[0], dest);
<span class="lineNum">    7556 </span>            :   DONE;
<span class="lineNum">    7557 </span>            : })
<span class="lineNum">    7558 </span>            : 
<span class="lineNum">    7559 </span>            : (define_expand &quot;avx_vextractf128&lt;mode&gt;&quot;
<span class="lineNum">    7560 </span>            :   [(match_operand:&lt;ssehalfvecmode&gt; 0 &quot;nonimmediate_operand&quot;)
<span class="lineNum">    7561 </span>            :    (match_operand:V_256 1 &quot;register_operand&quot;)
<span class="lineNum">    7562 </span>            :    (match_operand:SI 2 &quot;const_0_to_1_operand&quot;)]
<span class="lineNum">    7563 </span>            :   &quot;TARGET_AVX&quot;
<span class="lineNum">    7564 </span>            : {
<span class="lineNum">    7565 </span>            :   rtx (*insn)(rtx, rtx);
<span class="lineNum">    7566 </span>            : 
<span class="lineNum">    7567 </span>            :   switch (INTVAL (operands[2]))
<span class="lineNum">    7568 </span>            :     {
<span class="lineNum">    7569 </span>            :     case 0:
<span class="lineNum">    7570 </span>            :       insn = gen_vec_extract_lo_&lt;mode&gt;;
<span class="lineNum">    7571 </span>            :       break;
<span class="lineNum">    7572 </span>            :     case 1:
<span class="lineNum">    7573 </span>            :       insn = gen_vec_extract_hi_&lt;mode&gt;;
<span class="lineNum">    7574 </span>            :       break;
<span class="lineNum">    7575 </span>            :     default:
<span class="lineNum">    7576 </span>            :       gcc_unreachable ();
<span class="lineNum">    7577 </span>            :     }
<span class="lineNum">    7578 </span>            : 
<span class="lineNum">    7579 </span>            :   emit_insn (insn (operands[0], operands[1]));
<span class="lineNum">    7580 </span>            :   DONE;
<a name="7581"><span class="lineNum">    7581 </span>            : })</a>
<span class="lineNum">    7582 </span>            : 
<span class="lineNum">    7583 </span>            : (define_insn &quot;vec_extract_lo_&lt;mode&gt;&lt;mask_name&gt;&quot;
<span class="lineNum">    7584 </span>            :   [(set (match_operand:&lt;ssehalfvecmode&gt; 0 &quot;nonimmediate_operand&quot; &quot;=v,v,m&quot;)
<span class="lineNum">    7585 </span>            :         (vec_select:&lt;ssehalfvecmode&gt;
<span class="lineNum">    7586 </span>            :           (match_operand:V16FI 1 &quot;&lt;store_mask_predicate&gt;&quot;
<span class="lineNum">    7587 </span>            :                                  &quot;v,&lt;store_mask_constraint&gt;,v&quot;)
<span class="lineNum">    7588 </span>            :           (parallel [(const_int 0) (const_int 1)
<span class="lineNum">    7589 </span>            :                      (const_int 2) (const_int 3)
<span class="lineNum">    7590 </span>            :                      (const_int 4) (const_int 5)
<span class="lineNum">    7591 </span>            :                      (const_int 6) (const_int 7)])))]
<span class="lineNum">    7592 </span><span class="lineCov">       2532 :   &quot;TARGET_AVX512F</span>
<span class="lineNum">    7593 </span>            :    &amp;&amp; &lt;mask_mode512bit_condition&gt;
<span class="lineNum">    7594 </span><span class="lineCov">          4 :    &amp;&amp; (&lt;mask_applied&gt; || !(MEM_P (operands[0]) &amp;&amp; MEM_P (operands[1])))&quot;</span>
<span class="lineNum">    7595 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">    7596 </span><span class="lineNoCov">          0 :   if (&lt;mask_applied&gt;</span>
<span class="lineNum">    7597 </span><span class="lineNoCov">          0 :       || (!TARGET_AVX512VL</span>
<span class="lineNum">    7598 </span><span class="lineCov">       2361 :           &amp;&amp; !REG_P (operands[0])</span>
<a name="7599"><span class="lineNum">    7599 </span><span class="lineCov">        851 :           &amp;&amp; EXT_REX_SSE_REG_P (operands[1])))</span></a>
<span class="lineNum">    7600 </span><span class="lineNoCov">          0 :     return &quot;vextract&lt;shuffletype&gt;32x8\t{$0x0, %1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1, 0x0}&quot;;</span>
<span class="lineNum">    7601 </span><span class="lineNoCov">          0 :   else</span>
<span class="lineNum">    7602 </span><span class="lineNoCov">          0 :     return &quot;#&quot;;</span>
<span class="lineNum">    7603 </span>            : }
<span class="lineNum">    7604 </span>            :   [(set_attr &quot;type&quot; &quot;sselog1&quot;)
<a name="7605"><span class="lineNum">    7605 </span>            :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</a>
<a name="7606"><span class="lineNum">    7606 </span>            :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</a>
<span class="lineNum">    7607 </span><span class="lineNoCov">          0 :    (set_attr &quot;memory&quot; &quot;none,load,store&quot;)</span>
<span class="lineNum">    7608 </span><span class="lineCov">        938 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    7609 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])
<span class="lineNum">    7610 </span>            : 
<span class="lineNum">    7611 </span>            : (define_split
<span class="lineNum">    7612 </span><span class="lineCov">       1637 :   [(set (match_operand:&lt;ssehalfvecmode&gt; 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    7613 </span><span class="lineCov">        938 :         (vec_select:&lt;ssehalfvecmode&gt;</span>
<span class="lineNum">    7614 </span><span class="lineCov">        938 :           (match_operand:V16FI 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    7615 </span><span class="lineCov">        938 :           (parallel [(const_int 0) (const_int 1)</span>
<span class="lineNum">    7616 </span><span class="lineCov">        938 :             (const_int 2) (const_int 3)</span>
<span class="lineNum">    7617 </span><span class="lineCov">        938 :             (const_int 4) (const_int 5)</span>
<span class="lineNum">    7618 </span><span class="lineCov">        938 :             (const_int 6) (const_int 7)])))]</span>
<span class="lineNum">    7619 </span><span class="lineCov">        944 :   &quot;TARGET_AVX512F &amp;&amp; !(MEM_P (operands[0]) &amp;&amp; MEM_P (operands[1]))</span>
<span class="lineNum">    7620 </span><span class="lineCov">       1882 :    &amp;&amp; reload_completed</span>
<span class="lineNum">    7621 </span><span class="lineCov">        116 :    &amp;&amp; (TARGET_AVX512VL</span>
<span class="lineNum">    7622 </span><span class="lineCov">        229 :        || REG_P (operands[0])</span>
<span class="lineNum">    7623 </span><span class="lineCov">        940 :        || !EXT_REX_SSE_REG_P (operands[1]))&quot;</span>
<span class="lineNum">    7624 </span><span class="lineCov">        938 :   [(set (match_dup 0) (match_dup 1))]</span>
<span class="lineNum">    7625 </span><span class="lineCov">        351 : {</span>
<span class="lineNum">    7626 </span><span class="lineCov">       1027 :   if (!TARGET_AVX512VL</span>
<span class="lineNum">    7627 </span><span class="lineCov">       1695 :       &amp;&amp; REG_P (operands[0])</span>
<span class="lineNum">    7628 </span><span class="lineCov">        526 :       &amp;&amp; EXT_REX_SSE_REG_P (operands[1]))</span>
<span class="lineNum">    7629 </span><span class="lineCov">       1027 :     operands[0]</span>
<span class="lineNum">    7630 </span><span class="lineCov">        955 :       = lowpart_subreg (&lt;MODE&gt;mode, operands[0], &lt;ssehalfvecmode&gt;mode);</span>
<span class="lineNum">    7631 </span>            :   else
<span class="lineNum">    7632 </span><span class="lineCov">        699 :     operands[1] = gen_lowpart (&lt;ssehalfvecmode&gt;mode, operands[1]);</span>
<span class="lineNum">    7633 </span><span class="lineNoCov">          0 : })</span>
<span class="lineNum">    7634 </span><span class="lineCov">         89 : </span>
<span class="lineNum">    7635 </span><span class="lineCov">         89 : (define_insn &quot;vec_extract_lo_&lt;mode&gt;&lt;mask_name&gt;&quot;</span>
<span class="lineNum">    7636 </span><span class="lineCov">         89 :   [(set (match_operand:&lt;ssehalfvecmode&gt; 0 &quot;&lt;store_mask_predicate&gt;&quot; &quot;=v,v,m&quot;)</span>
<span class="lineNum">    7637 </span><span class="lineNoCov">          0 :         (vec_select:&lt;ssehalfvecmode&gt;</span>
<span class="lineNum">    7638 </span><span class="lineNoCov">          0 :           (match_operand:VI8F_256 1 &quot;&lt;store_mask_predicate&gt;&quot;</span>
<span class="lineNum">    7639 </span><span class="lineNoCov">          0 :                                     &quot;v,&lt;store_mask_constraint&gt;,v&quot;)</span>
<span class="lineNum">    7640 </span><span class="lineCov">         96 :           (parallel [(const_int 0) (const_int 1)])))]</span>
<span class="lineNum">    7641 </span><span class="lineCov">       2040 :   &quot;TARGET_AVX</span>
<span class="lineNum">    7642 </span>            :    &amp;&amp; &lt;mask_avx512vl_condition&gt; &amp;&amp; &lt;mask_avx512dq_condition&gt;
<span class="lineNum">    7643 </span><span class="lineCov">       6047 :    &amp;&amp; (&lt;mask_applied&gt; || !(MEM_P (operands[0]) &amp;&amp; MEM_P (operands[1])))&quot;</span>
<span class="lineNum">    7644 </span><span class="lineCov">        253 : {</span>
<span class="lineNum">    7645 </span><span class="lineCov">         96 :   if (&lt;mask_applied&gt;)</span>
<span class="lineNum">    7646 </span><span class="lineCov">         96 :     return &quot;vextract&lt;shuffletype&gt;64x2\t{$0x0, %1, %0%{%3%}|%0%{%3%}, %1, 0x0}&quot;;</span>
<span class="lineNum">    7647 </span><span class="lineCov">      11260 :   else</span>
<span class="lineNum">    7648 </span><span class="lineCov">      11164 :     return &quot;#&quot;;</span>
<span class="lineNum">    7649 </span><span class="lineCov">      11164 : }</span>
<span class="lineNum">    7650 </span><span class="lineCov">      11164 :    [(set_attr &quot;type&quot; &quot;sselog1&quot;)</span>
<a name="7651"><span class="lineNum">    7651 </span><span class="lineCov">      22326 :     (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span></a>
<span class="lineNum">    7652 </span><span class="lineCov">      15034 :     (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">    7653 </span><span class="lineCov">        763 :     (set_attr &quot;memory&quot; &quot;none,load,store&quot;)</span>
<span class="lineNum">    7654 </span><span class="lineCov">        170 :     (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    7655 </span><span class="lineCov">        192 :     (set_attr &quot;mode&quot; &quot;XI&quot;)])</span>
<span class="lineNum">    7656 </span><span class="lineCov">       4015 : </span>
<span class="lineNum">    7657 </span><span class="lineCov">       4015 : (define_split</span>
<span class="lineNum">    7658 </span><span class="lineCov">       4009 :   [(set (match_operand:&lt;ssehalfvecmode&gt; 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    7659 </span><span class="lineCov">       4090 :         (vec_select:&lt;ssehalfvecmode&gt;</span>
<span class="lineNum">    7660 </span><span class="lineCov">       3928 :           (match_operand:VI8F_256 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    7661 </span>            :           (parallel [(const_int 0) (const_int 1)])))]
<span class="lineNum">    7662 </span><span class="lineCov">      11670 :   &quot;TARGET_AVX &amp;&amp; !(MEM_P (operands[0]) &amp;&amp; MEM_P (operands[1]))</span>
<span class="lineNum">    7663 </span><span class="lineCov">      16199 :    &amp;&amp; reload_completed&quot;</span>
<span class="lineNum">    7664 </span><span class="lineCov">       9136 :   [(set (match_dup 0) (match_dup 1))]</span>
<span class="lineNum">    7665 </span><span class="lineCov">       2975 :   &quot;operands[1] = gen_lowpart (&lt;ssehalfvecmode&gt;mode, operands[1]);&quot;)</span>
<span class="lineNum">    7666 </span><span class="lineCov">       9136 : </span>
<span class="lineNum">    7667 </span>            : (define_insn &quot;vec_extract_hi_&lt;mode&gt;&lt;mask_name&gt;&quot;
<span class="lineNum">    7668 </span>            :   [(set (match_operand:&lt;ssehalfvecmode&gt; 0 &quot;&lt;store_mask_predicate&gt;&quot; &quot;=v,&lt;store_mask_constraint&gt;&quot;)
<span class="lineNum">    7669 </span>            :         (vec_select:&lt;ssehalfvecmode&gt;
<span class="lineNum">    7670 </span>            :           (match_operand:VI8F_256 1 &quot;register_operand&quot; &quot;v,v&quot;)
<span class="lineNum">    7671 </span><span class="lineCov">       5786 :           (parallel [(const_int 2) (const_int 3)])))]</span>
<span class="lineNum">    7672 </span><span class="lineCov">       9618 :   &quot;TARGET_AVX &amp;&amp; &lt;mask_avx512vl_condition&gt; &amp;&amp; &lt;mask_avx512dq_condition&gt;&quot;</span>
<span class="lineNum">    7673 </span><span class="lineCov">       9257 : {</span>
<span class="lineNum">    7674 </span><span class="lineCov">        667 :   if (TARGET_AVX512VL)</span>
<span class="lineNum">    7675 </span><span class="lineCov">       1047 :   {</span>
<span class="lineNum">    7676 </span><span class="lineCov">      11211 :     if (TARGET_AVX512DQ)</span>
<span class="lineNum">    7677 </span><span class="lineCov">      10917 :       return &quot;vextract&lt;shuffletype&gt;64x2\t{$0x1, %1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1, 0x1}&quot;;</span>
<span class="lineNum">    7678 </span><span class="lineCov">      20035 :     else</span>
<span class="lineNum">    7679 </span><span class="lineCov">      30291 :       return &quot;vextract&lt;shuffletype&gt;32x4\t{$0x1, %1, %0|%0, %1, 0x1}&quot;;</span>
<span class="lineNum">    7680 </span><span class="lineCov">      21652 :   }</span>
<span class="lineNum">    7681 </span><span class="lineCov">      70215 :   else</span>
<span class="lineNum">    7682 </span><span class="lineCov">      71735 :     return &quot;vextract&lt;i128&gt;\t{$0x1, %1, %0|%0, %1, 0x1}&quot;;</span>
<span class="lineNum">    7683 </span><span class="lineCov">      70215 : }</span>
<a name="7684"><span class="lineNum">    7684 </span><span class="lineCov">      70215 :   [(set_attr &quot;type&quot; &quot;sselog1&quot;)</span></a>
<a name="7685"><span class="lineNum">    7685 </span>            :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</a>
<span class="lineNum">    7686 </span><span class="lineCov">     118556 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">    7687 </span><span class="lineCov">       4124 :    (set_attr &quot;prefix&quot; &quot;vex&quot;)</span>
<span class="lineNum">    7688 </span><span class="lineCov">       5772 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">    7689 </span><span class="lineCov">       4324 : </span>
<span class="lineNum">    7690 </span><span class="lineCov">      77389 : (define_split</span>
<span class="lineNum">    7691 </span><span class="lineCov">     112768 :   [(set (match_operand:&lt;ssehalfvecmode&gt; 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    7692 </span><span class="lineCov">       5700 :         (vec_select:&lt;ssehalfvecmode&gt;</span>
<span class="lineNum">    7693 </span><span class="lineCov">     111320 :           (match_operand:VI4F_256 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    7694 </span><span class="lineCov">     111324 :           (parallel [(const_int 0) (const_int 1)</span>
<span class="lineNum">    7695 </span><span class="lineCov">         76 :                      (const_int 2) (const_int 3)])))]</span>
<span class="lineNum">    7696 </span><span class="lineCov">       4895 :   &quot;TARGET_AVX &amp;&amp; !(MEM_P (operands[0]) &amp;&amp; MEM_P (operands[1]))</span>
<span class="lineNum">    7697 </span><span class="lineCov">       4817 :    &amp;&amp; reload_completed&quot;</span>
<span class="lineNum">    7698 </span><span class="lineCov">     111248 :   [(set (match_dup 0) (match_dup 1))]</span>
<span class="lineNum">    7699 </span><span class="lineCov">       1868 :   &quot;operands[1] = gen_lowpart (&lt;ssehalfvecmode&gt;mode, operands[1]);&quot;)</span>
<span class="lineNum">    7700 </span><span class="lineCov">     118936 : </span>
<span class="lineNum">    7701 </span><span class="lineCov">     107779 : (define_insn &quot;vec_extract_lo_&lt;mode&gt;&lt;mask_name&gt;&quot;</span>
<span class="lineNum">    7702 </span><span class="lineCov">       3585 :   [(set (match_operand:&lt;ssehalfvecmode&gt; 0 &quot;&lt;store_mask_predicate&gt;&quot;</span>
<span class="lineNum">    7703 </span><span class="lineCov">      29180 :                                           &quot;=&lt;store_mask_constraint&gt;,v&quot;)</span>
<span class="lineNum">    7704 </span><span class="lineCov">      33283 :         (vec_select:&lt;ssehalfvecmode&gt;</span>
<span class="lineNum">    7705 </span><span class="lineCov">      33141 :           (match_operand:VI4F_256 1 &quot;&lt;store_mask_predicate&gt;&quot;</span>
<span class="lineNum">    7706 </span><span class="lineCov">      30319 :                                     &quot;v,&lt;store_mask_constraint&gt;&quot;)</span>
<span class="lineNum">    7707 </span><span class="lineCov">      26710 :           (parallel [(const_int 0) (const_int 1)</span>
<span class="lineNum">    7708 </span><span class="lineCov">       3811 :                      (const_int 2) (const_int 3)])))]</span>
<span class="lineNum">    7709 </span><span class="lineCov">      11262 :   &quot;TARGET_AVX</span>
<span class="lineNum">    7710 </span><span class="lineCov">       7980 :    &amp;&amp; &lt;mask_avx512vl_condition&gt; &amp;&amp; &lt;mask_avx512dq_condition&gt;</span>
<span class="lineNum">    7711 </span><span class="lineCov">       2933 :    &amp;&amp; (&lt;mask_applied&gt; || !(MEM_P (operands[0]) &amp;&amp; MEM_P (operands[1])))&quot;</span>
<span class="lineNum">    7712 </span><span class="lineCov">        412 : {</span>
<span class="lineNum">    7713 </span><span class="lineCov">        605 :   if (&lt;mask_applied&gt;)</span>
<span class="lineNum">    7714 </span><span class="lineCov">        160 :     return &quot;vextract&lt;shuffletype&gt;32x4\t{$0x0, %1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1, 0x0}&quot;;</span>
<span class="lineNum">    7715 </span><span class="lineCov">        132 :   else</span>
<span class="lineNum">    7716 </span><span class="lineCov">       8945 :     return &quot;#&quot;;</span>
<span class="lineNum">    7717 </span><span class="lineCov">       9073 : }</span>
<span class="lineNum">    7718 </span><span class="lineCov">       8941 :   [(set_attr &quot;type&quot; &quot;sselog1&quot;)</span>
<a name="7719"><span class="lineNum">    7719 </span><span class="lineCov">      17884 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span></a>
<span class="lineNum">    7720 </span><span class="lineCov">      14825 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">    7721 </span><span class="lineCov">      14825 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    7722 </span><span class="lineCov">      14825 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">    7723 </span>            : 
<span class="lineNum">    7724 </span><span class="lineCov">      29905 : (define_insn &quot;vec_extract_lo_&lt;mode&gt;_maskm&quot;</span>
<span class="lineNum">    7725 </span><span class="lineCov">        255 :   [(set (match_operand:&lt;ssehalfvecmode&gt; 0 &quot;memory_operand&quot; &quot;=m&quot;)</span>
<span class="lineNum">    7726 </span><span class="lineCov">       1677 :         (vec_merge:&lt;ssehalfvecmode&gt;</span>
<span class="lineNum">    7727 </span><span class="lineCov">       1930 :           (vec_select:&lt;ssehalfvecmode&gt;</span>
<span class="lineNum">    7728 </span><span class="lineCov">       1457 :             (match_operand:VI4F_256 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<a name="7729"><span class="lineNum">    7729 </span><span class="lineCov">       1457 :             (parallel [(const_int 0) (const_int 1)</span></a>
<span class="lineNum">    7730 </span><span class="lineCov">       2798 :                       (const_int 2) (const_int 3)]))</span>
<span class="lineNum">    7731 </span><span class="lineCov">        244 :           (match_operand:&lt;ssehalfvecmode&gt; 2 &quot;memory_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">    7732 </span>            :           (match_operand:QI 3 &quot;register_operand&quot; &quot;Yk&quot;)))]
<span class="lineNum">    7733 </span><span class="lineNoCov">          0 :   &quot;TARGET_AVX512VL &amp;&amp; TARGET_AVX512F</span>
<span class="lineNum">    7734 </span><span class="lineNoCov">          0 :    &amp;&amp; rtx_equal_p (operands[2], operands[0])&quot;</span>
<span class="lineNum">    7735 </span><span class="lineCov">        255 :   &quot;vextract&lt;shuffletype&gt;32x4\t{$0x0, %1, %0%{%3%}|%0%{%3%}, %1, 0x0}&quot;</span>
<span class="lineNum">    7736 </span><span class="lineCov">        255 :   [(set_attr &quot;type&quot; &quot;sselog1&quot;)</span>
<span class="lineNum">    7737 </span><span class="lineCov">        255 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">    7738 </span><span class="lineCov">        255 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">    7739 </span><span class="lineCov">        255 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    7740 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">    7741 </span><span class="lineCov">        255 : </span>
<span class="lineNum">    7742 </span><span class="lineCov">        255 : (define_insn &quot;vec_extract_hi_&lt;mode&gt;_maskm&quot;</span>
<span class="lineNum">    7743 </span><span class="lineCov">       2386 :   [(set (match_operand:&lt;ssehalfvecmode&gt; 0 &quot;memory_operand&quot; &quot;=m&quot;)</span>
<span class="lineNum">    7744 </span><span class="lineCov">       2131 :         (vec_merge:&lt;ssehalfvecmode&gt;</span>
<span class="lineNum">    7745 </span><span class="lineCov">       2131 :           (vec_select:&lt;ssehalfvecmode&gt;</span>
<span class="lineNum">    7746 </span>            :             (match_operand:VI4F_256 1 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">    7747 </span><span class="lineCov">       4262 :             (parallel [(const_int 4) (const_int 5)</span>
<span class="lineNum">    7748 </span>            :                       (const_int 6) (const_int 7)]))
<span class="lineNum">    7749 </span><span class="lineCov">       1342 :           (match_operand:&lt;ssehalfvecmode&gt; 2 &quot;memory_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">    7750 </span><span class="lineCov">        763 :           (match_operand:&lt;ssehalfvecmode&gt; 3 &quot;register_operand&quot; &quot;Yk&quot;)))]</span>
<span class="lineNum">    7751 </span><span class="lineCov">        579 :   &quot;TARGET_AVX512F &amp;&amp; TARGET_AVX512VL</span>
<span class="lineNum">    7752 </span><span class="lineCov">        579 :    &amp;&amp; rtx_equal_p (operands[2], operands[0])&quot;</span>
<span class="lineNum">    7753 </span><span class="lineCov">        581 :   &quot;vextract&lt;shuffletype&gt;32x4\t{$0x1, %1, %0%{%3%}|%0%{%3%}, %1, 0x1}&quot;</span>
<span class="lineNum">    7754 </span><span class="lineCov">       1298 :   [(set_attr &quot;type&quot; &quot;sselog1&quot;)</span>
<span class="lineNum">    7755 </span><span class="lineCov">        248 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">    7756 </span><span class="lineCov">        825 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    7757 </span><span class="lineCov">        255 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">    7758 </span>            : 
<span class="lineNum">    7759 </span>            : (define_insn &quot;vec_extract_hi_&lt;mode&gt;_mask&quot;
<span class="lineNum">    7760 </span>            :   [(set (match_operand:&lt;ssehalfvecmode&gt; 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    7761 </span>            :         (vec_merge:&lt;ssehalfvecmode&gt;
<span class="lineNum">    7762 </span>            :           (vec_select:&lt;ssehalfvecmode&gt;
<span class="lineNum">    7763 </span>            :             (match_operand:VI4F_256 1 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">    7764 </span><span class="lineCov">       2975 :             (parallel [(const_int 4) (const_int 5)</span>
<span class="lineNum">    7765 </span>            :                        (const_int 6) (const_int 7)]))
<span class="lineNum">    7766 </span>            :           (match_operand:&lt;ssehalfvecmode&gt; 2 &quot;vector_move_operand&quot; &quot;0C&quot;)
<span class="lineNum">    7767 </span><span class="lineCov">       2975 :           (match_operand:&lt;avx512fmaskmode&gt; 3 &quot;register_operand&quot; &quot;Yk&quot;)))]</span>
<span class="lineNum">    7768 </span><span class="lineCov">       3143 :   &quot;TARGET_AVX512VL&quot;</span>
<span class="lineNum">    7769 </span><span class="lineCov">       3062 :   &quot;vextract&lt;shuffletype&gt;32x4\t{$0x1, %1, %0%{%3%}%N2|%0%{%3%}%N2, %1, 0x1}&quot;</span>
<span class="lineNum">    7770 </span><span class="lineCov">       2975 :   [(set_attr &quot;type&quot; &quot;sselog1&quot;)</span>
<span class="lineNum">    7771 </span><span class="lineCov">       2975 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">    7772 </span><span class="lineCov">        175 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    7773 </span><span class="lineCov">       3150 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">    7774 </span><span class="lineCov">       3150 : </span>
<span class="lineNum">    7775 </span><span class="lineCov">       3325 : (define_insn &quot;vec_extract_hi_&lt;mode&gt;&quot;</span>
<span class="lineNum">    7776 </span><span class="lineCov">         52 :   [(set (match_operand:&lt;ssehalfvecmode&gt; 0 &quot;nonimmediate_operand&quot; &quot;=xm, vm&quot;)</span>
<span class="lineNum">    7777 </span><span class="lineCov">        246 :         (vec_select:&lt;ssehalfvecmode&gt;</span>
<span class="lineNum">    7778 </span><span class="lineNoCov">          0 :           (match_operand:VI4F_256 1 &quot;register_operand&quot; &quot;x, v&quot;)</span>
<span class="lineNum">    7779 </span><span class="lineNoCov">          0 :           (parallel [(const_int 4) (const_int 5)</span>
<a name="7780"><span class="lineNum">    7780 </span><span class="lineCov">        123 :                      (const_int 6) (const_int 7)])))]</span></a>
<span class="lineNum">    7781 </span><span class="lineCov">       5083 :   &quot;TARGET_AVX&quot;</span>
<span class="lineNum">    7782 </span><span class="lineCov">         42 :   &quot;@</span>
<span class="lineNum">    7783 </span><span class="lineCov">       2752 :     vextract&lt;i128&gt;\t{$0x1, %1, %0|%0, %1, 0x1}</span>
<span class="lineNum">    7784 </span><span class="lineCov">       2752 :     vextract&lt;shuffletype&gt;32x4\t{$0x1, %1, %0|%0, %1, 0x1}&quot;</span>
<span class="lineNum">    7785 </span><span class="lineCov">      11857 :   [(set_attr &quot;isa&quot; &quot;*, avx512vl&quot;)</span>
<span class="lineNum">    7786 </span><span class="lineCov">      12090 :    (set_attr &quot;prefix&quot; &quot;vex, evex&quot;)</span>
<span class="lineNum">    7787 </span><span class="lineCov">       9083 :    (set_attr &quot;type&quot; &quot;sselog1&quot;)</span>
<span class="lineNum">    7788 </span><span class="lineCov">      11835 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">    7789 </span><span class="lineCov">      18184 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">    7790 </span><span class="lineCov">       1119 : </span>
<span class="lineNum">    7791 </span><span class="lineCov">       1119 : (define_insn_and_split &quot;vec_extract_lo_v32hi&quot;</span>
<span class="lineNum">    7792 </span><span class="lineCov">       1119 :   [(set (match_operand:V16HI 0 &quot;nonimmediate_operand&quot; &quot;=v,v,m&quot;)</span>
<a name="7793"><span class="lineNum">    7793 </span><span class="lineCov">       1119 :         (vec_select:V16HI</span></a>
<span class="lineNum">    7794 </span>            :           (match_operand:V32HI 1 &quot;nonimmediate_operand&quot; &quot;v,m,v&quot;)
<span class="lineNum">    7795 </span><span class="lineCov">      16967 :           (parallel [(const_int 0) (const_int 1)</span>
<span class="lineNum">    7796 </span><span class="lineCov">       1119 :                      (const_int 2) (const_int 3)</span>
<span class="lineNum">    7797 </span><span class="lineCov">       1119 :                      (const_int 4) (const_int 5)</span>
<span class="lineNum">    7798 </span><span class="lineCov">       2987 :                      (const_int 6) (const_int 7)</span>
<span class="lineNum">    7799 </span><span class="lineCov">       1970 :                      (const_int 8) (const_int 9)</span>
<span class="lineNum">    7800 </span><span class="lineCov">      15848 :                      (const_int 10) (const_int 11)</span>
<span class="lineNum">    7801 </span><span class="lineCov">      18573 :                      (const_int 12) (const_int 13)</span>
<span class="lineNum">    7802 </span><span class="lineCov">       2725 :                      (const_int 14) (const_int 15)])))]</span>
<span class="lineNum">    7803 </span><span class="lineCov">       1870 :   &quot;TARGET_AVX512F &amp;&amp; !(MEM_P (operands[0]) &amp;&amp; MEM_P (operands[1]))&quot;</span>
<span class="lineNum">    7804 </span><span class="lineCov">       1868 : {</span>
<span class="lineNum">    7805 </span><span class="lineCov">      17716 :   if (TARGET_AVX512VL</span>
<span class="lineNum">    7806 </span><span class="lineCov">        154 :       || REG_P (operands[0])</span>
<span class="lineNum">    7807 </span><span class="lineCov">      21959 :       || !EXT_REX_SSE_REG_P (operands[1]))</span>
<span class="lineNum">    7808 </span><span class="lineCov">      17716 :     return &quot;#&quot;;</span>
<span class="lineNum">    7809 </span><span class="lineCov">       2022 :   else</span>
<span class="lineNum">    7810 </span><span class="lineCov">       4013 :     return &quot;vextracti64x4\t{$0x0, %1, %0|%0, %1, 0x0}&quot;;</span>
<span class="lineNum">    7811 </span><span class="lineCov">       4167 : }</span>
<span class="lineNum">    7812 </span><span class="lineCov">       4167 :   &quot;&amp;&amp; reload_completed</span>
<span class="lineNum">    7813 </span><span class="lineCov">         18 :    &amp;&amp; (TARGET_AVX512VL</span>
<span class="lineNum">    7814 </span><span class="lineCov">         15 :        || REG_P (operands[0])</span>
<span class="lineNum">    7815 </span><span class="lineCov">       5873 :        || !EXT_REX_SSE_REG_P (operands[1]))&quot;</span>
<span class="lineNum">    7816 </span><span class="lineCov">         18 :   [(set (match_dup 0) (match_dup 1))]</span>
<span class="lineNum">    7817 </span><span class="lineCov">       5836 : {</span>
<span class="lineNum">    7818 </span><span class="lineCov">       5836 :   if (!TARGET_AVX512VL</span>
<a name="7819"><span class="lineNum">    7819 </span><span class="lineCov">       4172 :       &amp;&amp; REG_P (operands[0])</span></a>
<span class="lineNum">    7820 </span><span class="lineCov">      10842 :       &amp;&amp; EXT_REX_SSE_REG_P (operands[1]))</span>
<span class="lineNum">    7821 </span><span class="lineCov">       4167 :     operands[0] = lowpart_subreg (V32HImode, operands[0], V16HImode);</span>
<span class="lineNum">    7822 </span><span class="lineCov">       1669 :   else</span>
<span class="lineNum">    7823 </span><span class="lineCov">       4167 :     operands[1] = gen_lowpart (V16HImode, operands[1]);</span>
<span class="lineNum">    7824 </span><span class="lineCov">       4167 : }</span>
<span class="lineNum">    7825 </span>            :   [(set_attr &quot;type&quot; &quot;sselog1&quot;)
<span class="lineNum">    7826 </span><span class="lineCov">        154 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">    7827 </span><span class="lineCov">       4013 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">    7828 </span><span class="lineCov">         73 :    (set_attr &quot;memory&quot; &quot;none,load,store&quot;)</span>
<span class="lineNum">    7829 </span><span class="lineCov">       4086 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    7830 </span><span class="lineCov">       4086 :    (set_attr &quot;mode&quot; &quot;XI&quot;)])</span>
<span class="lineNum">    7831 </span><span class="lineCov">        146 : </span>
<span class="lineNum">    7832 </span><span class="lineCov">       4015 : (define_insn &quot;vec_extract_hi_v32hi&quot;</span>
<span class="lineNum">    7833 </span><span class="lineCov">         71 :   [(set (match_operand:V16HI 0 &quot;nonimmediate_operand&quot; &quot;=vm&quot;)</span>
<span class="lineNum">    7834 </span><span class="lineNoCov">          0 :         (vec_select:V16HI</span>
<span class="lineNum">    7835 </span><span class="lineCov">       1271 :           (match_operand:V32HI 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">    7836 </span><span class="lineCov">       1198 :           (parallel [(const_int 16) (const_int 17)</span>
<span class="lineNum">    7837 </span><span class="lineCov">       1198 :                      (const_int 18) (const_int 19)</span>
<span class="lineNum">    7838 </span><span class="lineCov">       2393 :                      (const_int 20) (const_int 21)</span>
<span class="lineNum">    7839 </span>            :                      (const_int 22) (const_int 23)
<span class="lineNum">    7840 </span>            :                      (const_int 24) (const_int 25)
<span class="lineNum">    7841 </span>            :                      (const_int 26) (const_int 27)
<span class="lineNum">    7842 </span>            :                      (const_int 28) (const_int 29)
<span class="lineNum">    7843 </span>            :                      (const_int 30) (const_int 31)])))]
<span class="lineNum">    7844 </span><span class="lineCov">         69 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    7845 </span><span class="lineNoCov">          0 :   &quot;vextracti64x4\t{$0x1, %1, %0|%0, %1, 0x1}&quot;</span>
<span class="lineNum">    7846 </span>            :   [(set_attr &quot;type&quot; &quot;sselog1&quot;)
<span class="lineNum">    7847 </span>            :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)
<span class="lineNum">    7848 </span><span class="lineCov">       8202 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">    7849 </span><span class="lineCov">       8202 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    7850 </span><span class="lineCov">       8144 :    (set_attr &quot;mode&quot; &quot;XI&quot;)])</span>
<span class="lineNum">    7851 </span><span class="lineCov">       8144 : </span>
<span class="lineNum">    7852 </span><span class="lineCov">       8202 : (define_insn_and_split &quot;vec_extract_lo_v16hi&quot;</span>
<span class="lineNum">    7853 </span>            :   [(set (match_operand:V8HI 0 &quot;nonimmediate_operand&quot; &quot;=v,m&quot;)
<span class="lineNum">    7854 </span>            :         (vec_select:V8HI
<span class="lineNum">    7855 </span>            :           (match_operand:V16HI 1 &quot;nonimmediate_operand&quot; &quot;vm,v&quot;)
<span class="lineNum">    7856 </span>            :           (parallel [(const_int 0) (const_int 1)
<span class="lineNum">    7857 </span>            :                      (const_int 2) (const_int 3)
<span class="lineNum">    7858 </span>            :                      (const_int 4) (const_int 5)
<span class="lineNum">    7859 </span>            :                      (const_int 6) (const_int 7)])))]
<span class="lineNum">    7860 </span><span class="lineCov">       1791 :   &quot;TARGET_AVX &amp;&amp; !(MEM_P (operands[0]) &amp;&amp; MEM_P (operands[1]))&quot;</span>
<span class="lineNum">    7861 </span><span class="lineNoCov">          0 :   &quot;#&quot;</span>
<span class="lineNum">    7862 </span><span class="lineCov">        281 :   &quot;&amp;&amp; reload_completed&quot;</span>
<span class="lineNum">    7863 </span>            :   [(set (match_dup 0) (match_dup 1))]
<span class="lineNum">    7864 </span><span class="lineCov">        127 :   &quot;operands[1] = gen_lowpart (V8HImode, operands[1]);&quot;)</span>
<span class="lineNum">    7865 </span>            : 
<span class="lineNum">    7866 </span>            : (define_insn &quot;vec_extract_hi_v16hi&quot;
<span class="lineNum">    7867 </span>            :   [(set (match_operand:V8HI 0 &quot;nonimmediate_operand&quot; &quot;=xm,vm,vm&quot;)
<span class="lineNum">    7868 </span>            :         (vec_select:V8HI
<span class="lineNum">    7869 </span>            :           (match_operand:V16HI 1 &quot;register_operand&quot; &quot;x,v,v&quot;)
<a name="7870"><span class="lineNum">    7870 </span>            :           (parallel [(const_int 8) (const_int 9)</a>
<span class="lineNum">    7871 </span>            :                      (const_int 10) (const_int 11)
<a name="7872"><span class="lineNum">    7872 </span><span class="lineCov">        160 :                      (const_int 12) (const_int 13)</span></a>
<span class="lineNum">    7873 </span>            :                      (const_int 14) (const_int 15)])))]
<span class="lineNum">    7874 </span><span class="lineCov">       1723 :   &quot;TARGET_AVX&quot;</span>
<span class="lineNum">    7875 </span><span class="lineNoCov">          0 :   &quot;@</span>
<span class="lineNum">    7876 </span><span class="lineCov">        160 :    vextract%~128\t{$0x1, %1, %0|%0, %1, 0x1}</span>
<span class="lineNum">    7877 </span><span class="lineCov">        160 :    vextracti32x4\t{$0x1, %1, %0|%0, %1, 0x1}</span>
<span class="lineNum">    7878 </span><span class="lineCov">      15257 :    vextracti32x4\t{$0x1, %g1, %0|%0, %g1, 0x1}&quot;</span>
<span class="lineNum">    7879 </span><span class="lineCov">       7820 :   [(set_attr &quot;type&quot; &quot;sselog1&quot;)</span>
<span class="lineNum">    7880 </span><span class="lineCov">       7820 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">    7881 </span><span class="lineCov">        160 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">    7882 </span><span class="lineCov">      15162 :    (set_attr &quot;isa&quot; &quot;*,avx512dq,avx512f&quot;)</span>
<span class="lineNum">    7883 </span><span class="lineCov">      15223 :    (set_attr &quot;prefix&quot; &quot;vex,evex,evex&quot;)</span>
<span class="lineNum">    7884 </span><span class="lineCov">       7563 :    (set_attr &quot;mode&quot; &quot;OI&quot;)])</span>
<span class="lineNum">    7885 </span><span class="lineCov">       7660 : </span>
<span class="lineNum">    7886 </span><span class="lineCov">       4577 : (define_insn_and_split &quot;vec_extract_lo_v64qi&quot;</span>
<span class="lineNum">    7887 </span><span class="lineCov">       4577 :   [(set (match_operand:V32QI 0 &quot;nonimmediate_operand&quot; &quot;=v,v,m&quot;)</span>
<span class="lineNum">    7888 </span><span class="lineCov">       7660 :         (vec_select:V32QI</span>
<span class="lineNum">    7889 </span><span class="lineCov">       7660 :           (match_operand:V64QI 1 &quot;nonimmediate_operand&quot; &quot;v,m,v&quot;)</span>
<span class="lineNum">    7890 </span><span class="lineCov">       4571 :           (parallel [(const_int 0) (const_int 1)</span>
<span class="lineNum">    7891 </span><span class="lineCov">       6992 :                      (const_int 2) (const_int 3)</span>
<span class="lineNum">    7892 </span><span class="lineCov">       4571 :                      (const_int 4) (const_int 5)</span>
<span class="lineNum">    7893 </span><span class="lineCov">       4571 :                      (const_int 6) (const_int 7)</span>
<span class="lineNum">    7894 </span><span class="lineCov">        807 :                      (const_int 8) (const_int 9)</span>
<span class="lineNum">    7895 </span><span class="lineCov">        807 :                      (const_int 10) (const_int 11)</span>
<span class="lineNum">    7896 </span><span class="lineCov">       5310 :                      (const_int 12) (const_int 13)</span>
<span class="lineNum">    7897 </span><span class="lineCov">        807 :                      (const_int 14) (const_int 15)</span>
<span class="lineNum">    7898 </span><span class="lineCov">       4378 :                      (const_int 16) (const_int 17)</span>
<span class="lineNum">    7899 </span><span class="lineCov">       4378 :                      (const_int 18) (const_int 19)</span>
<span class="lineNum">    7900 </span>            :                      (const_int 20) (const_int 21)
<span class="lineNum">    7901 </span><span class="lineCov">       4376 :                      (const_int 22) (const_int 23)</span>
<span class="lineNum">    7902 </span><span class="lineCov">       4376 :                      (const_int 24) (const_int 25)</span>
<span class="lineNum">    7903 </span>            :                      (const_int 26) (const_int 27)
<span class="lineNum">    7904 </span><span class="lineCov">       4315 :                      (const_int 28) (const_int 29)</span>
<span class="lineNum">    7905 </span><span class="lineCov">         61 :                      (const_int 30) (const_int 31)])))]</span>
<span class="lineNum">    7906 </span><span class="lineCov">         61 :   &quot;TARGET_AVX512F &amp;&amp; !(MEM_P (operands[0]) &amp;&amp; MEM_P (operands[1]))&quot;</span>
<span class="lineNum">    7907 </span><span class="lineCov">       1682 : {</span>
<span class="lineNum">    7908 </span><span class="lineCov">         61 :   if (TARGET_AVX512VL</span>
<span class="lineNum">    7909 </span><span class="lineNoCov">          0 :       || REG_P (operands[0])</span>
<span class="lineNum">    7910 </span><span class="lineCov">        233 :       || !EXT_REX_SSE_REG_P (operands[1]))</span>
<span class="lineNum">    7911 </span><span class="lineCov">         61 :     return &quot;#&quot;;</span>
<span class="lineNum">    7912 </span><span class="lineCov">        172 :   else</span>
<span class="lineNum">    7913 </span><span class="lineCov">         61 :     return &quot;vextracti64x4\t{$0x0, %1, %0|%0, %1, 0x0}&quot;;</span>
<span class="lineNum">    7914 </span><span class="lineCov">         61 : }</span>
<span class="lineNum">    7915 </span><span class="lineCov">        172 :   &quot;&amp;&amp; reload_completed</span>
<span class="lineNum">    7916 </span><span class="lineCov">         47 :    &amp;&amp; (TARGET_AVX512VL</span>
<span class="lineNum">    7917 </span><span class="lineCov">        104 :        || REG_P (operands[0])</span>
<span class="lineNum">    7918 </span><span class="lineCov">        187 :        || !EXT_REX_SSE_REG_P (operands[1]))&quot;</span>
<span class="lineNum">    7919 </span><span class="lineCov">         64 :   [(set (match_dup 0) (match_dup 1))]</span>
<span class="lineNum">    7920 </span><span class="lineCov">         90 : {</span>
<span class="lineNum">    7921 </span><span class="lineCov">        172 :   if (!TARGET_AVX512VL</span>
<a name="7922"><span class="lineNum">    7922 </span><span class="lineCov">         79 :       &amp;&amp; REG_P (operands[0])</span></a>
<span class="lineNum">    7923 </span><span class="lineCov">         61 :       &amp;&amp; EXT_REX_SSE_REG_P (operands[1]))</span>
<span class="lineNum">    7924 </span><span class="lineCov">        172 :     operands[0] = lowpart_subreg (V64QImode, operands[0], V32QImode);</span>
<span class="lineNum">    7925 </span><span class="lineCov">         61 :   else</span>
<span class="lineNum">    7926 </span><span class="lineCov">        357 :     operands[1] = gen_lowpart (V32QImode, operands[1]);</span>
<span class="lineNum">    7927 </span><span class="lineCov">        190 : }</span>
<span class="lineNum">    7928 </span><span class="lineCov">     416132 :   [(set_attr &quot;type&quot; &quot;sselog1&quot;)</span>
<span class="lineNum">    7929 </span><span class="lineCov">     416304 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">    7930 </span><span class="lineCov">        251 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">    7931 </span><span class="lineCov">     416114 :    (set_attr &quot;memory&quot; &quot;none,load,store&quot;)</span>
<span class="lineNum">    7932 </span><span class="lineCov">         79 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    7933 </span><span class="lineCov">        373 :    (set_attr &quot;mode&quot; &quot;XI&quot;)])</span>
<span class="lineNum">    7934 </span><span class="lineCov">     416071 : </span>
<span class="lineNum">    7935 </span><span class="lineCov">        172 : (define_insn &quot;vec_extract_hi_v64qi&quot;</span>
<span class="lineNum">    7936 </span><span class="lineCov">        172 :   [(set (match_operand:V32QI 0 &quot;nonimmediate_operand&quot; &quot;=vm&quot;)</span>
<span class="lineNum">    7937 </span><span class="lineCov">     261061 :         (vec_select:V32QI</span>
<span class="lineNum">    7938 </span><span class="lineCov">     261233 :           (match_operand:V64QI 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">    7939 </span><span class="lineCov">        172 :           (parallel [(const_int 32) (const_int 33)</span>
<span class="lineNum">    7940 </span><span class="lineCov">     261188 :                      (const_int 34) (const_int 35)</span>
<span class="lineNum">    7941 </span><span class="lineCov">        172 :                      (const_int 36) (const_int 37)</span>
<span class="lineNum">    7942 </span><span class="lineCov">        299 :                      (const_int 38) (const_int 39)</span>
<span class="lineNum">    7943 </span><span class="lineCov">     155945 :                      (const_int 40) (const_int 41)</span>
<span class="lineNum">    7944 </span><span class="lineCov">     155945 :                      (const_int 42) (const_int 43)</span>
<span class="lineNum">    7945 </span><span class="lineCov">        299 :                      (const_int 44) (const_int 45)</span>
<span class="lineNum">    7946 </span><span class="lineNoCov">          0 :                      (const_int 46) (const_int 47)</span>
<span class="lineNum">    7947 </span><span class="lineCov">        299 :                      (const_int 48) (const_int 49)</span>
<span class="lineNum">    7948 </span><span class="lineCov">        172 :                      (const_int 50) (const_int 51)</span>
<span class="lineNum">    7949 </span><span class="lineCov">      18658 :                      (const_int 52) (const_int 53)</span>
<span class="lineNum">    7950 </span><span class="lineCov">      18658 :                      (const_int 54) (const_int 55)</span>
<span class="lineNum">    7951 </span><span class="lineCov">        172 :                      (const_int 56) (const_int 57)</span>
<span class="lineNum">    7952 </span>            :                      (const_int 58) (const_int 59)
<span class="lineNum">    7953 </span><span class="lineCov">        172 :                      (const_int 60) (const_int 61)</span>
<span class="lineNum">    7954 </span><span class="lineCov">        172 :                      (const_int 62) (const_int 63)])))]</span>
<span class="lineNum">    7955 </span><span class="lineCov">      70215 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    7956 </span><span class="lineCov">      70215 :   &quot;vextracti64x4\t{$0x1, %1, %0|%0, %1, 0x1}&quot;</span>
<span class="lineNum">    7957 </span><span class="lineCov">        172 :   [(set_attr &quot;type&quot; &quot;sselog1&quot;)</span>
<span class="lineNum">    7958 </span>            :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)
<span class="lineNum">    7959 </span><span class="lineCov">        172 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<a name="7960"><span class="lineNum">    7960 </span><span class="lineCov">        172 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span></a>
<span class="lineNum">    7961 </span><span class="lineCov">       6547 :    (set_attr &quot;mode&quot; &quot;XI&quot;)])</span>
<span class="lineNum">    7962 </span><span class="lineCov">       6555 : </span>
<a name="7963"><span class="lineNum">    7963 </span><span class="lineCov">        299 : (define_insn_and_split &quot;vec_extract_lo_v32qi&quot;</span></a>
<span class="lineNum">    7964 </span>            :   [(set (match_operand:V16QI 0 &quot;nonimmediate_operand&quot; &quot;=v,m&quot;)
<span class="lineNum">    7965 </span><span class="lineCov">       1106 :         (vec_select:V16QI</span>
<span class="lineNum">    7966 </span><span class="lineCov">        299 :           (match_operand:V32QI 1 &quot;nonimmediate_operand&quot; &quot;vm,v&quot;)</span>
<span class="lineNum">    7967 </span><span class="lineCov">       9790 :           (parallel [(const_int 0) (const_int 1)</span>
<span class="lineNum">    7968 </span><span class="lineCov">        299 :                      (const_int 2) (const_int 3)</span>
<span class="lineNum">    7969 </span><span class="lineCov">       2923 :                      (const_int 4) (const_int 5)</span>
<span class="lineNum">    7970 </span><span class="lineCov">       1061 :                      (const_int 6) (const_int 7)</span>
<span class="lineNum">    7971 </span><span class="lineCov">       1142 :                      (const_int 8) (const_int 9)</span>
<span class="lineNum">    7972 </span><span class="lineCov">        335 :                      (const_int 10) (const_int 11)</span>
<span class="lineNum">    7973 </span><span class="lineCov">       1061 :                      (const_int 12) (const_int 13)</span>
<span class="lineNum">    7974 </span><span class="lineCov">       1233 :                      (const_int 14) (const_int 15)])))]</span>
<span class="lineNum">    7975 </span><span class="lineCov">       9910 :   &quot;TARGET_AVX &amp;&amp; !(MEM_P (operands[0]) &amp;&amp; MEM_P (operands[1]))&quot;</span>
<span class="lineNum">    7976 </span><span class="lineNoCov">          0 :   &quot;#&quot;</span>
<span class="lineNum">    7977 </span><span class="lineCov">       2503 :   &quot;&amp;&amp; reload_completed&quot;</span>
<span class="lineNum">    7978 </span><span class="lineCov">       1414 :   [(set (match_dup 0) (match_dup 1))]</span>
<span class="lineNum">    7979 </span><span class="lineCov">        934 :   &quot;operands[1] = gen_lowpart (V16QImode, operands[1]);&quot;)</span>
<span class="lineNum">    7980 </span><span class="lineCov">        201 : </span>
<span class="lineNum">    7981 </span><span class="lineCov">        172 : (define_insn &quot;vec_extract_hi_v32qi&quot;</span>
<span class="lineNum">    7982 </span><span class="lineCov">        878 :   [(set (match_operand:V16QI 0 &quot;nonimmediate_operand&quot; &quot;=xm,vm,vm&quot;)</span>
<span class="lineNum">    7983 </span><span class="lineCov">        878 :         (vec_select:V16QI</span>
<span class="lineNum">    7984 </span><span class="lineCov">        201 :           (match_operand:V32QI 1 &quot;register_operand&quot; &quot;x,v,v&quot;)</span>
<span class="lineNum">    7985 </span><span class="lineCov">       9134 :           (parallel [(const_int 16) (const_int 17)</span>
<span class="lineNum">    7986 </span><span class="lineCov">        172 :                      (const_int 18) (const_int 19)</span>
<span class="lineNum">    7987 </span><span class="lineCov">        201 :                      (const_int 20) (const_int 21)</span>
<span class="lineNum">    7988 </span><span class="lineCov">       8470 :                      (const_int 22) (const_int 23)</span>
<span class="lineNum">    7989 </span><span class="lineCov">        193 :                      (const_int 24) (const_int 25)</span>
<span class="lineNum">    7990 </span><span class="lineCov">        244 :                      (const_int 26) (const_int 27)</span>
<span class="lineNum">    7991 </span><span class="lineCov">       8271 :                      (const_int 28) (const_int 29)</span>
<span class="lineNum">    7992 </span><span class="lineCov">         33 :                      (const_int 30) (const_int 31)])))]</span>
<a name="7993"><span class="lineNum">    7993 </span><span class="lineCov">       8316 :   &quot;TARGET_AVX&quot;</span></a>
<span class="lineNum">    7994 </span><span class="lineCov">       8329 :   &quot;@</span>
<span class="lineNum">    7995 </span><span class="lineCov">         29 :    vextract%~128\t{$0x1, %1, %0|%0, %1, 0x1}</span>
<span class="lineNum">    7996 </span><span class="lineCov">     196122 :    vextracti32x4\t{$0x1, %1, %0|%0, %1, 0x1}</span>
<span class="lineNum">    7997 </span><span class="lineCov">       8271 :    vextracti32x4\t{$0x1, %g1, %0|%0, %g1, 0x1}&quot;</span>
<span class="lineNum">    7998 </span><span class="lineCov">     196093 :   [(set_attr &quot;type&quot; &quot;sselog1&quot;)</span>
<span class="lineNum">    7999 </span><span class="lineCov">     196093 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">    8000 </span><span class="lineCov">       8271 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">    8001 </span><span class="lineCov">     111738 :    (set_attr &quot;isa&quot; &quot;*,avx512dq,avx512f&quot;)</span>
<span class="lineNum">    8002 </span><span class="lineCov">     120009 :    (set_attr &quot;prefix&quot; &quot;vex,evex,evex&quot;)</span>
<span class="lineNum">    8003 </span><span class="lineCov">     120009 :    (set_attr &quot;mode&quot; &quot;OI&quot;)])</span>
<span class="lineNum">    8004 </span><span class="lineCov">        344 : </span>
<a name="8005"><span class="lineNum">    8005 </span><span class="lineCov">     111566 : ;; Modes handled by vec_extract patterns.</span></a>
<span class="lineNum">    8006 </span><span class="lineCov">       8271 : (define_mode_iterator VEC_EXTRACT_MODE</span>
<span class="lineNum">    8007 </span><span class="lineCov">       4524 :   [(V64QI &quot;TARGET_AVX512BW&quot;) (V32QI &quot;TARGET_AVX&quot;) V16QI</span>
<span class="lineNum">    8008 </span><span class="lineCov">         12 :    (V32HI &quot;TARGET_AVX512BW&quot;) (V16HI &quot;TARGET_AVX&quot;) V8HI</span>
<span class="lineNum">    8009 </span><span class="lineCov">       8283 :    (V16SI &quot;TARGET_AVX512F&quot;) (V8SI &quot;TARGET_AVX&quot;) V4SI</span>
<span class="lineNum">    8010 </span><span class="lineCov">         12 :    (V8DI &quot;TARGET_AVX512F&quot;) (V4DI &quot;TARGET_AVX&quot;) V2DI</span>
<span class="lineNum">    8011 </span><span class="lineCov">         12 :    (V16SF &quot;TARGET_AVX512F&quot;) (V8SF &quot;TARGET_AVX&quot;) V4SF</span>
<span class="lineNum">    8012 </span><span class="lineCov">       8271 :    (V8DF &quot;TARGET_AVX512F&quot;) (V4DF &quot;TARGET_AVX&quot;) V2DF</span>
<span class="lineNum">    8013 </span><span class="lineCov">       4512 :    (V4TI &quot;TARGET_AVX512F&quot;) (V2TI &quot;TARGET_AVX&quot;)])</span>
<span class="lineNum">    8014 </span><span class="lineCov">      12783 : </span>
<span class="lineNum">    8015 </span><span class="lineCov">       8271 : (define_expand &quot;vec_extract&lt;mode&gt;&lt;ssescalarmodelower&gt;&quot;</span>
<span class="lineNum">    8016 </span><span class="lineCov">       4512 :   [(match_operand:&lt;ssescalarmode&gt; 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    8017 </span><span class="lineCov">       4512 :    (match_operand:VEC_EXTRACT_MODE 1 &quot;register_operand&quot;)</span>
<span class="lineNum">    8018 </span><span class="lineCov">       9174 :    (match_operand 2 &quot;const_int_operand&quot;)]</span>
<span class="lineNum">    8019 </span><span class="lineCov">       3638 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">    8020 </span><span class="lineCov">       3638 : {</span>
<span class="lineNum">    8021 </span><span class="lineCov">       8296 :   ix86_expand_vector_extract (false, operands[0], operands[1],</span>
<span class="lineNum">    8022 </span><span class="lineCov">       3662 :                               INTVAL (operands[2]));</span>
<span class="lineNum">    8023 </span><span class="lineCov">      11880 :   DONE;</span>
<span class="lineNum">    8024 </span><span class="lineCov">      11879 : })</span>
<span class="lineNum">    8025 </span><span class="lineCov">         28 : </span>
<span class="lineNum">    8026 </span><span class="lineCov">      11879 : (define_expand &quot;vec_extract&lt;mode&gt;&lt;ssehalfvecmodelower&gt;&quot;</span>
<span class="lineNum">    8027 </span><span class="lineCov">       8271 :   [(match_operand:&lt;ssehalfvecmode&gt; 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    8028 </span><span class="lineCov">       3608 :    (match_operand:V_512 1 &quot;register_operand&quot;)</span>
<span class="lineNum">    8029 </span><span class="lineCov">      16571 :    (match_operand 2 &quot;const_0_to_1_operand&quot;)]</span>
<span class="lineNum">    8030 </span><span class="lineCov">       3637 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    8031 </span><span class="lineCov">       3706 : {</span>
<span class="lineNum">    8032 </span><span class="lineCov">       3706 :   if (INTVAL (operands[2]))</span>
<span class="lineNum">    8033 </span><span class="lineCov">         98 :     emit_insn (gen_vec_extract_hi_&lt;mode&gt; (operands[0], operands[1]));</span>
<span class="lineNum">    8034 </span><span class="lineCov">         69 :   else</span>
<span class="lineNum">    8035 </span><span class="lineCov">        167 :     emit_insn (gen_vec_extract_lo_&lt;mode&gt; (operands[0], operands[1]));</span>
<span class="lineNum">    8036 </span><span class="lineCov">       3637 :   DONE;</span>
<span class="lineNum">    8037 </span><span class="lineCov">         29 : })</span>
<span class="lineNum">    8038 </span><span class="lineCov">       3608 : </span>
<span class="lineNum">    8039 </span><span class="lineCov">       3608 : ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span>
<span class="lineNum">    8040 </span><span class="lineCov">       3608 : ;;</span>
<span class="lineNum">    8041 </span>            : ;; Parallel double-precision floating point element swizzling
<a name="8042"><span class="lineNum">    8042 </span><span class="lineCov">       3608 : ;;</span></a>
<span class="lineNum">    8043 </span><span class="lineCov">       4850 : ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span>
<span class="lineNum">    8044 </span><span class="lineCov">       3608 : </span>
<span class="lineNum">    8045 </span><span class="lineCov">       1242 : (define_insn &quot;&lt;mask_codefor&gt;avx512f_unpckhpd512&lt;mask_name&gt;&quot;</span>
<span class="lineNum">    8046 </span><span class="lineCov">       4850 :   [(set (match_operand:V8DF 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    8047 </span><span class="lineCov">       4850 :         (vec_select:V8DF</span>
<span class="lineNum">    8048 </span><span class="lineCov">       4850 :           (vec_concat:V16DF</span>
<span class="lineNum">    8049 </span><span class="lineNoCov">          0 :             (match_operand:V8DF 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">    8050 </span><span class="lineCov">       4850 :             (match_operand:V8DF 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;))</span>
<span class="lineNum">    8051 </span><span class="lineCov">       3608 :           (parallel [(const_int 1) (const_int 9)</span>
<span class="lineNum">    8052 </span><span class="lineCov">       3608 :                      (const_int 3) (const_int 11)</span>
<span class="lineNum">    8053 </span><span class="lineCov">       3608 :                      (const_int 5) (const_int 13)</span>
<span class="lineNum">    8054 </span>            :                      (const_int 7) (const_int 15)])))]
<a name="8055"><span class="lineNum">    8055 </span><span class="lineCov">         15 :   &quot;TARGET_AVX512F&quot;</span></a>
<span class="lineNum">    8056 </span><span class="lineCov">          4 :   &quot;vunpckhpd\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">    8057 </span>            :   [(set_attr &quot;type&quot; &quot;sselog&quot;)
<span class="lineNum">    8058 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    8059 </span><span class="lineCov">         19 :    (set_attr &quot;mode&quot; &quot;V8DF&quot;)])</span>
<span class="lineNum">    8060 </span><span class="lineCov">         19 : </span>
<span class="lineNum">    8061 </span><span class="lineCov">         19 : ;; Recall that the 256-bit unpck insns only shuffle within their lanes.</span>
<span class="lineNum">    8062 </span>            : (define_insn &quot;avx_unpckhpd256&lt;mask_name&gt;&quot;
<span class="lineNum">    8063 </span>            :   [(set (match_operand:V4DF 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    8064 </span>            :         (vec_select:V4DF
<span class="lineNum">    8065 </span>            :           (vec_concat:V8DF
<span class="lineNum">    8066 </span>            :             (match_operand:V4DF 1 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">    8067 </span>            :             (match_operand:V4DF 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;))
<span class="lineNum">    8068 </span>            :           (parallel [(const_int 1) (const_int 5)
<span class="lineNum">    8069 </span>            :                      (const_int 3) (const_int 7)])))]
<span class="lineNum">    8070 </span><span class="lineCov">       1133 :   &quot;TARGET_AVX &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;</span>
<span class="lineNum">    8071 </span><span class="lineCov">         28 :   &quot;vunpckhpd\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">    8072 </span>            :   [(set_attr &quot;type&quot; &quot;sselog&quot;)
<span class="lineNum">    8073 </span>            :    (set_attr &quot;prefix&quot; &quot;vex&quot;)
<span class="lineNum">    8074 </span><span class="lineCov">        147 :    (set_attr &quot;mode&quot; &quot;V4DF&quot;)])</span>
<span class="lineNum">    8075 </span><span class="lineCov">        147 : </span>
<span class="lineNum">    8076 </span><span class="lineCov">        147 : (define_expand &quot;vec_interleave_highv4df&quot;</span>
<span class="lineNum">    8077 </span>            :   [(set (match_dup 3)
<span class="lineNum">    8078 </span><span class="lineCov">       1242 :         (vec_select:V4DF</span>
<span class="lineNum">    8079 </span>            :           (vec_concat:V8DF
<span class="lineNum">    8080 </span>            :             (match_operand:V4DF 1 &quot;register_operand&quot;)
<span class="lineNum">    8081 </span><span class="lineCov">       1242 :             (match_operand:V4DF 2 &quot;nonimmediate_operand&quot;))</span>
<span class="lineNum">    8082 </span><span class="lineCov">       1242 :           (parallel [(const_int 0) (const_int 4)</span>
<span class="lineNum">    8083 </span><span class="lineCov">       1242 :                      (const_int 2) (const_int 6)])))</span>
<span class="lineNum">    8084 </span><span class="lineCov">       1242 :    (set (match_dup 4)</span>
<span class="lineNum">    8085 </span><span class="lineCov">       1242 :         (vec_select:V4DF</span>
<span class="lineNum">    8086 </span>            :           (vec_concat:V8DF
<span class="lineNum">    8087 </span><span class="lineCov">       1242 :             (match_dup 1)</span>
<span class="lineNum">    8088 </span><span class="lineCov">       1242 :             (match_dup 2))</span>
<span class="lineNum">    8089 </span><span class="lineCov">       1242 :           (parallel [(const_int 1) (const_int 5)</span>
<span class="lineNum">    8090 </span>            :                      (const_int 3) (const_int 7)])))
<span class="lineNum">    8091 </span>            :    (set (match_operand:V4DF 0 &quot;register_operand&quot;)
<span class="lineNum">    8092 </span>            :         (vec_select:V4DF
<span class="lineNum">    8093 </span>            :           (vec_concat:V8DF
<span class="lineNum">    8094 </span><span class="lineCov">        136 :             (match_dup 3)</span>
<span class="lineNum">    8095 </span>            :             (match_dup 4))
<span class="lineNum">    8096 </span>            :           (parallel [(const_int 2) (const_int 3)
<span class="lineNum">    8097 </span>            :                      (const_int 6) (const_int 7)])))]
<span class="lineNum">    8098 </span><span class="lineCov">        136 :  &quot;TARGET_AVX&quot;</span>
<span class="lineNum">    8099 </span><span class="lineCov">        136 : {</span>
<span class="lineNum">    8100 </span><span class="lineCov">        136 :   operands[3] = gen_reg_rtx (V4DFmode);</span>
<span class="lineNum">    8101 </span><span class="lineCov">        136 :   operands[4] = gen_reg_rtx (V4DFmode);</span>
<span class="lineNum">    8102 </span><span class="lineCov">        136 : })</span>
<span class="lineNum">    8103 </span><span class="lineCov">        136 : </span>
<span class="lineNum">    8104 </span><span class="lineCov">        136 : </span>
<span class="lineNum">    8105 </span>            : (define_insn &quot;avx512vl_unpckhpd128_mask&quot;
<span class="lineNum">    8106 </span>            :   [(set (match_operand:V2DF 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    8107 </span>            :         (vec_merge:V2DF
<span class="lineNum">    8108 </span>            :           (vec_select:V2DF
<span class="lineNum">    8109 </span>            :             (vec_concat:V4DF
<span class="lineNum">    8110 </span>            :               (match_operand:V2DF 1 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">    8111 </span>            :               (match_operand:V2DF 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;))
<span class="lineNum">    8112 </span>            :             (parallel [(const_int 1) (const_int 3)]))
<span class="lineNum">    8113 </span>            :           (match_operand:V2DF 3 &quot;vector_move_operand&quot; &quot;0C&quot;)
<span class="lineNum">    8114 </span>            :           (match_operand:QI 4 &quot;register_operand&quot; &quot;Yk&quot;)))]
<span class="lineNum">    8115 </span><span class="lineCov">         95 :   &quot;TARGET_AVX512VL&quot;</span>
<span class="lineNum">    8116 </span><span class="lineCov">          4 :   &quot;vunpckhpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}&quot;</span>
<span class="lineNum">    8117 </span>            :   [(set_attr &quot;type&quot; &quot;sselog&quot;)
<span class="lineNum">    8118 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    8119 </span><span class="lineCov">      37756 :    (set_attr &quot;mode&quot; &quot;V2DF&quot;)])</span>
<span class="lineNum">    8120 </span><span class="lineCov">      75417 : </span>
<span class="lineNum">    8121 </span><span class="lineCov">        231 : (define_expand &quot;vec_interleave_highv2df&quot;</span>
<span class="lineNum">    8122 </span><span class="lineCov">      75322 :   [(set (match_operand:V2DF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    8123 </span>            :         (vec_select:V2DF
<span class="lineNum">    8124 </span>            :           (vec_concat:V4DF
<span class="lineNum">    8125 </span>            :             (match_operand:V2DF 1 &quot;nonimmediate_operand&quot;)
<span class="lineNum">    8126 </span>            :             (match_operand:V2DF 2 &quot;nonimmediate_operand&quot;))
<span class="lineNum">    8127 </span>            :           (parallel [(const_int 1)
<span class="lineNum">    8128 </span>            :                      (const_int 3)])))]
<span class="lineNum">    8129 </span>            :   &quot;TARGET_SSE2&quot;
<span class="lineNum">    8130 </span><span class="lineCov">        455 : {</span>
<span class="lineNum">    8131 </span><span class="lineCov">        455 :   if (!ix86_vec_interleave_v2df_operator_ok (operands, 1))</span>
<span class="lineNum">    8132 </span><span class="lineCov">        227 :     operands[2] = force_reg (V2DFmode, operands[2]);</span>
<span class="lineNum">    8133 </span>            : })
<span class="lineNum">    8134 </span><span class="lineCov">        228 : </span>
<span class="lineNum">    8135 </span><span class="lineCov">        910 : (define_insn &quot;*vec_interleave_highv2df&quot;</span>
<span class="lineNum">    8136 </span>            :   [(set (match_operand:V2DF 0 &quot;nonimmediate_operand&quot;     &quot;=x,v,v,x,v,m&quot;)
<span class="lineNum">    8137 </span>            :         (vec_select:V2DF
<span class="lineNum">    8138 </span>            :           (vec_concat:V4DF
<span class="lineNum">    8139 </span>            :             (match_operand:V2DF 1 &quot;nonimmediate_operand&quot; &quot; 0,v,o,o,o,v&quot;)
<span class="lineNum">    8140 </span>            :             (match_operand:V2DF 2 &quot;nonimmediate_operand&quot; &quot; x,v,1,0,v,0&quot;))
<span class="lineNum">    8141 </span>            :           (parallel [(const_int 1)
<span class="lineNum">    8142 </span>            :                      (const_int 3)])))]
<span class="lineNum">    8143 </span><span class="lineCov">      42936 :   &quot;TARGET_SSE2 &amp;&amp; ix86_vec_interleave_v2df_operator_ok (operands, 1)&quot;</span>
<span class="lineNum">    8144 </span><span class="lineCov">         75 :   &quot;@</span>
<span class="lineNum">    8145 </span>            :    unpckhpd\t{%2, %0|%0, %2}
<span class="lineNum">    8146 </span>            :    vunpckhpd\t{%2, %1, %0|%0, %1, %2}
<span class="lineNum">    8147 </span><span class="lineCov">      37659 :    %vmovddup\t{%H1, %0|%0, %H1}</span>
<span class="lineNum">    8148 </span><span class="lineCov">      37772 :    movlpd\t{%H1, %0|%0, %H1}</span>
<span class="lineNum">    8149 </span><span class="lineCov">      37546 :    vmovlpd\t{%H1, %2, %0|%0, %2, %H1}</span>
<span class="lineNum">    8150 </span><span class="lineCov">      37546 :    %vmovhpd\t{%1, %0|%q0, %1}&quot;</span>
<span class="lineNum">    8151 </span><span class="lineCov">      37546 :   [(set_attr &quot;isa&quot; &quot;noavx,avx,sse3,noavx,avx,*&quot;)</span>
<span class="lineNum">    8152 </span><span class="lineCov">      37546 :    (set_attr &quot;type&quot; &quot;sselog,sselog,sselog,ssemov,ssemov,ssemov&quot;)</span>
<span class="lineNum">    8153 </span><span class="lineCov">      37546 :    (set (attr &quot;prefix_data16&quot;)</span>
<span class="lineNum">    8154 </span>            :      (if_then_else (eq_attr &quot;alternative&quot; &quot;3,5&quot;)
<span class="lineNum">    8155 </span>            :                    (const_string &quot;1&quot;)
<span class="lineNum">    8156 </span><span class="lineCov">        434 :                    (const_string &quot;*&quot;)))</span>
<span class="lineNum">    8157 </span>            :    (set_attr &quot;prefix&quot; &quot;orig,maybe_evex,maybe_vex,orig,maybe_evex,maybe_vex&quot;)
<span class="lineNum">    8158 </span>            :    (set_attr &quot;mode&quot; &quot;V2DF,V2DF,DF,V1DF,V1DF,V1DF&quot;)])
<span class="lineNum">    8159 </span>            : 
<span class="lineNum">    8160 </span><span class="lineCov">        434 : (define_expand &quot;avx512f_movddup512&lt;mask_name&gt;&quot;</span>
<span class="lineNum">    8161 </span><span class="lineCov">        434 :   [(set (match_operand:V8DF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    8162 </span><span class="lineCov">        434 :         (vec_select:V8DF</span>
<span class="lineNum">    8163 </span><span class="lineNoCov">          0 :           (vec_concat:V16DF</span>
<span class="lineNum">    8164 </span><span class="lineCov">        434 :             (match_operand:V8DF 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    8165 </span><span class="lineCov">        434 :             (match_dup 1))</span>
<span class="lineNum">    8166 </span><span class="lineCov">        434 :           (parallel [(const_int 0) (const_int 8)</span>
<span class="lineNum">    8167 </span><span class="lineNoCov">          0 :                      (const_int 2) (const_int 10)</span>
<span class="lineNum">    8168 </span><span class="lineNoCov">          0 :                      (const_int 4) (const_int 12)</span>
<span class="lineNum">    8169 </span>            :                      (const_int 6) (const_int 14)])))]
<span class="lineNum">    8170 </span>            :   &quot;TARGET_AVX512F&quot;)
<span class="lineNum">    8171 </span>            : 
<span class="lineNum">    8172 </span>            : (define_expand &quot;avx512f_unpcklpd512&lt;mask_name&gt;&quot;
<span class="lineNum">    8173 </span>            :   [(set (match_operand:V8DF 0 &quot;register_operand&quot;)
<span class="lineNum">    8174 </span>            :         (vec_select:V8DF
<span class="lineNum">    8175 </span>            :           (vec_concat:V16DF
<span class="lineNum">    8176 </span>            :             (match_operand:V8DF 1 &quot;register_operand&quot;)
<span class="lineNum">    8177 </span>            :             (match_operand:V8DF 2 &quot;nonimmediate_operand&quot;))
<span class="lineNum">    8178 </span>            :           (parallel [(const_int 0) (const_int 8)
<span class="lineNum">    8179 </span>            :                      (const_int 2) (const_int 10)
<span class="lineNum">    8180 </span>            :                      (const_int 4) (const_int 12)
<span class="lineNum">    8181 </span>            :                      (const_int 6) (const_int 14)])))]
<span class="lineNum">    8182 </span>            :   &quot;TARGET_AVX512F&quot;)
<span class="lineNum">    8183 </span>            : 
<span class="lineNum">    8184 </span>            : (define_insn &quot;*avx512f_unpcklpd512&lt;mask_name&gt;&quot;
<span class="lineNum">    8185 </span>            :   [(set (match_operand:V8DF 0 &quot;register_operand&quot; &quot;=v,v&quot;)
<span class="lineNum">    8186 </span>            :         (vec_select:V8DF
<span class="lineNum">    8187 </span>            :           (vec_concat:V16DF
<span class="lineNum">    8188 </span>            :             (match_operand:V8DF 1 &quot;nonimmediate_operand&quot; &quot;vm, v&quot;)
<span class="lineNum">    8189 </span>            :             (match_operand:V8DF 2 &quot;nonimmediate_operand&quot; &quot;1 ,vm&quot;))
<span class="lineNum">    8190 </span>            :           (parallel [(const_int 0) (const_int 8)
<span class="lineNum">    8191 </span>            :                      (const_int 2) (const_int 10)
<span class="lineNum">    8192 </span>            :                      (const_int 4) (const_int 12)
<span class="lineNum">    8193 </span>            :                      (const_int 6) (const_int 14)])))]
<span class="lineNum">    8194 </span><span class="lineCov">         24 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    8195 </span><span class="lineCov">          8 :   &quot;@</span>
<span class="lineNum">    8196 </span>            :    vmovddup\t{%1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1}
<span class="lineNum">    8197 </span>            :    vunpcklpd\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;
<span class="lineNum">    8198 </span><span class="lineCov">         19 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">    8199 </span><span class="lineCov">         19 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    8200 </span><span class="lineCov">         19 :    (set_attr &quot;mode&quot; &quot;V8DF&quot;)])</span>
<span class="lineNum">    8201 </span>            : 
<span class="lineNum">    8202 </span>            : ;; Recall that the 256-bit unpck insns only shuffle within their lanes.
<span class="lineNum">    8203 </span>            : (define_expand &quot;avx_movddup256&lt;mask_name&gt;&quot;
<span class="lineNum">    8204 </span><span class="lineNoCov">          0 :   [(set (match_operand:V4DF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    8205 </span><span class="lineNoCov">          0 :         (vec_select:V4DF</span>
<span class="lineNum">    8206 </span><span class="lineNoCov">          0 :           (vec_concat:V8DF</span>
<span class="lineNum">    8207 </span><span class="lineNoCov">          0 :             (match_operand:V4DF 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    8208 </span><span class="lineNoCov">          0 :             (match_dup 1))</span>
<span class="lineNum">    8209 </span><span class="lineNoCov">          0 :           (parallel [(const_int 0) (const_int 4)</span>
<span class="lineNum">    8210 </span><span class="lineNoCov">          0 :                      (const_int 2) (const_int 6)])))]</span>
<span class="lineNum">    8211 </span><span class="lineNoCov">          0 :   &quot;TARGET_AVX &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;)</span>
<span class="lineNum">    8212 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    8213 </span><span class="lineNoCov">          0 : (define_expand &quot;avx_unpcklpd256&lt;mask_name&gt;&quot;</span>
<span class="lineNum">    8214 </span>            :   [(set (match_operand:V4DF 0 &quot;register_operand&quot;)
<span class="lineNum">    8215 </span><span class="lineNoCov">          0 :         (vec_select:V4DF</span>
<span class="lineNum">    8216 </span>            :           (vec_concat:V8DF
<span class="lineNum">    8217 </span>            :             (match_operand:V4DF 1 &quot;register_operand&quot;)
<span class="lineNum">    8218 </span>            :             (match_operand:V4DF 2 &quot;nonimmediate_operand&quot;))
<span class="lineNum">    8219 </span>            :           (parallel [(const_int 0) (const_int 4)
<span class="lineNum">    8220 </span>            :                      (const_int 2) (const_int 6)])))]
<span class="lineNum">    8221 </span>            :   &quot;TARGET_AVX &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;)
<span class="lineNum">    8222 </span>            : 
<span class="lineNum">    8223 </span>            : (define_insn &quot;*avx_unpcklpd256&lt;mask_name&gt;&quot;
<span class="lineNum">    8224 </span>            :   [(set (match_operand:V4DF 0 &quot;register_operand&quot;         &quot;=v,v&quot;)
<span class="lineNum">    8225 </span>            :         (vec_select:V4DF
<span class="lineNum">    8226 </span><span class="lineNoCov">          0 :           (vec_concat:V8DF</span>
<span class="lineNum">    8227 </span>            :             (match_operand:V4DF 1 &quot;nonimmediate_operand&quot; &quot; v,m&quot;)
<span class="lineNum">    8228 </span>            :             (match_operand:V4DF 2 &quot;nonimmediate_operand&quot; &quot;vm,1&quot;))
<span class="lineNum">    8229 </span><span class="lineCov">         13 :           (parallel [(const_int 0) (const_int 4)</span>
<span class="lineNum">    8230 </span><span class="lineCov">         13 :                      (const_int 2) (const_int 6)])))]</span>
<span class="lineNum">    8231 </span><span class="lineCov">       1083 :   &quot;TARGET_AVX &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;</span>
<span class="lineNum">    8232 </span><span class="lineCov">        323 :   &quot;@</span>
<span class="lineNum">    8233 </span>            :    vunpcklpd\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}
<span class="lineNum">    8234 </span>            :    vmovddup\t{%1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1}&quot;
<span class="lineNum">    8235 </span><span class="lineCov">        847 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">    8236 </span><span class="lineCov">        847 :    (set_attr &quot;prefix&quot; &quot;vex&quot;)</span>
<span class="lineNum">    8237 </span><span class="lineCov">        834 :    (set_attr &quot;mode&quot; &quot;V4DF&quot;)])</span>
<span class="lineNum">    8238 </span><span class="lineCov">         13 : </span>
<span class="lineNum">    8239 </span><span class="lineCov">         13 : (define_expand &quot;vec_interleave_lowv4df&quot;</span>
<span class="lineNum">    8240 </span><span class="lineCov">         13 :   [(set (match_dup 3)</span>
<span class="lineNum">    8241 </span>            :         (vec_select:V4DF
<span class="lineNum">    8242 </span><span class="lineCov">         13 :           (vec_concat:V8DF</span>
<span class="lineNum">    8243 </span>            :             (match_operand:V4DF 1 &quot;register_operand&quot;)
<span class="lineNum">    8244 </span>            :             (match_operand:V4DF 2 &quot;nonimmediate_operand&quot;))
<span class="lineNum">    8245 </span>            :           (parallel [(const_int 0) (const_int 4)
<span class="lineNum">    8246 </span>            :                      (const_int 2) (const_int 6)])))
<span class="lineNum">    8247 </span>            :    (set (match_dup 4)
<span class="lineNum">    8248 </span><span class="lineNoCov">          0 :         (vec_select:V4DF</span>
<span class="lineNum">    8249 </span><span class="lineNoCov">          0 :           (vec_concat:V8DF</span>
<span class="lineNum">    8250 </span><span class="lineNoCov">          0 :             (match_dup 1)</span>
<span class="lineNum">    8251 </span><span class="lineCov">         13 :             (match_dup 2))</span>
<span class="lineNum">    8252 </span><span class="lineCov">         13 :           (parallel [(const_int 1) (const_int 5)</span>
<span class="lineNum">    8253 </span><span class="lineCov">         13 :                      (const_int 3) (const_int 7)])))</span>
<span class="lineNum">    8254 </span>            :    (set (match_operand:V4DF 0 &quot;register_operand&quot;)
<span class="lineNum">    8255 </span><span class="lineCov">         13 :         (vec_select:V4DF</span>
<span class="lineNum">    8256 </span>            :           (vec_concat:V8DF
<span class="lineNum">    8257 </span>            :             (match_dup 3)
<span class="lineNum">    8258 </span><span class="lineNoCov">          0 :             (match_dup 4))</span>
<span class="lineNum">    8259 </span><span class="lineCov">         13 :           (parallel [(const_int 0) (const_int 1)</span>
<span class="lineNum">    8260 </span><span class="lineCov">         13 :                      (const_int 4) (const_int 5)])))]</span>
<span class="lineNum">    8261 </span><span class="lineNoCov">          0 :  &quot;TARGET_AVX&quot;</span>
<span class="lineNum">    8262 </span><span class="lineCov">         13 : {</span>
<span class="lineNum">    8263 </span><span class="lineCov">         13 :   operands[3] = gen_reg_rtx (V4DFmode);</span>
<span class="lineNum">    8264 </span><span class="lineCov">         13 :   operands[4] = gen_reg_rtx (V4DFmode);</span>
<span class="lineNum">    8265 </span><span class="lineCov">         13 : })</span>
<span class="lineNum">    8266 </span>            : 
<span class="lineNum">    8267 </span>            : (define_insn &quot;avx512vl_unpcklpd128_mask&quot;
<span class="lineNum">    8268 </span>            :   [(set (match_operand:V2DF 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    8269 </span>            :         (vec_merge:V2DF
<span class="lineNum">    8270 </span>            :           (vec_select:V2DF
<span class="lineNum">    8271 </span>            :             (vec_concat:V4DF
<span class="lineNum">    8272 </span>            :               (match_operand:V2DF 1 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">    8273 </span>            :               (match_operand:V2DF 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;))
<span class="lineNum">    8274 </span>            :             (parallel [(const_int 0) (const_int 2)]))
<span class="lineNum">    8275 </span>            :           (match_operand:V2DF 3 &quot;vector_move_operand&quot; &quot;0C&quot;)
<span class="lineNum">    8276 </span>            :           (match_operand:QI 4 &quot;register_operand&quot; &quot;Yk&quot;)))]
<span class="lineNum">    8277 </span><span class="lineCov">         93 :   &quot;TARGET_AVX512VL&quot;</span>
<span class="lineNum">    8278 </span><span class="lineCov">          4 :   &quot;vunpcklpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}&quot;</span>
<span class="lineNum">    8279 </span>            :   [(set_attr &quot;type&quot; &quot;sselog&quot;)
<span class="lineNum">    8280 </span><span class="lineCov">         36 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    8281 </span><span class="lineCov">         95 :    (set_attr &quot;mode&quot; &quot;V2DF&quot;)])</span>
<span class="lineNum">    8282 </span><span class="lineCov">         95 : </span>
<span class="lineNum">    8283 </span><span class="lineCov">         95 : (define_expand &quot;vec_interleave_lowv2df&quot;</span>
<span class="lineNum">    8284 </span>            :   [(set (match_operand:V2DF 0 &quot;register_operand&quot;)
<span class="lineNum">    8285 </span><span class="lineCov">         36 :         (vec_select:V2DF</span>
<span class="lineNum">    8286 </span>            :           (vec_concat:V4DF
<span class="lineNum">    8287 </span>            :             (match_operand:V2DF 1 &quot;nonimmediate_operand&quot;)
<span class="lineNum">    8288 </span>            :             (match_operand:V2DF 2 &quot;nonimmediate_operand&quot;))
<span class="lineNum">    8289 </span>            :           (parallel [(const_int 0)
<span class="lineNum">    8290 </span>            :                      (const_int 2)])))]
<span class="lineNum">    8291 </span>            :   &quot;TARGET_SSE2&quot;
<span class="lineNum">    8292 </span>            : {
<span class="lineNum">    8293 </span>            :   if (!ix86_vec_interleave_v2df_operator_ok (operands, 0))
<span class="lineNum">    8294 </span>            :     operands[1] = force_reg (V2DFmode, operands[1]);
<span class="lineNum">    8295 </span>            : })
<span class="lineNum">    8296 </span>            : 
<span class="lineNum">    8297 </span>            : (define_insn &quot;*vec_interleave_lowv2df&quot;
<span class="lineNum">    8298 </span>            :   [(set (match_operand:V2DF 0 &quot;nonimmediate_operand&quot;     &quot;=x,v,v,x,v,o&quot;)
<span class="lineNum">    8299 </span>            :         (vec_select:V2DF
<span class="lineNum">    8300 </span>            :           (vec_concat:V4DF
<span class="lineNum">    8301 </span>            :             (match_operand:V2DF 1 &quot;nonimmediate_operand&quot; &quot; 0,v,m,0,v,0&quot;)
<span class="lineNum">    8302 </span>            :             (match_operand:V2DF 2 &quot;nonimmediate_operand&quot; &quot; x,v,1,m,m,v&quot;))
<span class="lineNum">    8303 </span>            :           (parallel [(const_int 0)
<span class="lineNum">    8304 </span>            :                      (const_int 2)])))]
<span class="lineNum">    8305 </span><span class="lineCov">       5867 :   &quot;TARGET_SSE2 &amp;&amp; ix86_vec_interleave_v2df_operator_ok (operands, 0)&quot;</span>
<span class="lineNum">    8306 </span><span class="lineCov">        143 :   &quot;@</span>
<span class="lineNum">    8307 </span><span class="lineNoCov">          0 :    unpcklpd\t{%2, %0|%0, %2}</span>
<span class="lineNum">    8308 </span>            :    vunpcklpd\t{%2, %1, %0|%0, %1, %2}
<span class="lineNum">    8309 </span><span class="lineCov">       1949 :    %vmovddup\t{%1, %0|%0, %q1}</span>
<span class="lineNum">    8310 </span><span class="lineCov">       3898 :    movhpd\t{%2, %0|%0, %q2}</span>
<span class="lineNum">    8311 </span><span class="lineNoCov">          0 :    vmovhpd\t{%2, %1, %0|%0, %1, %q2}</span>
<span class="lineNum">    8312 </span>            :    %vmovlpd\t{%2, %H0|%H0, %2}&quot;
<span class="lineNum">    8313 </span>            :   [(set_attr &quot;isa&quot; &quot;noavx,avx,sse3,noavx,avx,*&quot;)
<span class="lineNum">    8314 </span>            :    (set_attr &quot;type&quot; &quot;sselog,sselog,sselog,ssemov,ssemov,ssemov&quot;)
<span class="lineNum">    8315 </span>            :    (set (attr &quot;prefix_data16&quot;)
<span class="lineNum">    8316 </span>            :      (if_then_else (eq_attr &quot;alternative&quot; &quot;3,5&quot;)
<span class="lineNum">    8317 </span>            :                    (const_string &quot;1&quot;)
<span class="lineNum">    8318 </span>            :                    (const_string &quot;*&quot;)))
<span class="lineNum">    8319 </span>            :    (set_attr &quot;prefix&quot; &quot;orig,maybe_evex,maybe_vex,orig,maybe_evex,maybe_vex&quot;)
<span class="lineNum">    8320 </span>            :    (set_attr &quot;mode&quot; &quot;V2DF,V2DF,DF,V1DF,V1DF,V1DF&quot;)])
<span class="lineNum">    8321 </span>            : 
<span class="lineNum">    8322 </span>            : (define_split
<span class="lineNum">    8323 </span>            :   [(set (match_operand:V2DF 0 &quot;memory_operand&quot;)
<span class="lineNum">    8324 </span>            :         (vec_select:V2DF
<span class="lineNum">    8325 </span>            :           (vec_concat:V4DF
<span class="lineNum">    8326 </span>            :             (match_operand:V2DF 1 &quot;register_operand&quot;)
<span class="lineNum">    8327 </span>            :             (match_dup 1))
<span class="lineNum">    8328 </span>            :           (parallel [(const_int 0)
<span class="lineNum">    8329 </span>            :                      (const_int 2)])))]
<span class="lineNum">    8330 </span><span class="lineCov">         36 :   &quot;TARGET_SSE3 &amp;&amp; reload_completed&quot;</span>
<span class="lineNum">    8331 </span><span class="lineNoCov">          0 :   [(const_int 0)]</span>
<span class="lineNum">    8332 </span>            : {
<span class="lineNum">    8333 </span><span class="lineCov">        784 :   rtx low = gen_lowpart (DFmode, operands[1]);</span>
<span class="lineNum">    8334 </span><span class="lineCov">        784 : </span>
<span class="lineNum">    8335 </span><span class="lineCov">        778 :   emit_move_insn (adjust_address (operands[0], DFmode, 0), low);</span>
<span class="lineNum">    8336 </span><span class="lineCov">         42 :   emit_move_insn (adjust_address (operands[0], DFmode, 8), low);</span>
<span class="lineNum">    8337 </span><span class="lineCov">          6 :   DONE;</span>
<span class="lineNum">    8338 </span>            : })
<span class="lineNum">    8339 </span><span class="lineCov">          6 : </span>
<span class="lineNum">    8340 </span><span class="lineCov">          6 : (define_split</span>
<span class="lineNum">    8341 </span><span class="lineCov">          6 :   [(set (match_operand:V2DF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    8342 </span><span class="lineCov">          6 :         (vec_select:V2DF</span>
<span class="lineNum">    8343 </span>            :           (vec_concat:V4DF
<span class="lineNum">    8344 </span>            :             (match_operand:V2DF 1 &quot;memory_operand&quot;)
<span class="lineNum">    8345 </span>            :             (match_dup 1))
<span class="lineNum">    8346 </span>            :           (parallel [(match_operand:SI 2 &quot;const_0_to_1_operand&quot;)
<span class="lineNum">    8347 </span>            :                      (match_operand:SI 3 &quot;const_int_operand&quot;)])))]
<span class="lineNum">    8348 </span><span class="lineCov">          6 :   &quot;TARGET_SSE3 &amp;&amp; INTVAL (operands[2]) + 2 == INTVAL (operands[3])&quot;</span>
<span class="lineNum">    8349 </span>            :   [(set (match_dup 0) (vec_duplicate:V2DF (match_dup 1)))]
<span class="lineNum">    8350 </span><span class="lineCov">          6 : {</span>
<span class="lineNum">    8351 </span>            :   operands[1] = adjust_address (operands[1], DFmode, INTVAL (operands[2]) * 8);
<span class="lineNum">    8352 </span>            : })
<span class="lineNum">    8353 </span>            : 
<span class="lineNum">    8354 </span>            : (define_insn &quot;avx512f_vmscalef&lt;mode&gt;&lt;mask_scalar_name&gt;&lt;round_scalar_name&gt;&quot;
<span class="lineNum">    8355 </span>            :   [(set (match_operand:VF_128 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    8356 </span>            :         (vec_merge:VF_128
<span class="lineNum">    8357 </span>            :           (unspec:VF_128
<span class="lineNum">    8358 </span><span class="lineCov">         12 :             [(match_operand:VF_128 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">    8359 </span>            :              (match_operand:VF_128 2 &quot;&lt;round_scalar_nimm_predicate&gt;&quot; &quot;&lt;round_scalar_constraint&gt;&quot;)]
<a name="8360"><span class="lineNum">    8360 </span>            :             UNSPEC_SCALEF)</a>
<span class="lineNum">    8361 </span><span class="lineCov">         12 :           (match_dup 1)</span>
<span class="lineNum">    8362 </span><span class="lineCov">  105115967 :           (const_int 1)))]</span>
<span class="lineNum">    8363 </span><span class="lineCov">          4 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    8364 </span><span class="lineCov">     316640 :   &quot;vscalef&lt;ssescalarmodesuffix&gt;\t{&lt;round_scalar_mask_op3&gt;%2, %1, %0&lt;mask_scalar_operand3&gt;|%0&lt;mask_scalar_operand3&gt;, %1, %2&lt;round_scalar_mask_op3&gt;}&quot;</span>
<span class="lineNum">    8365 </span><span class="lineCov">  105115967 :   [(set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    8366 </span><span class="lineCov">  105115967 :    (set_attr &quot;mode&quot;  &quot;&lt;ssescalarmode&gt;&quot;)])</span>
<a name="8367"><span class="lineNum">    8367 </span><span class="lineCov">  105115970 : </span></a>
<span class="lineNum">    8368 </span><span class="lineCov">          3 : (define_insn &quot;&lt;avx512&gt;_scalef&lt;mode&gt;&lt;mask_name&gt;&lt;round_name&gt;&quot;</span>
<span class="lineNum">    8369 </span><span class="lineCov">  105115967 :   [(set (match_operand:VF_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    8370 </span><span class="lineCov">  105115967 :         (unspec:VF_AVX512VL</span>
<span class="lineNum">    8371 </span><span class="lineCov">  105115967 :           [(match_operand:VF_AVX512VL 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">    8372 </span><span class="lineNoCov">          0 :            (match_operand:VF_AVX512VL 2 &quot;nonimmediate_operand&quot; &quot;&lt;round_constraint&gt;&quot;)]</span>
<span class="lineNum">    8373 </span><span class="lineCov">    1351271 :           UNSPEC_SCALEF))]</span>
<span class="lineNum">    8374 </span><span class="lineCov">    1351277 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    8375 </span><span class="lineCov">          8 :   &quot;vscalef&lt;ssemodesuffix&gt;\t{&lt;round_mask_op3&gt;%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2&lt;round_mask_op3&gt;}&quot;</span>
<span class="lineNum">    8376 </span><span class="lineCov">    1177859 :   [(set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    8377 </span><span class="lineCov">    1177835 :    (set_attr &quot;mode&quot;  &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    8378 </span><span class="lineCov">    1177835 : </span>
<span class="lineNum">    8379 </span><span class="lineCov">         38 : (define_expand &quot;&lt;avx512&gt;_vternlog&lt;mode&gt;_maskz&quot;</span>
<span class="lineNum">    8380 </span><span class="lineCov">         38 :   [(match_operand:VI48_AVX512VL 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    8381 </span><span class="lineCov">         36 :    (match_operand:VI48_AVX512VL 1 &quot;register_operand&quot;)</span>
<span class="lineNum">    8382 </span><span class="lineCov">         12 :    (match_operand:VI48_AVX512VL 2 &quot;register_operand&quot;)</span>
<span class="lineNum">    8383 </span><span class="lineNoCov">          0 :    (match_operand:VI48_AVX512VL 3 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    8384 </span><span class="lineCov">         12 :    (match_operand:SI 4 &quot;const_0_to_255_operand&quot;)</span>
<span class="lineNum">    8385 </span>            :    (match_operand:&lt;avx512fmaskmode&gt; 5 &quot;register_operand&quot;)]
<span class="lineNum">    8386 </span><span class="lineCov">          5 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    8387 </span><span class="lineCov">          5 : {</span>
<span class="lineNum">    8388 </span><span class="lineCov">          5 :   emit_insn (gen_&lt;avx512&gt;_vternlog&lt;mode&gt;_maskz_1 (</span>
<span class="lineNum">    8389 </span><span class="lineNoCov">          0 :     operands[0], operands[1], operands[2], operands[3],</span>
<span class="lineNum">    8390 </span>            :     operands[4], CONST0_RTX (&lt;MODE&gt;mode), operands[5]));
<span class="lineNum">    8391 </span><span class="lineCov">         14 :   DONE;</span>
<span class="lineNum">    8392 </span><span class="lineCov">         14 : })</span>
<span class="lineNum">    8393 </span><span class="lineCov">          5 : </span>
<span class="lineNum">    8394 </span>            : (define_insn &quot;&lt;avx512&gt;_vternlog&lt;mode&gt;&lt;sd_maskz_name&gt;&quot;
<span class="lineNum">    8395 </span>            :   [(set (match_operand:VI48_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    8396 </span>            :         (unspec:VI48_AVX512VL
<span class="lineNum">    8397 </span><span class="lineCov">         14 :           [(match_operand:VI48_AVX512VL 1 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">    8398 </span><span class="lineCov">         14 :            (match_operand:VI48_AVX512VL 2 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">    8399 </span><span class="lineCov">         26 :            (match_operand:VI48_AVX512VL 3 &quot;nonimmediate_operand&quot; &quot;vm&quot;)</span>
<span class="lineNum">    8400 </span><span class="lineNoCov">          0 :            (match_operand:SI 4 &quot;const_0_to_255_operand&quot;)]</span>
<span class="lineNum">    8401 </span><span class="lineCov">         14 :           UNSPEC_VTERNLOG))]</span>
<span class="lineNum">    8402 </span><span class="lineCov">        133 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    8403 </span><span class="lineCov">         66 :   &quot;vpternlog&lt;ssemodesuffix&gt;\t{%4, %3, %2, %0&lt;sd_mask_op5&gt;|%0&lt;sd_mask_op5&gt;, %2, %3, %4}&quot;</span>
<span class="lineNum">    8404 </span><span class="lineCov">         14 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">    8405 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    8406 </span><span class="lineCov">        186 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">    8407 </span><span class="lineCov">        186 : </span>
<span class="lineNum">    8408 </span><span class="lineCov">        186 : (define_insn &quot;&lt;avx512&gt;_vternlog&lt;mode&gt;_mask&quot;</span>
<span class="lineNum">    8409 </span>            :   [(set (match_operand:VI48_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    8410 </span>            :         (vec_merge:VI48_AVX512VL
<span class="lineNum">    8411 </span><span class="lineNoCov">          0 :           (unspec:VI48_AVX512VL</span>
<span class="lineNum">    8412 </span><span class="lineNoCov">          0 :             [(match_operand:VI48_AVX512VL 1 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">    8413 </span><span class="lineCov">         14 :              (match_operand:VI48_AVX512VL 2 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">    8414 </span><span class="lineCov">         14 :              (match_operand:VI48_AVX512VL 3 &quot;nonimmediate_operand&quot; &quot;vm&quot;)</span>
<span class="lineNum">    8415 </span><span class="lineCov">         14 :              (match_operand:SI 4 &quot;const_0_to_255_operand&quot;)]</span>
<span class="lineNum">    8416 </span>            :             UNSPEC_VTERNLOG)
<span class="lineNum">    8417 </span>            :           (match_dup 1)
<span class="lineNum">    8418 </span><span class="lineCov">         38 :           (match_operand:&lt;avx512fmaskmode&gt; 5 &quot;register_operand&quot; &quot;Yk&quot;)))]</span>
<a name="8419"><span class="lineNum">    8419 </span><span class="lineCov">        122 :   &quot;TARGET_AVX512F&quot;</span></a>
<span class="lineNum">    8420 </span><span class="lineCov">         30 :   &quot;vpternlog&lt;ssemodesuffix&gt;\t{%4, %3, %2, %0%{%5%}|%0%{%5%}, %2, %3, %4}&quot;</span>
<span class="lineNum">    8421 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">    8422 </span><span class="lineCov">         14 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    8423 </span><span class="lineCov">        150 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">    8424 </span><span class="lineCov">        160 : </span>
<span class="lineNum">    8425 </span><span class="lineCov">        136 : (define_insn &quot;&lt;avx512&gt;_getexp&lt;mode&gt;&lt;mask_name&gt;&lt;round_saeonly_name&gt;&quot;</span>
<span class="lineNum">    8426 </span><span class="lineNoCov">          0 :   [(set (match_operand:VF_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    8427 </span><span class="lineCov">         14 :         (unspec:VF_AVX512VL [(match_operand:VF_AVX512VL 1 &quot;&lt;round_saeonly_nimm_predicate&gt;&quot; &quot;&lt;round_saeonly_constraint&gt;&quot;)]</span>
<span class="lineNum">    8428 </span><span class="lineCov">         14 :                         UNSPEC_GETEXP))]</span>
<span class="lineNum">    8429 </span><span class="lineCov">          6 :    &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    8430 </span><span class="lineCov">          8 :    &quot;vgetexp&lt;ssemodesuffix&gt;\t{&lt;round_saeonly_mask_op2&gt;%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1&lt;round_saeonly_mask_op2&gt;}&quot;;</span>
<span class="lineNum">    8431 </span><span class="lineNoCov">          0 :     [(set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    8432 </span><span class="lineNoCov">          0 :      (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    8433 </span><span class="lineCov">         26 : </span>
<span class="lineNum">    8434 </span><span class="lineCov">         26 : (define_insn &quot;avx512f_sgetexp&lt;mode&gt;&lt;mask_scalar_name&gt;&lt;round_saeonly_scalar_name&gt;&quot;</span>
<span class="lineNum">    8435 </span><span class="lineCov">         20 :   [(set (match_operand:VF_128 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    8436 </span><span class="lineCov">         20 :         (vec_merge:VF_128</span>
<span class="lineNum">    8437 </span><span class="lineCov">         44 :           (unspec:VF_128</span>
<span class="lineNum">    8438 </span>            :             [(match_operand:VF_128 1 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">    8439 </span><span class="lineCov">         14 :              (match_operand:VF_128 2 &quot;&lt;round_saeonly_scalar_nimm_predicate&gt;&quot; &quot;&lt;round_saeonly_scalar_constraint&gt;&quot;)]</span>
<span class="lineNum">    8440 </span>            :             UNSPEC_GETEXP)
<span class="lineNum">    8441 </span>            :           (match_dup 1)
<span class="lineNum">    8442 </span>            :           (const_int 1)))]
<span class="lineNum">    8443 </span><span class="lineCov">         43 :    &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    8444 </span><span class="lineNoCov">          0 :    &quot;vgetexp&lt;ssescalarmodesuffix&gt;\t{&lt;round_saeonly_scalar_mask_op3&gt;%2, %1, %0&lt;mask_scalar_operand3&gt;|%0&lt;mask_scalar_operand3&gt;, %1, %&lt;iptr&gt;2&lt;round_saeonly_scalar_mask_op3&gt;}&quot;;</span>
<span class="lineNum">    8445 </span><span class="lineCov">         24 :     [(set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    8446 </span>            :      (set_attr &quot;mode&quot; &quot;&lt;ssescalarmode&gt;&quot;)])
<span class="lineNum">    8447 </span><span class="lineCov">         43 : </span>
<span class="lineNum">    8448 </span><span class="lineCov">         43 : (define_insn &quot;&lt;mask_codefor&gt;&lt;avx512&gt;_align&lt;mode&gt;&lt;mask_name&gt;&quot;</span>
<span class="lineNum">    8449 </span>            :   [(set (match_operand:VI48_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    8450 </span>            :         (unspec:VI48_AVX512VL [(match_operand:VI48_AVX512VL 1 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">    8451 </span>            :                                (match_operand:VI48_AVX512VL 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;)
<span class="lineNum">    8452 </span>            :                                (match_operand:SI 3 &quot;const_0_to_255_operand&quot;)]
<span class="lineNum">    8453 </span>            :                               UNSPEC_ALIGN))]
<span class="lineNum">    8454 </span><span class="lineCov">         45 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    8455 </span><span class="lineCov">          4 :   &quot;valign&lt;ssemodesuffix&gt;\t{%3, %2, %1, %0&lt;mask_operand4&gt;|%0&lt;mask_operand4&gt;, %1, %2, %3}&quot;;</span>
<span class="lineNum">    8456 </span>            :   [(set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    8457 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])
<span class="lineNum">    8458 </span><span class="lineCov">         42 : </span>
<span class="lineNum">    8459 </span><span class="lineCov">         42 : (define_expand &quot;avx512f_shufps512_mask&quot;</span>
<span class="lineNum">    8460 </span><span class="lineCov">         42 :   [(match_operand:V16SF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    8461 </span>            :    (match_operand:V16SF 1 &quot;register_operand&quot;)
<span class="lineNum">    8462 </span>            :    (match_operand:V16SF 2 &quot;nonimmediate_operand&quot;)
<span class="lineNum">    8463 </span><span class="lineNoCov">          0 :    (match_operand:SI 3 &quot;const_0_to_255_operand&quot;)</span>
<span class="lineNum">    8464 </span>            :    (match_operand:V16SF 4 &quot;register_operand&quot;)
<span class="lineNum">    8465 </span>            :    (match_operand:HI 5 &quot;register_operand&quot;)]
<span class="lineNum">    8466 </span>            :   &quot;TARGET_AVX512F&quot;
<span class="lineNum">    8467 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">    8468 </span><span class="lineNoCov">          0 :   int mask = INTVAL (operands[3]);</span>
<span class="lineNum">    8469 </span><span class="lineNoCov">          0 :   emit_insn (gen_avx512f_shufps512_1_mask (operands[0], operands[1], operands[2],</span>
<span class="lineNum">    8470 </span><span class="lineNoCov">          0 :                                           GEN_INT ((mask &gt;&gt; 0) &amp; 3),</span>
<span class="lineNum">    8471 </span><span class="lineCov">         24 :                                           GEN_INT ((mask &gt;&gt; 2) &amp; 3),</span>
<span class="lineNum">    8472 </span><span class="lineCov">          6 :                                           GEN_INT (((mask &gt;&gt; 4) &amp; 3) + 16),</span>
<span class="lineNum">    8473 </span><span class="lineCov">          6 :                                           GEN_INT (((mask &gt;&gt; 6) &amp; 3) + 16),</span>
<span class="lineNum">    8474 </span><span class="lineCov">          6 :                                           GEN_INT (((mask &gt;&gt; 0) &amp; 3) + 4),</span>
<span class="lineNum">    8475 </span><span class="lineCov">          6 :                                           GEN_INT (((mask &gt;&gt; 2) &amp; 3) + 4),</span>
<span class="lineNum">    8476 </span><span class="lineNoCov">          0 :                                           GEN_INT (((mask &gt;&gt; 4) &amp; 3) + 20),</span>
<span class="lineNum">    8477 </span><span class="lineCov">          6 :                                           GEN_INT (((mask &gt;&gt; 6) &amp; 3) + 20),</span>
<span class="lineNum">    8478 </span><span class="lineCov">          6 :                                           GEN_INT (((mask &gt;&gt; 0) &amp; 3) + 8),</span>
<span class="lineNum">    8479 </span><span class="lineCov">          6 :                                           GEN_INT (((mask &gt;&gt; 2) &amp; 3) + 8),</span>
<span class="lineNum">    8480 </span>            :                                           GEN_INT (((mask &gt;&gt; 4) &amp; 3) + 24),
<span class="lineNum">    8481 </span>            :                                           GEN_INT (((mask &gt;&gt; 6) &amp; 3) + 24),
<span class="lineNum">    8482 </span><span class="lineCov">          6 :                                           GEN_INT (((mask &gt;&gt; 0) &amp; 3) + 12),</span>
<span class="lineNum">    8483 </span><span class="lineCov">          6 :                                           GEN_INT (((mask &gt;&gt; 2) &amp; 3) + 12),</span>
<span class="lineNum">    8484 </span><span class="lineCov">          6 :                                           GEN_INT (((mask &gt;&gt; 4) &amp; 3) + 28),</span>
<span class="lineNum">    8485 </span>            :                                           GEN_INT (((mask &gt;&gt; 6) &amp; 3) + 28),
<span class="lineNum">    8486 </span>            :                                           operands[4], operands[5]));
<span class="lineNum">    8487 </span>            :   DONE;
<span class="lineNum">    8488 </span>            : })
<span class="lineNum">    8489 </span><span class="lineCov">         11 : </span>
<span class="lineNum">    8490 </span>            : 
<span class="lineNum">    8491 </span>            : (define_expand &quot;&lt;avx512&gt;_fixupimm&lt;mode&gt;_maskz&lt;round_saeonly_expand_name&gt;&quot;
<span class="lineNum">    8492 </span>            :   [(match_operand:VF_AVX512VL 0 &quot;register_operand&quot;)
<span class="lineNum">    8493 </span>            :    (match_operand:VF_AVX512VL 1 &quot;register_operand&quot;)
<span class="lineNum">    8494 </span>            :    (match_operand:VF_AVX512VL 2 &quot;register_operand&quot;)
<span class="lineNum">    8495 </span>            :    (match_operand:&lt;sseintvecmode&gt; 3 &quot;&lt;round_saeonly_expand_nimm_predicate&gt;&quot;)
<span class="lineNum">    8496 </span><span class="lineCov">         11 :    (match_operand:SI 4 &quot;const_0_to_255_operand&quot;)</span>
<span class="lineNum">    8497 </span><span class="lineCov">         11 :    (match_operand:&lt;avx512fmaskmode&gt; 5 &quot;register_operand&quot;)]</span>
<span class="lineNum">    8498 </span><span class="lineCov">         11 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    8499 </span><span class="lineCov">         11 : {</span>
<span class="lineNum">    8500 </span><span class="lineCov">         11 :   emit_insn (gen_&lt;avx512&gt;_fixupimm&lt;mode&gt;_maskz_1&lt;round_saeonly_expand_name&gt; (</span>
<span class="lineNum">    8501 </span><span class="lineCov">         11 :         operands[0], operands[1], operands[2], operands[3],</span>
<span class="lineNum">    8502 </span><span class="lineCov">         11 :         operands[4], CONST0_RTX (&lt;MODE&gt;mode), operands[5]</span>
<span class="lineNum">    8503 </span><span class="lineCov">         11 :         &lt;round_saeonly_expand_operand6&gt;));</span>
<span class="lineNum">    8504 </span><span class="lineCov">         11 :   DONE;</span>
<span class="lineNum">    8505 </span><span class="lineCov">         11 : })</span>
<span class="lineNum">    8506 </span>            : 
<span class="lineNum">    8507 </span><span class="lineCov">         54 : (define_insn &quot;&lt;avx512&gt;_fixupimm&lt;mode&gt;&lt;sd_maskz_name&gt;&lt;round_saeonly_name&gt;&quot;</span>
<span class="lineNum">    8508 </span><span class="lineCov">         54 :   [(set (match_operand:VF_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    8509 </span>            :         (unspec:VF_AVX512VL
<span class="lineNum">    8510 </span>            :           [(match_operand:VF_AVX512VL 1 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">    8511 </span><span class="lineCov">        108 :            (match_operand:VF_AVX512VL 2 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">    8512 </span>            :            (match_operand:&lt;sseintvecmode&gt; 3 &quot;nonimmediate_operand&quot; &quot;&lt;round_saeonly_constraint&gt;&quot;)
<span class="lineNum">    8513 </span>            :            (match_operand:SI 4 &quot;const_0_to_255_operand&quot;)]
<span class="lineNum">    8514 </span>            :            UNSPEC_FIXUPIMM))]
<a name="8515"><span class="lineNum">    8515 </span><span class="lineCov">         24 :   &quot;TARGET_AVX512F&quot;</span></a>
<span class="lineNum">    8516 </span><span class="lineCov">         68 :   &quot;vfixupimm&lt;ssemodesuffix&gt;\t{%4, &lt;round_saeonly_sd_mask_op5&gt;%3, %2, %0&lt;sd_mask_op5&gt;|%0&lt;sd_mask_op5&gt;, %2, %3&lt;round_saeonly_sd_mask_op5&gt;, %4}&quot;;</span>
<span class="lineNum">    8517 </span>            :   [(set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    8518 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])
<span class="lineNum">    8519 </span><span class="lineCov">        184 : </span>
<span class="lineNum">    8520 </span><span class="lineCov">        184 : (define_insn &quot;&lt;avx512&gt;_fixupimm&lt;mode&gt;_mask&lt;round_saeonly_name&gt;&quot;</span>
<span class="lineNum">    8521 </span><span class="lineCov">        184 :   [(set (match_operand:VF_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    8522 </span>            :         (vec_merge:VF_AVX512VL
<span class="lineNum">    8523 </span>            :           (unspec:VF_AVX512VL
<span class="lineNum">    8524 </span>            :             [(match_operand:VF_AVX512VL 1 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">    8525 </span>            :              (match_operand:VF_AVX512VL 2 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">    8526 </span>            :              (match_operand:&lt;sseintvecmode&gt; 3 &quot;nonimmediate_operand&quot; &quot;&lt;round_saeonly_constraint&gt;&quot;)
<span class="lineNum">    8527 </span>            :              (match_operand:SI 4 &quot;const_0_to_255_operand&quot;)]
<span class="lineNum">    8528 </span>            :              UNSPEC_FIXUPIMM)
<span class="lineNum">    8529 </span>            :           (match_dup 1)
<span class="lineNum">    8530 </span>            :           (match_operand:&lt;avx512fmaskmode&gt; 5 &quot;register_operand&quot; &quot;Yk&quot;)))]
<span class="lineNum">    8531 </span><span class="lineCov">         25 :   &quot;TARGET_AVX512F&quot;</span>
<a name="8532"><span class="lineNum">    8532 </span><span class="lineCov">          4 :   &quot;vfixupimm&lt;ssemodesuffix&gt;\t{%4, &lt;round_saeonly_op6&gt;%3, %2, %0%{%5%}|%0%{%5%}, %2, %3&lt;round_saeonly_op6&gt;, %4}&quot;;</span></a>
<span class="lineNum">    8533 </span>            :   [(set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    8534 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])
<span class="lineNum">    8535 </span><span class="lineCov">        109 : </span>
<span class="lineNum">    8536 </span><span class="lineCov">        109 : (define_expand &quot;avx512f_sfixupimm&lt;mode&gt;_maskz&lt;round_saeonly_expand_name&gt;&quot;</span>
<span class="lineNum">    8537 </span><span class="lineCov">        109 :   [(match_operand:VF_128 0 &quot;register_operand&quot;)</span>
<a name="8538"><span class="lineNum">    8538 </span>            :    (match_operand:VF_128 1 &quot;register_operand&quot;)</a>
<span class="lineNum">    8539 </span>            :    (match_operand:VF_128 2 &quot;register_operand&quot;)
<span class="lineNum">    8540 </span>            :    (match_operand:&lt;sseintvecmode&gt; 3 &quot;&lt;round_saeonly_expand_nimm_predicate&gt;&quot;)
<span class="lineNum">    8541 </span><span class="lineCov">         76 :    (match_operand:SI 4 &quot;const_0_to_255_operand&quot;)</span>
<span class="lineNum">    8542 </span>            :    (match_operand:&lt;avx512fmaskmode&gt; 5 &quot;register_operand&quot;)]
<span class="lineNum">    8543 </span>            :   &quot;TARGET_AVX512F&quot;
<span class="lineNum">    8544 </span>            : {
<span class="lineNum">    8545 </span>            :   emit_insn (gen_avx512f_sfixupimm&lt;mode&gt;_maskz_1&lt;round_saeonly_expand_name&gt; (
<span class="lineNum">    8546 </span>            :         operands[0], operands[1], operands[2], operands[3],
<span class="lineNum">    8547 </span>            :         operands[4], CONST0_RTX (&lt;MODE&gt;mode), operands[5]
<span class="lineNum">    8548 </span><span class="lineCov">         76 :         &lt;round_saeonly_expand_operand6&gt;));</span>
<span class="lineNum">    8549 </span><span class="lineCov">         76 :   DONE;</span>
<span class="lineNum">    8550 </span><span class="lineCov">         76 : })</span>
<span class="lineNum">    8551 </span><span class="lineCov">         76 : </span>
<span class="lineNum">    8552 </span><span class="lineCov">         76 : (define_insn &quot;avx512f_sfixupimm&lt;mode&gt;&lt;sd_maskz_name&gt;&lt;round_saeonly_name&gt;&quot;</span>
<span class="lineNum">    8553 </span><span class="lineCov">         76 :   [(set (match_operand:VF_128 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    8554 </span><span class="lineCov">         76 :         (vec_merge:VF_128</span>
<span class="lineNum">    8555 </span><span class="lineCov">         76 :           (unspec:VF_128</span>
<span class="lineNum">    8556 </span><span class="lineCov">         76 :             [(match_operand:VF_128 1 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">    8557 </span><span class="lineCov">         43 :              (match_operand:VF_128 2 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">    8558 </span>            :              (match_operand:&lt;sseintvecmode&gt; 3 &quot;&lt;round_saeonly_nimm_predicate&gt;&quot; &quot;&lt;round_saeonly_constraint&gt;&quot;)
<span class="lineNum">    8559 </span>            :              (match_operand:SI 4 &quot;const_0_to_255_operand&quot;)]
<span class="lineNum">    8560 </span>            :             UNSPEC_FIXUPIMM)
<span class="lineNum">    8561 </span>            :           (match_dup 1)
<span class="lineNum">    8562 </span>            :           (const_int 1)))]
<span class="lineNum">    8563 </span><span class="lineCov">         16 :    &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    8564 </span><span class="lineCov">          2 :    &quot;vfixupimm&lt;ssescalarmodesuffix&gt;\t{%4, &lt;round_saeonly_sd_mask_op5&gt;%3, %2, %0&lt;sd_mask_op5&gt;|%0&lt;sd_mask_op5&gt;, %2, %&lt;iptr&gt;3&lt;round_saeonly_sd_mask_op5&gt;, %4}&quot;;</span>
<span class="lineNum">    8565 </span>            :    [(set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    8566 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;ssescalarmode&gt;&quot;)])
<span class="lineNum">    8567 </span><span class="lineCov">         14 : </span>
<span class="lineNum">    8568 </span><span class="lineCov">         14 : (define_insn &quot;avx512f_sfixupimm&lt;mode&gt;_mask&lt;round_saeonly_name&gt;&quot;</span>
<span class="lineNum">    8569 </span><span class="lineCov">         14 :   [(set (match_operand:VF_128 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    8570 </span>            :         (vec_merge:VF_128
<span class="lineNum">    8571 </span>            :           (vec_merge:VF_128
<span class="lineNum">    8572 </span>            :             (unspec:VF_128
<span class="lineNum">    8573 </span>            :                [(match_operand:VF_128 1 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">    8574 </span>            :                 (match_operand:VF_128 2 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">    8575 </span>            :                 (match_operand:&lt;sseintvecmode&gt; 3 &quot;&lt;round_saeonly_nimm_predicate&gt;&quot; &quot;&lt;round_saeonly_constraint&gt;&quot;)
<span class="lineNum">    8576 </span>            :                 (match_operand:SI 4 &quot;const_0_to_255_operand&quot;)]
<a name="8577"><span class="lineNum">    8577 </span>            :                UNSPEC_FIXUPIMM)</a>
<span class="lineNum">    8578 </span>            :             (match_dup 1)
<span class="lineNum">    8579 </span>            :             (const_int 1))
<span class="lineNum">    8580 </span>            :           (match_dup 1)
<span class="lineNum">    8581 </span>            :           (match_operand:&lt;avx512fmaskmode&gt; 5 &quot;register_operand&quot; &quot;Yk&quot;)))]
<span class="lineNum">    8582 </span><span class="lineCov">         13 :   &quot;TARGET_AVX512F&quot;</span>
<a name="8583"><span class="lineNum">    8583 </span><span class="lineCov">          1 :   &quot;vfixupimm&lt;ssescalarmodesuffix&gt;\t{%4, &lt;round_saeonly_op6&gt;%3, %2, %0%{%5%}|%0%{%5%}, %2, %&lt;iptr&gt;3&lt;round_saeonly_op6&gt;, %4}&quot;;</span></a>
<span class="lineNum">    8584 </span>            :   [(set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    8585 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;ssescalarmode&gt;&quot;)])
<span class="lineNum">    8586 </span><span class="lineCov">         12 : </span>
<span class="lineNum">    8587 </span><span class="lineCov">         45 : (define_insn &quot;&lt;avx512&gt;_rndscale&lt;mode&gt;&lt;mask_name&gt;&lt;round_saeonly_name&gt;&quot;</span>
<span class="lineNum">    8588 </span><span class="lineCov">         45 :   [(set (match_operand:VF_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    8589 </span><span class="lineCov">         33 :         (unspec:VF_AVX512VL</span>
<span class="lineNum">    8590 </span>            :           [(match_operand:VF_AVX512VL 1 &quot;nonimmediate_operand&quot; &quot;&lt;round_saeonly_constraint&gt;&quot;)
<span class="lineNum">    8591 </span>            :            (match_operand:SI 2 &quot;const_0_to_255_operand&quot;)]
<span class="lineNum">    8592 </span><span class="lineCov">         33 :           UNSPEC_ROUND))]</span>
<span class="lineNum">    8593 </span><span class="lineCov">        309 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    8594 </span><span class="lineCov">         90 :   &quot;vrndscale&lt;ssemodesuffix&gt;\t{%2, &lt;round_saeonly_mask_op3&gt;%1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1&lt;round_saeonly_mask_op3&gt;, %2}&quot;</span>
<span class="lineNum">    8595 </span><span class="lineCov">         33 :   [(set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">    8596 </span><span class="lineCov">         33 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    8597 </span><span class="lineCov">        288 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    8598 </span><span class="lineCov">        288 : </span>
<span class="lineNum">    8599 </span><span class="lineCov">        288 : (define_insn &quot;avx512f_rndscale&lt;mode&gt;&lt;round_saeonly_name&gt;&quot;</span>
<span class="lineNum">    8600 </span><span class="lineCov">         33 :   [(set (match_operand:VF_128 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    8601 </span><span class="lineCov">        252 :         (vec_merge:VF_128</span>
<span class="lineNum">    8602 </span><span class="lineCov">        224 :           (unspec:VF_128</span>
<span class="lineNum">    8603 </span><span class="lineCov">        443 :             [(match_operand:VF_128 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">    8604 </span><span class="lineCov">         33 :              (match_operand:VF_128 2 &quot;&lt;round_saeonly_nimm_predicate&gt;&quot; &quot;&lt;round_saeonly_constraint&gt;&quot;)</span>
<span class="lineNum">    8605 </span><span class="lineCov">         33 :              (match_operand:SI 3 &quot;const_0_to_255_operand&quot;)]</span>
<span class="lineNum">    8606 </span>            :             UNSPEC_ROUND)
<span class="lineNum">    8607 </span><span class="lineCov">         66 :           (match_dup 1)</span>
<span class="lineNum">    8608 </span>            :           (const_int 1)))]
<span class="lineNum">    8609 </span><span class="lineCov">         41 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    8610 </span><span class="lineNoCov">          0 :   &quot;vrndscale&lt;ssescalarmodesuffix&gt;\t{%3, &lt;round_saeonly_op4&gt;%2, %1, %0|%0, %1, %&lt;iptr&gt;2&lt;round_saeonly_op4&gt;, %3}&quot;</span>
<span class="lineNum">    8611 </span>            :   [(set_attr &quot;length_immediate&quot; &quot;1&quot;)
<span class="lineNum">    8612 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    8613 </span><span class="lineCov">         41 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    8614 </span><span class="lineCov">         41 : </span>
<span class="lineNum">    8615 </span>            : ;; One bit in mask selects 2 elements.
<span class="lineNum">    8616 </span>            : (define_insn &quot;avx512f_shufps512_1&lt;mask_name&gt;&quot;
<span class="lineNum">    8617 </span>            :   [(set (match_operand:V16SF 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    8618 </span>            :         (vec_select:V16SF
<span class="lineNum">    8619 </span><span class="lineCov">         68 :           (vec_concat:V32SF</span>
<span class="lineNum">    8620 </span><span class="lineCov">         68 :             (match_operand:V16SF 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">    8621 </span>            :             (match_operand:V16SF 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;))
<span class="lineNum">    8622 </span>            :           (parallel [(match_operand 3  &quot;const_0_to_3_operand&quot;)
<span class="lineNum">    8623 </span>            :                      (match_operand 4  &quot;const_0_to_3_operand&quot;)
<span class="lineNum">    8624 </span><span class="lineCov">        136 :                      (match_operand 5  &quot;const_16_to_19_operand&quot;)</span>
<span class="lineNum">    8625 </span>            :                      (match_operand 6  &quot;const_16_to_19_operand&quot;)
<span class="lineNum">    8626 </span>            :                      (match_operand 7  &quot;const_4_to_7_operand&quot;)
<span class="lineNum">    8627 </span>            :                      (match_operand 8  &quot;const_4_to_7_operand&quot;)
<span class="lineNum">    8628 </span>            :                      (match_operand 9  &quot;const_20_to_23_operand&quot;)
<span class="lineNum">    8629 </span>            :                      (match_operand 10  &quot;const_20_to_23_operand&quot;)
<span class="lineNum">    8630 </span>            :                      (match_operand 11  &quot;const_8_to_11_operand&quot;)
<span class="lineNum">    8631 </span>            :                      (match_operand 12  &quot;const_8_to_11_operand&quot;)
<span class="lineNum">    8632 </span>            :                      (match_operand 13  &quot;const_24_to_27_operand&quot;)
<span class="lineNum">    8633 </span>            :                      (match_operand 14  &quot;const_24_to_27_operand&quot;)
<span class="lineNum">    8634 </span>            :                      (match_operand 15  &quot;const_12_to_15_operand&quot;)
<span class="lineNum">    8635 </span>            :                      (match_operand 16  &quot;const_12_to_15_operand&quot;)
<span class="lineNum">    8636 </span>            :                      (match_operand 17  &quot;const_28_to_31_operand&quot;)
<span class="lineNum">    8637 </span><span class="lineNoCov">          0 :                      (match_operand 18  &quot;const_28_to_31_operand&quot;)])))]</span>
<span class="lineNum">    8638 </span><span class="lineCov">         17 :   &quot;TARGET_AVX512F</span>
<span class="lineNum">    8639 </span><span class="lineCov">        122 :    &amp;&amp; (INTVAL (operands[3]) == (INTVAL (operands[7]) - 4)</span>
<span class="lineNum">    8640 </span><span class="lineCov">        122 :        &amp;&amp; INTVAL (operands[4]) == (INTVAL (operands[8]) - 4)</span>
<span class="lineNum">    8641 </span><span class="lineCov">        122 :        &amp;&amp; INTVAL (operands[5]) == (INTVAL (operands[9]) - 4)</span>
<span class="lineNum">    8642 </span><span class="lineCov">        122 :        &amp;&amp; INTVAL (operands[6]) == (INTVAL (operands[10]) - 4)</span>
<span class="lineNum">    8643 </span><span class="lineCov">        122 :        &amp;&amp; INTVAL (operands[3]) == (INTVAL (operands[11]) - 8)</span>
<span class="lineNum">    8644 </span><span class="lineCov">        122 :        &amp;&amp; INTVAL (operands[4]) == (INTVAL (operands[12]) - 8)</span>
<span class="lineNum">    8645 </span><span class="lineCov">        122 :        &amp;&amp; INTVAL (operands[5]) == (INTVAL (operands[13]) - 8)</span>
<span class="lineNum">    8646 </span><span class="lineCov">        122 :        &amp;&amp; INTVAL (operands[6]) == (INTVAL (operands[14]) - 8)</span>
<span class="lineNum">    8647 </span><span class="lineCov">        122 :        &amp;&amp; INTVAL (operands[3]) == (INTVAL (operands[15]) - 12)</span>
<span class="lineNum">    8648 </span><span class="lineCov">        122 :        &amp;&amp; INTVAL (operands[4]) == (INTVAL (operands[16]) - 12)</span>
<span class="lineNum">    8649 </span><span class="lineCov">        122 :        &amp;&amp; INTVAL (operands[5]) == (INTVAL (operands[17]) - 12)</span>
<span class="lineNum">    8650 </span><span class="lineCov">        122 :        &amp;&amp; INTVAL (operands[6]) == (INTVAL (operands[18]) - 12))&quot;</span>
<span class="lineNum">    8651 </span><span class="lineCov">         33 : {</span>
<span class="lineNum">    8652 </span><span class="lineCov">        552 :   int mask;</span>
<span class="lineNum">    8653 </span><span class="lineCov">        380 :   mask = INTVAL (operands[3]);</span>
<span class="lineNum">    8654 </span><span class="lineCov">        692 :   mask |= INTVAL (operands[4]) &lt;&lt; 2;</span>
<span class="lineNum">    8655 </span><span class="lineCov">         33 :   mask |= (INTVAL (operands[5]) - 16) &lt;&lt; 4;</span>
<span class="lineNum">    8656 </span><span class="lineCov">         33 :   mask |= (INTVAL (operands[6]) - 16) &lt;&lt; 6;</span>
<span class="lineNum">    8657 </span><span class="lineCov">          8 :   operands[3] = GEN_INT (mask);</span>
<span class="lineNum">    8658 </span>            : 
<span class="lineNum">    8659 </span><span class="lineCov">         33 :   return &quot;vshufps\t{%3, %2, %1, %0&lt;mask_operand19&gt;|%0&lt;mask_operand19&gt;, %1, %2, %3}&quot;;</span>
<span class="lineNum">    8660 </span><span class="lineCov">         32 : }</span>
<span class="lineNum">    8661 </span>            :   [(set_attr &quot;type&quot; &quot;sselog&quot;)
<a name="8662"><span class="lineNum">    8662 </span><span class="lineCov">         36 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span></a>
<span class="lineNum">    8663 </span><span class="lineCov">         36 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    8664 </span><span class="lineCov">        197 :    (set_attr &quot;mode&quot; &quot;V16SF&quot;)])</span>
<span class="lineNum">    8665 </span><span class="lineCov">         36 : </span>
<span class="lineNum">    8666 </span><span class="lineCov">         36 : (define_expand &quot;avx512f_shufpd512_mask&quot;</span>
<span class="lineNum">    8667 </span><span class="lineCov">         68 :   [(match_operand:V8DF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    8668 </span><span class="lineCov">         32 :    (match_operand:V8DF 1 &quot;register_operand&quot;)</span>
<span class="lineNum">    8669 </span><span class="lineCov">         72 :    (match_operand:V8DF 2 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    8670 </span><span class="lineCov">         68 :    (match_operand:SI 3 &quot;const_0_to_255_operand&quot;)</span>
<span class="lineNum">    8671 </span><span class="lineCov">         68 :    (match_operand:V8DF 4 &quot;register_operand&quot;)</span>
<span class="lineNum">    8672 </span><span class="lineCov">         36 :    (match_operand:QI 5 &quot;register_operand&quot;)]</span>
<span class="lineNum">    8673 </span><span class="lineCov">         32 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    8674 </span><span class="lineCov">         32 : {</span>
<span class="lineNum">    8675 </span><span class="lineCov">         32 :   int mask = INTVAL (operands[3]);</span>
<span class="lineNum">    8676 </span><span class="lineCov">         32 :   emit_insn (gen_avx512f_shufpd512_1_mask (operands[0], operands[1], operands[2],</span>
<span class="lineNum">    8677 </span>            :                                         GEN_INT (mask &amp; 1),
<span class="lineNum">    8678 </span>            :                                         GEN_INT (mask &amp; 2 ? 9 : 8),
<span class="lineNum">    8679 </span>            :                                         GEN_INT (mask &amp; 4 ? 3 : 2),
<span class="lineNum">    8680 </span>            :                                         GEN_INT (mask &amp; 8 ? 11 : 10),
<span class="lineNum">    8681 </span>            :                                         GEN_INT (mask &amp; 16 ? 5 : 4),
<span class="lineNum">    8682 </span>            :                                         GEN_INT (mask &amp; 32 ? 13 : 12),
<span class="lineNum">    8683 </span>            :                                         GEN_INT (mask &amp; 64 ? 7 : 6),
<span class="lineNum">    8684 </span>            :                                         GEN_INT (mask &amp; 128 ? 15 : 14),
<span class="lineNum">    8685 </span>            :                                         operands[4], operands[5]));
<span class="lineNum">    8686 </span>            :   DONE;
<span class="lineNum">    8687 </span>            : })
<span class="lineNum">    8688 </span>            : 
<span class="lineNum">    8689 </span>            : (define_insn &quot;avx512f_shufpd512_1&lt;mask_name&gt;&quot;
<span class="lineNum">    8690 </span>            :   [(set (match_operand:V8DF 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    8691 </span>            :         (vec_select:V8DF
<span class="lineNum">    8692 </span>            :           (vec_concat:V16DF
<span class="lineNum">    8693 </span>            :             (match_operand:V8DF 1 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">    8694 </span>            :             (match_operand:V8DF 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;))
<span class="lineNum">    8695 </span>            :           (parallel [(match_operand 3 &quot;const_0_to_1_operand&quot;)
<span class="lineNum">    8696 </span>            :                      (match_operand 4 &quot;const_8_to_9_operand&quot;)
<span class="lineNum">    8697 </span>            :                      (match_operand 5 &quot;const_2_to_3_operand&quot;)
<span class="lineNum">    8698 </span>            :                      (match_operand 6 &quot;const_10_to_11_operand&quot;)
<span class="lineNum">    8699 </span><span class="lineCov">         36 :                      (match_operand 7 &quot;const_4_to_5_operand&quot;)</span>
<span class="lineNum">    8700 </span>            :                      (match_operand 8 &quot;const_12_to_13_operand&quot;)
<span class="lineNum">    8701 </span>            :                      (match_operand 9 &quot;const_6_to_7_operand&quot;)
<span class="lineNum">    8702 </span>            :                      (match_operand 10 &quot;const_14_to_15_operand&quot;)])))]
<span class="lineNum">    8703 </span><span class="lineCov">        543 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    8704 </span><span class="lineCov">        125 : {</span>
<span class="lineNum">    8705 </span><span class="lineCov">        570 :   int mask;</span>
<span class="lineNum">    8706 </span><span class="lineCov">        393 :   mask = INTVAL (operands[3]);</span>
<span class="lineNum">    8707 </span><span class="lineCov">        573 :   mask |= (INTVAL (operands[4]) - 8) &lt;&lt; 1;</span>
<span class="lineNum">    8708 </span><span class="lineCov">        161 :   mask |= (INTVAL (operands[5]) - 2) &lt;&lt; 2;</span>
<span class="lineNum">    8709 </span><span class="lineCov">        161 :   mask |= (INTVAL (operands[6]) - 10) &lt;&lt; 3;</span>
<span class="lineNum">    8710 </span><span class="lineCov">        161 :   mask |= (INTVAL (operands[7]) - 4) &lt;&lt; 4;</span>
<span class="lineNum">    8711 </span><span class="lineCov">        161 :   mask |= (INTVAL (operands[8]) - 12) &lt;&lt; 5;</span>
<span class="lineNum">    8712 </span><span class="lineCov">        194 :   mask |= (INTVAL (operands[9]) - 6) &lt;&lt; 6;</span>
<span class="lineNum">    8713 </span><span class="lineCov">        158 :   mask |= (INTVAL (operands[10]) - 14) &lt;&lt; 7;</span>
<a name="8714"><span class="lineNum">    8714 </span><span class="lineCov">        169 :   operands[3] = GEN_INT (mask);</span></a>
<span class="lineNum">    8715 </span><span class="lineCov">         69 : </span>
<span class="lineNum">    8716 </span><span class="lineCov">        194 :   return &quot;vshufpd\t{%3, %2, %1, %0&lt;mask_operand11&gt;|%0&lt;mask_operand11&gt;, %1, %2, %3}&quot;;</span>
<span class="lineNum">    8717 </span><span class="lineCov">         36 : }</span>
<span class="lineNum">    8718 </span><span class="lineCov">         33 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<a name="8719"><span class="lineNum">    8719 </span><span class="lineCov">         33 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span></a>
<span class="lineNum">    8720 </span><span class="lineCov">         33 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    8721 </span><span class="lineCov">        209 :    (set_attr &quot;mode&quot; &quot;V8DF&quot;)])</span>
<span class="lineNum">    8722 </span>            : 
<span class="lineNum">    8723 </span>            : (define_expand &quot;avx_shufpd256&lt;mask_expand4_name&gt;&quot;
<span class="lineNum">    8724 </span>            :   [(match_operand:V4DF 0 &quot;register_operand&quot;)
<span class="lineNum">    8725 </span>            :    (match_operand:V4DF 1 &quot;register_operand&quot;)
<span class="lineNum">    8726 </span>            :    (match_operand:V4DF 2 &quot;nonimmediate_operand&quot;)
<span class="lineNum">    8727 </span>            :    (match_operand:SI 3 &quot;const_int_operand&quot;)]
<span class="lineNum">    8728 </span>            :   &quot;TARGET_AVX&quot;
<span class="lineNum">    8729 </span>            : {
<span class="lineNum">    8730 </span>            :   int mask = INTVAL (operands[3]);
<span class="lineNum">    8731 </span>            :   emit_insn (gen_avx_shufpd256_1&lt;mask_expand4_name&gt; (operands[0],
<span class="lineNum">    8732 </span>            :                                                      operands[1],
<span class="lineNum">    8733 </span>            :                                                      operands[2],
<span class="lineNum">    8734 </span>            :                                                      GEN_INT (mask &amp; 1),
<span class="lineNum">    8735 </span>            :                                                      GEN_INT (mask &amp; 2 ? 5 : 4),
<span class="lineNum">    8736 </span>            :                                                      GEN_INT (mask &amp; 4 ? 3 : 2),
<span class="lineNum">    8737 </span>            :                                                      GEN_INT (mask &amp; 8 ? 7 : 6)
<span class="lineNum">    8738 </span>            :                                                      &lt;mask_expand4_args&gt;));
<span class="lineNum">    8739 </span>            :   DONE;
<span class="lineNum">    8740 </span>            : })
<span class="lineNum">    8741 </span>            : 
<span class="lineNum">    8742 </span>            : (define_insn &quot;avx_shufpd256_1&lt;mask_name&gt;&quot;
<span class="lineNum">    8743 </span>            :   [(set (match_operand:V4DF 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    8744 </span>            :         (vec_select:V4DF
<span class="lineNum">    8745 </span>            :           (vec_concat:V8DF
<span class="lineNum">    8746 </span>            :             (match_operand:V4DF 1 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">    8747 </span>            :             (match_operand:V4DF 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;))
<span class="lineNum">    8748 </span>            :           (parallel [(match_operand 3 &quot;const_0_to_1_operand&quot;)
<span class="lineNum">    8749 </span>            :                      (match_operand 4 &quot;const_4_to_5_operand&quot;)
<span class="lineNum">    8750 </span>            :                      (match_operand 5 &quot;const_2_to_3_operand&quot;)
<span class="lineNum">    8751 </span>            :                      (match_operand 6 &quot;const_6_to_7_operand&quot;)])))]
<span class="lineNum">    8752 </span><span class="lineCov">        996 :   &quot;TARGET_AVX &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;</span>
<span class="lineNum">    8753 </span><span class="lineCov">        200 : {</span>
<span class="lineNum">    8754 </span><span class="lineCov">       8624 :   int mask;</span>
<span class="lineNum">    8755 </span><span class="lineCov">       7281 :   mask = INTVAL (operands[3]);</span>
<span class="lineNum">    8756 </span><span class="lineCov">       7147 :   mask |= (INTVAL (operands[4]) - 4) &lt;&lt; 1;</span>
<span class="lineNum">    8757 </span><span class="lineCov">       3978 :   mask |= (INTVAL (operands[5]) - 2) &lt;&lt; 2;</span>
<span class="lineNum">    8758 </span><span class="lineCov">       8716 :   mask |= (INTVAL (operands[6]) - 6) &lt;&lt; 3;</span>
<span class="lineNum">    8759 </span><span class="lineCov">        184 :   operands[3] = GEN_INT (mask);</span>
<span class="lineNum">    8760 </span>            : 
<a name="8761"><span class="lineNum">    8761 </span><span class="lineCov">        200 :   return &quot;vshufpd\t{%3, %2, %1, %0&lt;mask_operand7&gt;|%0&lt;mask_operand7&gt;, %1, %2, %3}&quot;;</span></a>
<span class="lineNum">    8762 </span>            : }
<span class="lineNum">    8763 </span>            :   [(set_attr &quot;type&quot; &quot;sseshuf&quot;)
<a name="8764"><span class="lineNum">    8764 </span>            :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</a>
<span class="lineNum">    8765 </span>            :    (set_attr &quot;prefix&quot; &quot;vex&quot;)
<span class="lineNum">    8766 </span><span class="lineCov">         32 :    (set_attr &quot;mode&quot; &quot;V4DF&quot;)])</span>
<a name="8767"><span class="lineNum">    8767 </span>            : </a>
<span class="lineNum">    8768 </span>            : (define_expand &quot;sse2_shufpd&lt;mask_expand4_name&gt;&quot;
<span class="lineNum">    8769 </span>            :   [(match_operand:V2DF 0 &quot;register_operand&quot;)
<span class="lineNum">    8770 </span>            :    (match_operand:V2DF 1 &quot;register_operand&quot;)
<span class="lineNum">    8771 </span>            :    (match_operand:V2DF 2 &quot;vector_operand&quot;)
<span class="lineNum">    8772 </span>            :    (match_operand:SI 3 &quot;const_int_operand&quot;)]
<span class="lineNum">    8773 </span>            :   &quot;TARGET_SSE2&quot;
<span class="lineNum">    8774 </span>            : {
<span class="lineNum">    8775 </span>            :   int mask = INTVAL (operands[3]);
<span class="lineNum">    8776 </span>            :   emit_insn (gen_sse2_shufpd_v2df&lt;mask_expand4_name&gt; (operands[0], operands[1],
<span class="lineNum">    8777 </span>            :                                                       operands[2], GEN_INT (mask &amp; 1),
<span class="lineNum">    8778 </span>            :                                                       GEN_INT (mask &amp; 2 ? 3 : 2)
<span class="lineNum">    8779 </span>            :                                                       &lt;mask_expand4_args&gt;));
<span class="lineNum">    8780 </span>            :   DONE;
<span class="lineNum">    8781 </span>            : })
<span class="lineNum">    8782 </span>            : 
<span class="lineNum">    8783 </span>            : (define_insn &quot;sse2_shufpd_v2df_mask&quot;
<span class="lineNum">    8784 </span>            :   [(set (match_operand:V2DF 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    8785 </span>            :     (vec_merge:V2DF
<span class="lineNum">    8786 </span>            :           (vec_select:V2DF
<span class="lineNum">    8787 </span>            :             (vec_concat:V4DF
<span class="lineNum">    8788 </span>            :               (match_operand:V2DF 1 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">    8789 </span>            :               (match_operand:V2DF 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;))
<span class="lineNum">    8790 </span>            :             (parallel [(match_operand 3 &quot;const_0_to_1_operand&quot;)
<span class="lineNum">    8791 </span>            :                            (match_operand 4 &quot;const_2_to_3_operand&quot;)]))
<span class="lineNum">    8792 </span>            :       (match_operand:V2DF 5 &quot;vector_move_operand&quot; &quot;0C&quot;)
<span class="lineNum">    8793 </span>            :       (match_operand:QI 6 &quot;register_operand&quot; &quot;Yk&quot;)))]
<span class="lineNum">    8794 </span><span class="lineCov">        118 :   &quot;TARGET_AVX512VL&quot;</span>
<span class="lineNum">    8795 </span><span class="lineCov">        149 : {</span>
<span class="lineNum">    8796 </span><span class="lineCov">        247 :   int mask;</span>
<span class="lineNum">    8797 </span><span class="lineCov">         16 :   mask = INTVAL (operands[3]);</span>
<span class="lineNum">    8798 </span><span class="lineCov">        365 :   mask |= (INTVAL (operands[4]) - 2) &lt;&lt; 1;</span>
<span class="lineNum">    8799 </span><span class="lineCov">        365 :   operands[3] = GEN_INT (mask);</span>
<span class="lineNum">    8800 </span><span class="lineCov">         33 : </span>
<span class="lineNum">    8801 </span><span class="lineCov">        649 :   return &quot;vshufpd\t{%3, %2, %1, %0%{%6%}%N5|%0%{%6%}%N5, %1, %2, %3}&quot;;</span>
<a name="8802"><span class="lineNum">    8802 </span><span class="lineCov">        633 : }</span></a>
<span class="lineNum">    8803 </span><span class="lineCov">         33 :   [(set_attr &quot;type&quot; &quot;sseshuf&quot;)</span>
<span class="lineNum">    8804 </span><span class="lineCov">        633 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">    8805 </span><span class="lineCov">        600 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    8806 </span><span class="lineCov">        666 :    (set_attr &quot;mode&quot; &quot;V2DF&quot;)])</span>
<span class="lineNum">    8807 </span><span class="lineCov">        600 : </span>
<span class="lineNum">    8808 </span><span class="lineCov">        600 : ;; punpcklqdq and punpckhqdq are shorter than shufpd.</span>
<span class="lineNum">    8809 </span><span class="lineCov">        600 : (define_insn &quot;avx2_interleave_highv4di&lt;mask_name&gt;&quot;</span>
<span class="lineNum">    8810 </span><span class="lineCov">        600 :   [(set (match_operand:V4DI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    8811 </span>            :         (vec_select:V4DI
<span class="lineNum">    8812 </span><span class="lineCov">        484 :           (vec_concat:V8DI</span>
<span class="lineNum">    8813 </span><span class="lineCov">        484 :             (match_operand:V4DI 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">    8814 </span>            :             (match_operand:V4DI 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;))
<span class="lineNum">    8815 </span><span class="lineCov">        106 :           (parallel [(const_int 1)</span>
<span class="lineNum">    8816 </span><span class="lineCov">        106 :                      (const_int 5)</span>
<span class="lineNum">    8817 </span><span class="lineCov">        106 :                      (const_int 3)</span>
<span class="lineNum">    8818 </span>            :                      (const_int 7)])))]
<span class="lineNum">    8819 </span><span class="lineCov">         48 :   &quot;TARGET_AVX2 &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;</span>
<span class="lineNum">    8820 </span><span class="lineCov">        120 :   &quot;vpunpckhqdq\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">    8821 </span>            :   [(set_attr &quot;type&quot; &quot;sselog&quot;)
<span class="lineNum">    8822 </span><span class="lineCov">        106 :    (set_attr &quot;prefix&quot; &quot;vex&quot;)</span>
<span class="lineNum">    8823 </span><span class="lineCov">        106 :    (set_attr &quot;mode&quot; &quot;OI&quot;)])</span>
<a name="8824"><span class="lineNum">    8824 </span>            : </a>
<span class="lineNum">    8825 </span><span class="lineCov">        106 : (define_insn &quot;&lt;mask_codefor&gt;avx512f_interleave_highv8di&lt;mask_name&gt;&quot;</span>
<span class="lineNum">    8826 </span><span class="lineCov">        152 :   [(set (match_operand:V8DI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    8827 </span>            :         (vec_select:V8DI
<span class="lineNum">    8828 </span><span class="lineCov">        106 :           (vec_concat:V16DI</span>
<span class="lineNum">    8829 </span><span class="lineCov">        106 :             (match_operand:V8DI 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">    8830 </span>            :             (match_operand:V8DI 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;))
<span class="lineNum">    8831 </span><span class="lineCov">        106 :           (parallel [(const_int 1) (const_int 9)</span>
<span class="lineNum">    8832 </span><span class="lineCov">        106 :                      (const_int 3) (const_int 11)</span>
<span class="lineNum">    8833 </span>            :                      (const_int 5) (const_int 13)
<span class="lineNum">    8834 </span><span class="lineCov">        106 :                      (const_int 7) (const_int 15)])))]</span>
<a name="8835"><span class="lineNum">    8835 </span><span class="lineCov">         15 :   &quot;TARGET_AVX512F&quot;</span></a>
<span class="lineNum">    8836 </span><span class="lineCov">        124 :   &quot;vpunpckhqdq\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">    8837 </span><span class="lineCov">     170762 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">    8838 </span><span class="lineCov">        106 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    8839 </span><span class="lineCov">        106 :    (set_attr &quot;mode&quot; &quot;XI&quot;)])</span>
<span class="lineNum">    8840 </span>            : 
<span class="lineNum">    8841 </span><span class="lineCov">     341388 : (define_insn &quot;vec_interleave_highv2di&lt;mask_name&gt;&quot;</span>
<span class="lineNum">    8842 </span><span class="lineCov">        120 :   [(set (match_operand:V2DI 0 &quot;register_operand&quot; &quot;=x,v&quot;)</span>
<span class="lineNum">    8843 </span><span class="lineCov">     170776 :         (vec_select:V2DI</span>
<span class="lineNum">    8844 </span><span class="lineCov">     170882 :           (vec_concat:V4DI</span>
<span class="lineNum">    8845 </span><span class="lineCov">        120 :             (match_operand:V2DI 1 &quot;register_operand&quot; &quot;0,v&quot;)</span>
<span class="lineNum">    8846 </span><span class="lineCov">     170776 :             (match_operand:V2DI 2 &quot;vector_operand&quot; &quot;xBm,vm&quot;))</span>
<span class="lineNum">    8847 </span><span class="lineCov">     199607 :           (parallel [(const_int 1)</span>
<span class="lineNum">    8848 </span><span class="lineCov">        120 :                      (const_int 3)])))]</span>
<span class="lineNum">    8849 </span><span class="lineCov">      24515 :   &quot;TARGET_SSE2 &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;</span>
<span class="lineNum">    8850 </span><span class="lineCov">      28761 :   &quot;@</span>
<span class="lineNum">    8851 </span><span class="lineCov">        196 :    punpckhqdq\t{%2, %0|%0, %2}</span>
<span class="lineNum">    8852 </span><span class="lineCov">     170762 :    vpunpckhqdq\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">    8853 </span><span class="lineCov">     170868 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<span class="lineNum">    8854 </span><span class="lineCov">        748 :    (set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">    8855 </span><span class="lineCov">     170150 :    (set_attr &quot;prefix_data16&quot; &quot;1,*&quot;)</span>
<span class="lineNum">    8856 </span><span class="lineCov">        611 :    (set_attr &quot;prefix&quot; &quot;orig,&lt;mask_prefix&gt;&quot;)</span>
<span class="lineNum">    8857 </span><span class="lineCov">        120 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">    8858 </span><span class="lineCov">     112627 : </span>
<span class="lineNum">    8859 </span><span class="lineCov">     126117 : (define_insn &quot;avx2_interleave_lowv4di&lt;mask_name&gt;&quot;</span>
<span class="lineNum">    8860 </span><span class="lineCov">        389 :   [(set (match_operand:V4DI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    8861 </span><span class="lineCov">      13897 :         (vec_select:V4DI</span>
<span class="lineNum">    8862 </span><span class="lineCov">        495 :           (vec_concat:V8DI</span>
<span class="lineNum">    8863 </span><span class="lineCov">       5964 :             (match_operand:V4DI 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">    8864 </span><span class="lineCov">      12025 :             (match_operand:V4DI 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;))</span>
<span class="lineNum">    8865 </span><span class="lineCov">         97 :           (parallel [(const_int 0)</span>
<span class="lineNum">    8866 </span><span class="lineCov">         99 :                      (const_int 4)</span>
<span class="lineNum">    8867 </span><span class="lineCov">         99 :                      (const_int 2)</span>
<span class="lineNum">    8868 </span><span class="lineCov">         99 :                      (const_int 6)])))]</span>
<span class="lineNum">    8869 </span><span class="lineCov">        280 :   &quot;TARGET_AVX2 &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;</span>
<span class="lineNum">    8870 </span><span class="lineCov">        469 :   &quot;vpunpcklqdq\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">    8871 </span>            :   [(set_attr &quot;type&quot; &quot;sselog&quot;)
<span class="lineNum">    8872 </span>            :    (set_attr &quot;prefix&quot; &quot;vex&quot;)
<span class="lineNum">    8873 </span>            :    (set_attr &quot;mode&quot; &quot;OI&quot;)])
<span class="lineNum">    8874 </span>            : 
<span class="lineNum">    8875 </span>            : (define_insn &quot;&lt;mask_codefor&gt;avx512f_interleave_lowv8di&lt;mask_name&gt;&quot;
<span class="lineNum">    8876 </span>            :   [(set (match_operand:V8DI 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    8877 </span>            :         (vec_select:V8DI
<span class="lineNum">    8878 </span>            :           (vec_concat:V16DI
<span class="lineNum">    8879 </span>            :             (match_operand:V8DI 1 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">    8880 </span>            :             (match_operand:V8DI 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;))
<span class="lineNum">    8881 </span><span class="lineCov">       2419 :           (parallel [(const_int 0) (const_int 8)</span>
<span class="lineNum">    8882 </span><span class="lineCov">       2419 :                      (const_int 2) (const_int 10)</span>
<span class="lineNum">    8883 </span><span class="lineCov">        596 :                      (const_int 4) (const_int 12)</span>
<span class="lineNum">    8884 </span><span class="lineCov">        245 :                      (const_int 6) (const_int 14)])))]</span>
<span class="lineNum">    8885 </span><span class="lineCov">       2571 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    8886 </span><span class="lineCov">          4 :   &quot;vpunpcklqdq\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">    8887 </span>            :   [(set_attr &quot;type&quot; &quot;sselog&quot;)
<span class="lineNum">    8888 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    8889 </span><span class="lineCov">         72 :    (set_attr &quot;mode&quot; &quot;XI&quot;)])</span>
<span class="lineNum">    8890 </span><span class="lineCov">         16 : </span>
<span class="lineNum">    8891 </span><span class="lineCov">         16 : (define_insn &quot;vec_interleave_lowv2di&lt;mask_name&gt;&quot;</span>
<span class="lineNum">    8892 </span><span class="lineCov">         16 :   [(set (match_operand:V2DI 0 &quot;register_operand&quot; &quot;=x,v&quot;)</span>
<span class="lineNum">    8893 </span><span class="lineCov">         16 :         (vec_select:V2DI</span>
<span class="lineNum">    8894 </span><span class="lineCov">        176 :           (vec_concat:V4DI</span>
<span class="lineNum">    8895 </span><span class="lineCov">         72 :             (match_operand:V2DI 1 &quot;register_operand&quot; &quot;0,v&quot;)</span>
<span class="lineNum">    8896 </span><span class="lineCov">         88 :             (match_operand:V2DI 2 &quot;vector_operand&quot; &quot;xBm,vm&quot;))</span>
<span class="lineNum">    8897 </span><span class="lineCov">        673 :           (parallel [(const_int 0)</span>
<span class="lineNum">    8898 </span><span class="lineCov">        761 :                      (const_int 2)])))]</span>
<span class="lineNum">    8899 </span><span class="lineCov">       2104 :   &quot;TARGET_SSE2 &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;</span>
<span class="lineNum">    8900 </span><span class="lineCov">        792 :   &quot;@</span>
<span class="lineNum">    8901 </span><span class="lineCov">         72 :    punpcklqdq\t{%2, %0|%0, %2}</span>
<span class="lineNum">    8902 </span>            :    vpunpcklqdq\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;
<span class="lineNum">    8903 </span>            :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)
<span class="lineNum">    8904 </span>            :    (set_attr &quot;type&quot; &quot;sselog&quot;)
<span class="lineNum">    8905 </span>            :    (set_attr &quot;prefix_data16&quot; &quot;1,*&quot;)
<span class="lineNum">    8906 </span>            :    (set_attr &quot;prefix&quot; &quot;orig,vex&quot;)
<span class="lineNum">    8907 </span>            :    (set_attr &quot;mode&quot; &quot;TI&quot;)])
<span class="lineNum">    8908 </span>            : 
<span class="lineNum">    8909 </span>            : (define_insn &quot;sse2_shufpd_&lt;mode&gt;&quot;
<span class="lineNum">    8910 </span>            :   [(set (match_operand:VI8F_128 0 &quot;register_operand&quot; &quot;=x,v&quot;)
<a name="8911"><span class="lineNum">    8911 </span>            :         (vec_select:VI8F_128</a>
<span class="lineNum">    8912 </span>            :           (vec_concat:&lt;ssedoublevecmode&gt;
<span class="lineNum">    8913 </span><span class="lineCov">      21138 :             (match_operand:VI8F_128 1 &quot;register_operand&quot; &quot;0,v&quot;)</span>
<span class="lineNum">    8914 </span>            :             (match_operand:VI8F_128 2 &quot;vector_operand&quot; &quot;xBm,vm&quot;))
<span class="lineNum">    8915 </span>            :           (parallel [(match_operand 3 &quot;const_0_to_1_operand&quot;)
<span class="lineNum">    8916 </span>            :                      (match_operand 4 &quot;const_2_to_3_operand&quot;)])))]
<span class="lineNum">    8917 </span><span class="lineCov">      30003 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">    8918 </span><span class="lineCov">       6747 : {</span>
<span class="lineNum">    8919 </span><span class="lineCov">      21338 :   int mask;</span>
<span class="lineNum">    8920 </span><span class="lineCov">      21338 :   mask = INTVAL (operands[3]);</span>
<span class="lineNum">    8921 </span><span class="lineCov">      23146 :   mask |= (INTVAL (operands[4]) - 2) &lt;&lt; 1;</span>
<span class="lineNum">    8922 </span><span class="lineCov">       1854 :   operands[3] = GEN_INT (mask);</span>
<span class="lineNum">    8923 </span><span class="lineCov">      22630 : </span>
<span class="lineNum">    8924 </span><span class="lineCov">        532 :   switch (which_alternative)</span>
<a name="8925"><span class="lineNum">    8925 </span><span class="lineCov">      21138 :     {</span></a>
<span class="lineNum">    8926 </span><span class="lineCov">      20822 :     case 0:</span>
<span class="lineNum">    8927 </span><span class="lineCov">        454 :       return &quot;shufpd\t{%3, %2, %0|%0, %2, %3}&quot;;</span>
<span class="lineNum">    8928 </span><span class="lineCov">      20832 :     case 1:</span>
<span class="lineNum">    8929 </span><span class="lineCov">      20832 :       return &quot;vshufpd\t{%3, %2, %1, %0|%0, %1, %2, %3}&quot;;</span>
<span class="lineNum">    8930 </span><span class="lineCov">        316 :     default:</span>
<span class="lineNum">    8931 </span><span class="lineCov">        443 :       gcc_unreachable ();</span>
<span class="lineNum">    8932 </span><span class="lineCov">       7875 :     }</span>
<span class="lineNum">    8933 </span><span class="lineCov">       7848 : }</span>
<span class="lineNum">    8934 </span><span class="lineCov">        443 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<a name="8935"><span class="lineNum">    8935 </span><span class="lineCov">       7971 :    (set_attr &quot;type&quot; &quot;sseshuf&quot;)</span></a>
<span class="lineNum">    8936 </span><span class="lineCov">       8271 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">    8937 </span><span class="lineCov">        470 :    (set_attr &quot;prefix&quot; &quot;orig,maybe_evex&quot;)</span>
<span class="lineNum">    8938 </span><span class="lineCov">       7955 :    (set_attr &quot;mode&quot; &quot;V2DF&quot;)])</span>
<span class="lineNum">    8939 </span><span class="lineCov">       7722 : </span>
<span class="lineNum">    8940 </span><span class="lineCov">        332 : ;; Avoid combining registers from different units in a single alternative,</span>
<span class="lineNum">    8941 </span><span class="lineCov">       7706 : ;; see comment above inline_secondary_memory_needed function in i386.c</span>
<span class="lineNum">    8942 </span><span class="lineCov">        454 : (define_insn &quot;sse2_storehpd&quot;</span>
<span class="lineNum">    8943 </span><span class="lineCov">        316 :   [(set (match_operand:DF 0 &quot;nonimmediate_operand&quot;     &quot;=m,x,Yv,x,*f,r&quot;)</span>
<span class="lineNum">    8944 </span><span class="lineCov">       6036 :         (vec_select:DF</span>
<span class="lineNum">    8945 </span><span class="lineCov">       5898 :           (match_operand:V2DF 1 &quot;nonimmediate_operand&quot; &quot; v,0, v,o,o,o&quot;)</span>
<span class="lineNum">    8946 </span><span class="lineCov">        316 :           (parallel [(const_int 1)])))]</span>
<span class="lineNum">    8947 </span><span class="lineCov">       7974 :   &quot;TARGET_SSE2 &amp;&amp; !(MEM_P (operands[0]) &amp;&amp; MEM_P (operands[1]))&quot;</span>
<span class="lineNum">    8948 </span><span class="lineCov">        316 :   &quot;@</span>
<span class="lineNum">    8949 </span><span class="lineCov">        316 :    %vmovhpd\t{%1, %0|%0, %1}</span>
<span class="lineNum">    8950 </span><span class="lineCov">        138 :    unpckhpd\t%0, %0</span>
<span class="lineNum">    8951 </span><span class="lineCov">        316 :    vunpckhpd\t{%d1, %0|%0, %d1}</span>
<span class="lineNum">    8952 </span><span class="lineCov">        316 :    #</span>
<span class="lineNum">    8953 </span><span class="lineCov">        138 :    #</span>
<span class="lineNum">    8954 </span><span class="lineCov">        316 :    #&quot;</span>
<span class="lineNum">    8955 </span><span class="lineCov">        316 :   [(set_attr &quot;isa&quot; &quot;*,noavx,avx,*,*,*&quot;)</span>
<span class="lineNum">    8956 </span><span class="lineCov">        138 :    (set_attr &quot;type&quot; &quot;ssemov,sselog1,sselog1,ssemov,fmov,imov&quot;)</span>
<span class="lineNum">    8957 </span><span class="lineCov">        316 :    (set (attr &quot;prefix_data16&quot;)</span>
<span class="lineNum">    8958 </span><span class="lineCov">        316 :      (if_then_else</span>
<span class="lineNum">    8959 </span><span class="lineCov">        138 :        (and (eq_attr &quot;alternative&quot; &quot;0&quot;)</span>
<span class="lineNum">    8960 </span><span class="lineCov">        316 :             (not (match_test &quot;TARGET_AVX&quot;)))</span>
<span class="lineNum">    8961 </span><span class="lineCov">        316 :        (const_string &quot;1&quot;)</span>
<span class="lineNum">    8962 </span><span class="lineCov">        138 :        (const_string &quot;*&quot;)))</span>
<span class="lineNum">    8963 </span><span class="lineCov">        316 :    (set_attr &quot;prefix&quot; &quot;maybe_vex,orig,maybe_evex,*,*,*&quot;)</span>
<span class="lineNum">    8964 </span><span class="lineCov">        316 :    (set_attr &quot;mode&quot; &quot;V1DF,V1DF,V2DF,DF,DF,DF&quot;)])</span>
<span class="lineNum">    8965 </span><span class="lineCov">        138 : </span>
<span class="lineNum">    8966 </span><span class="lineCov">        316 : (define_split</span>
<span class="lineNum">    8967 </span><span class="lineCov">        316 :   [(set (match_operand:DF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    8968 </span><span class="lineCov">        138 :         (vec_select:DF</span>
<span class="lineNum">    8969 </span><span class="lineCov">        316 :           (match_operand:V2DF 1 &quot;memory_operand&quot;)</span>
<span class="lineNum">    8970 </span><span class="lineCov">        316 :           (parallel [(const_int 1)])))]</span>
<span class="lineNum">    8971 </span><span class="lineCov">        249 :   &quot;TARGET_SSE2 &amp;&amp; reload_completed&quot;</span>
<span class="lineNum">    8972 </span><span class="lineCov">        111 :   [(set (match_dup 0) (match_dup 1))]</span>
<span class="lineNum">    8973 </span><span class="lineCov">        316 :   &quot;operands[1] = adjust_address (operands[1], DFmode, 8);&quot;)</span>
<span class="lineNum">    8974 </span><span class="lineCov">        138 : </span>
<span class="lineNum">    8975 </span><span class="lineCov">        316 : (define_insn &quot;*vec_extractv2df_1_sse&quot;</span>
<span class="lineNum">    8976 </span><span class="lineCov">        316 :   [(set (match_operand:DF 0 &quot;nonimmediate_operand&quot; &quot;=m,x,x&quot;)</span>
<span class="lineNum">    8977 </span><span class="lineCov">        138 :         (vec_select:DF</span>
<span class="lineNum">    8978 </span><span class="lineCov">        316 :           (match_operand:V2DF 1 &quot;nonimmediate_operand&quot; &quot;x,x,o&quot;)</span>
<span class="lineNum">    8979 </span><span class="lineCov">        316 :           (parallel [(const_int 1)])))]</span>
<span class="lineNum">    8980 </span><span class="lineCov">        138 :   &quot;!TARGET_SSE2 &amp;&amp; TARGET_SSE</span>
<span class="lineNum">    8981 </span><span class="lineNoCov">          0 :    &amp;&amp; !(MEM_P (operands[0]) &amp;&amp; MEM_P (operands[1]))&quot;</span>
<span class="lineNum">    8982 </span><span class="lineCov">        316 :   &quot;@</span>
<span class="lineNum">    8983 </span><span class="lineCov">        138 :    movhps\t{%1, %0|%q0, %1}</span>
<span class="lineNum">    8984 </span><span class="lineCov">     247268 :    movhlps\t{%1, %0|%0, %1}</span>
<span class="lineNum">    8985 </span><span class="lineCov">        316 :    movlps\t{%H1, %0|%0, %H1}&quot;</span>
<span class="lineNum">    8986 </span><span class="lineCov">        138 :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">    8987 </span><span class="lineCov">      12356 :    (set_attr &quot;mode&quot; &quot;V2SF,V4SF,V2SF&quot;)])</span>
<span class="lineNum">    8988 </span><span class="lineCov">        316 : </span>
<span class="lineNum">    8989 </span><span class="lineCov">      12494 : ;; Avoid combining registers from different units in a single alternative,</span>
<span class="lineNum">    8990 </span><span class="lineCov">      12356 : ;; see comment above inline_secondary_memory_needed function in i386.c</span>
<span class="lineNum">    8991 </span><span class="lineCov">      12279 : (define_insn &quot;sse2_storelpd&quot;</span>
<span class="lineNum">    8992 </span><span class="lineCov">      24457 :   [(set (match_operand:DF 0 &quot;nonimmediate_operand&quot;     &quot;=m,x,x,*f,r&quot;)</span>
<span class="lineNum">    8993 </span><span class="lineCov">        316 :         (vec_select:DF</span>
<span class="lineNum">    8994 </span><span class="lineCov">        316 :           (match_operand:V2DF 1 &quot;nonimmediate_operand&quot; &quot; v,x,m,m,m&quot;)</span>
<span class="lineNum">    8995 </span><span class="lineCov">     419434 :           (parallel [(const_int 0)])))]</span>
<span class="lineNum">    8996 </span><span class="lineCov">      14355 :   &quot;TARGET_SSE2 &amp;&amp; !(MEM_P (operands[0]) &amp;&amp; MEM_P (operands[1]))&quot;</span>
<span class="lineNum">    8997 </span><span class="lineCov">        316 :   &quot;@</span>
<span class="lineNum">    8998 </span><span class="lineCov">      27234 :    %vmovlpd\t{%1, %0|%0, %1}</span>
<span class="lineNum">    8999 </span><span class="lineCov">        316 :    #</span>
<span class="lineNum">    9000 </span><span class="lineCov">      27412 :    #</span>
<span class="lineNum">    9001 </span><span class="lineCov">      27162 :    #</span>
<span class="lineNum">    9002 </span><span class="lineCov">      22251 :    #&quot;</span>
<span class="lineNum">    9003 </span><span class="lineCov">      49663 :   [(set_attr &quot;type&quot; &quot;ssemov,ssemov,ssemov,fmov,imov&quot;)</span>
<span class="lineNum">    9004 </span><span class="lineCov">        138 :    (set (attr &quot;prefix_data16&quot;)</span>
<span class="lineNum">    9005 </span><span class="lineCov">        316 :      (if_then_else (eq_attr &quot;alternative&quot; &quot;0&quot;)</span>
<span class="lineNum">    9006 </span><span class="lineCov">        316 :                    (const_string &quot;1&quot;)</span>
<span class="lineNum">    9007 </span><span class="lineCov">        138 :                    (const_string &quot;*&quot;)))</span>
<span class="lineNum">    9008 </span><span class="lineCov">        316 :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)</span>
<span class="lineNum">    9009 </span><span class="lineCov">        316 :    (set_attr &quot;mode&quot; &quot;V1DF,DF,DF,DF,DF&quot;)])</span>
<span class="lineNum">    9010 </span><span class="lineCov">        138 : </span>
<span class="lineNum">    9011 </span><span class="lineCov">        316 : (define_split</span>
<span class="lineNum">    9012 </span><span class="lineCov">        316 :   [(set (match_operand:DF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    9013 </span><span class="lineCov">        138 :         (vec_select:DF</span>
<span class="lineNum">    9014 </span><span class="lineCov">        316 :           (match_operand:V2DF 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    9015 </span><span class="lineCov">        316 :           (parallel [(const_int 0)])))]</span>
<span class="lineNum">    9016 </span><span class="lineCov">       4208 :   &quot;TARGET_SSE2 &amp;&amp; reload_completed&quot;</span>
<span class="lineNum">    9017 </span><span class="lineCov">       1030 :   [(set (match_dup 0) (match_dup 1))]</span>
<span class="lineNum">    9018 </span><span class="lineCov">        316 :   &quot;operands[1] = gen_lowpart (DFmode, operands[1]);&quot;)</span>
<span class="lineNum">    9019 </span><span class="lineCov">        138 : </span>
<span class="lineNum">    9020 </span><span class="lineCov">      56862 : (define_insn &quot;*vec_extractv2df_0_sse&quot;</span>
<span class="lineNum">    9021 </span><span class="lineCov">      56862 :   [(set (match_operand:DF 0 &quot;nonimmediate_operand&quot; &quot;=m,x,x&quot;)</span>
<span class="lineNum">    9022 </span><span class="lineCov">      56678 :         (vec_select:DF</span>
<span class="lineNum">    9023 </span><span class="lineCov">      56540 :           (match_operand:V2DF 1 &quot;nonimmediate_operand&quot; &quot;x,x,m&quot;)</span>
<span class="lineNum">    9024 </span><span class="lineCov">      56862 :           (parallel [(const_int 0)])))]</span>
<a name="9025"><span class="lineNum">    9025 </span><span class="lineCov">        138 :   &quot;!TARGET_SSE2 &amp;&amp; TARGET_SSE</span></a>
<span class="lineNum">    9026 </span><span class="lineNoCov">          0 :    &amp;&amp; !(MEM_P (operands[0]) &amp;&amp; MEM_P (operands[1]))&quot;</span>
<span class="lineNum">    9027 </span><span class="lineCov">        465 :   &quot;@</span>
<span class="lineNum">    9028 </span><span class="lineCov">        454 :    movlps\t{%1, %0|%0, %1}</span>
<span class="lineNum">    9029 </span><span class="lineNoCov">          0 :    movaps\t{%1, %0|%0, %1}</span>
<span class="lineNum">    9030 </span><span class="lineCov">        454 :    movlps\t{%1, %0|%0, %q1}&quot;</span>
<span class="lineNum">    9031 </span><span class="lineCov">        138 :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<a name="9032"><span class="lineNum">    9032 </span><span class="lineCov">        316 :    (set_attr &quot;mode&quot; &quot;V2SF,V4SF,V2SF&quot;)])</span></a>
<span class="lineNum">    9033 </span><span class="lineCov">        138 : </span>
<span class="lineNum">    9034 </span><span class="lineCov">        138 : (define_expand &quot;sse2_loadhpd_exp&quot;</span>
<span class="lineNum">    9035 </span><span class="lineCov">        316 :   [(set (match_operand:V2DF 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    9036 </span><span class="lineCov">        316 :         (vec_concat:V2DF</span>
<span class="lineNum">    9037 </span><span class="lineCov">      39719 :           (vec_select:DF</span>
<span class="lineNum">    9038 </span><span class="lineCov">        272 :             (match_operand:V2DF 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    9039 </span><span class="lineCov">        272 :             (parallel [(const_int 0)]))</span>
<span class="lineNum">    9040 </span><span class="lineCov">       9307 :           (match_operand:DF 2 &quot;nonimmediate_operand&quot;)))]</span>
<span class="lineNum">    9041 </span><span class="lineCov">       9418 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">    9042 </span><span class="lineCov">       9280 : {</span>
<span class="lineNum">    9043 </span><span class="lineCov">       9443 :   rtx dst = ix86_fixup_binary_operands (UNKNOWN, V2DFmode, operands);</span>
<span class="lineNum">    9044 </span><span class="lineCov">        138 : </span>
<span class="lineNum">    9045 </span><span class="lineCov">        136 :   emit_insn (gen_sse2_loadhpd (dst, operands[1], operands[2]));</span>
<span class="lineNum">    9046 </span><span class="lineCov">        136 : </span>
<span class="lineNum">    9047 </span><span class="lineCov">         44 :   /* Fix up the destination if needed.  */</span>
<span class="lineNum">    9048 </span><span class="lineCov">         44 :   if (dst != operands[0])</span>
<span class="lineNum">    9049 </span><span class="lineCov">        136 :     emit_move_insn (operands[0], dst);</span>
<span class="lineNum">    9050 </span><span class="lineCov">         44 : </span>
<span class="lineNum">    9051 </span><span class="lineCov">         44 :   DONE;</span>
<span class="lineNum">    9052 </span><span class="lineCov">        136 : })</span>
<span class="lineNum">    9053 </span><span class="lineCov">         44 : </span>
<span class="lineNum">    9054 </span><span class="lineCov">         44 : ;; Avoid combining registers from different units in a single alternative,</span>
<span class="lineNum">    9055 </span><span class="lineCov">        136 : ;; see comment above inline_secondary_memory_needed function in i386.c</span>
<span class="lineNum">    9056 </span><span class="lineCov">         44 : (define_insn &quot;sse2_loadhpd&quot;</span>
<span class="lineNum">    9057 </span><span class="lineCov">         44 :   [(set (match_operand:V2DF 0 &quot;nonimmediate_operand&quot;</span>
<span class="lineNum">    9058 </span><span class="lineCov">        136 :           &quot;=x,v,x,v ,o,o ,o&quot;)</span>
<span class="lineNum">    9059 </span><span class="lineCov">         44 :         (vec_concat:V2DF</span>
<span class="lineNum">    9060 </span><span class="lineCov">         44 :           (vec_select:DF</span>
<span class="lineNum">    9061 </span><span class="lineCov">        136 :             (match_operand:V2DF 1 &quot;nonimmediate_operand&quot;</span>
<span class="lineNum">    9062 </span><span class="lineCov">         44 :           &quot; 0,v,0,v ,0,0 ,0&quot;)</span>
<span class="lineNum">    9063 </span><span class="lineCov">         44 :             (parallel [(const_int 0)]))</span>
<span class="lineNum">    9064 </span><span class="lineCov">        136 :           (match_operand:DF 2 &quot;nonimmediate_operand&quot;</span>
<span class="lineNum">    9065 </span><span class="lineCov">         44 :           &quot; m,m,x,Yv,x,*f,r&quot;)))]</span>
<span class="lineNum">    9066 </span><span class="lineCov">        109 :   &quot;TARGET_SSE2 &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">    9067 </span><span class="lineCov">        238 :   &quot;@</span>
<span class="lineNum">    9068 </span><span class="lineCov">         44 :    movhpd\t{%2, %0|%0, %2}</span>
<span class="lineNum">    9069 </span><span class="lineCov">         44 :    vmovhpd\t{%2, %1, %0|%0, %1, %2}</span>
<span class="lineNum">    9070 </span><span class="lineCov">        136 :    unpcklpd\t{%2, %0|%0, %2}</span>
<span class="lineNum">    9071 </span><span class="lineCov">         44 :    vunpcklpd\t{%2, %1, %0|%0, %1, %2}</span>
<span class="lineNum">    9072 </span><span class="lineCov">         44 :    #</span>
<span class="lineNum">    9073 </span><span class="lineCov">        136 :    #</span>
<span class="lineNum">    9074 </span><span class="lineCov">        285 :    #&quot;</span>
<span class="lineNum">    9075 </span><span class="lineCov">         44 :   [(set_attr &quot;isa&quot; &quot;noavx,avx,noavx,avx,*,*,*&quot;)</span>
<span class="lineNum">    9076 </span><span class="lineCov">        377 :    (set_attr &quot;type&quot; &quot;ssemov,ssemov,sselog,sselog,ssemov,fmov,imov&quot;)</span>
<span class="lineNum">    9077 </span><span class="lineCov">         44 :    (set (attr &quot;prefix_data16&quot;)</span>
<span class="lineNum">    9078 </span><span class="lineCov">         44 :      (if_then_else (eq_attr &quot;alternative&quot; &quot;0&quot;)</span>
<span class="lineNum">    9079 </span><span class="lineCov">        377 :                    (const_string &quot;1&quot;)</span>
<span class="lineNum">    9080 </span><span class="lineCov">         44 :                    (const_string &quot;*&quot;)))</span>
<span class="lineNum">    9081 </span><span class="lineCov">         44 :    (set_attr &quot;prefix&quot; &quot;orig,maybe_evex,orig,maybe_evex,*,*,*&quot;)</span>
<span class="lineNum">    9082 </span><span class="lineCov">        136 :    (set_attr &quot;mode&quot; &quot;V1DF,V1DF,V2DF,V2DF,DF,DF,DF&quot;)])</span>
<span class="lineNum">    9083 </span><span class="lineCov">        526 : </span>
<span class="lineNum">    9084 </span><span class="lineCov">         44 : (define_split</span>
<span class="lineNum">    9085 </span><span class="lineCov">        136 :   [(set (match_operand:V2DF 0 &quot;memory_operand&quot;)</span>
<span class="lineNum">    9086 </span><span class="lineCov">         22 :         (vec_concat:V2DF</span>
<span class="lineNum">    9087 </span><span class="lineCov">         66 :           (vec_select:DF (match_dup 0) (parallel [(const_int 0)]))</span>
<span class="lineNum">    9088 </span><span class="lineCov">        180 :           (match_operand:DF 1 &quot;register_operand&quot;)))]</span>
<span class="lineNum">    9089 </span><span class="lineNoCov">          0 :   &quot;TARGET_SSE2 &amp;&amp; reload_completed&quot;</span>
<span class="lineNum">    9090 </span><span class="lineCov">         44 :   [(set (match_dup 0) (match_dup 1))]</span>
<span class="lineNum">    9091 </span><span class="lineCov">        136 :   &quot;operands[0] = adjust_address (operands[0], DFmode, 8);&quot;)</span>
<span class="lineNum">    9092 </span><span class="lineCov">         44 : </span>
<span class="lineNum">    9093 </span><span class="lineCov">        488 : (define_expand &quot;sse2_loadlpd_exp&quot;</span>
<span class="lineNum">    9094 </span><span class="lineCov">        136 :   [(set (match_operand:V2DF 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    9095 </span><span class="lineCov">        125 :         (vec_concat:V2DF</span>
<span class="lineNum">    9096 </span><span class="lineCov">        236 :           (match_operand:DF 2 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    9097 </span><span class="lineCov">        247 :           (vec_select:DF</span>
<span class="lineNum">    9098 </span><span class="lineCov">        236 :             (match_operand:V2DF 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    9099 </span><span class="lineCov">        236 :             (parallel [(const_int 1)]))))]</span>
<span class="lineNum">    9100 </span><span class="lineCov">        247 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">    9101 </span><span class="lineCov">         44 : {</span>
<span class="lineNum">    9102 </span><span class="lineCov">        155 :   rtx dst = ix86_fixup_binary_operands (UNKNOWN, V2DFmode, operands);</span>
<span class="lineNum">    9103 </span><span class="lineCov">        247 : </span>
<span class="lineNum">    9104 </span><span class="lineCov">        155 :   emit_insn (gen_sse2_loadlpd (dst, operands[1], operands[2]));</span>
<a name="9105"><span class="lineNum">    9105 </span><span class="lineCov">         44 : </span></a>
<span class="lineNum">    9106 </span><span class="lineCov">        136 :   /* Fix up the destination if needed.  */</span>
<span class="lineNum">    9107 </span><span class="lineCov">         44 :   if (dst != operands[0])</span>
<span class="lineNum">    9108 </span><span class="lineCov">         44 :     emit_move_insn (operands[0], dst);</span>
<span class="lineNum">    9109 </span><span class="lineCov">        136 : </span>
<span class="lineNum">    9110 </span><span class="lineCov">       1074 :   DONE;</span>
<span class="lineNum">    9111 </span><span class="lineCov">         44 : })</span>
<span class="lineNum">    9112 </span><span class="lineCov">       1166 : </span>
<span class="lineNum">    9113 </span><span class="lineCov">       1074 : ;; Avoid combining registers from different units in a single alternative,</span>
<span class="lineNum">    9114 </span><span class="lineCov">       1074 : ;; see comment above inline_secondary_memory_needed function in i386.c</span>
<span class="lineNum">    9115 </span><span class="lineCov">       1166 : (define_insn &quot;sse2_loadlpd&quot;</span>
<span class="lineNum">    9116 </span><span class="lineCov">         44 :   [(set (match_operand:V2DF 0 &quot;nonimmediate_operand&quot;</span>
<span class="lineNum">    9117 </span><span class="lineCov">       1074 :           &quot;=v,x,v,x,v,x,x,v,m,m ,m&quot;)</span>
<span class="lineNum">    9118 </span><span class="lineCov">        136 :         (vec_concat:V2DF</span>
<span class="lineNum">    9119 </span><span class="lineCov">         44 :           (match_operand:DF 2 &quot;nonimmediate_operand&quot;</span>
<span class="lineNum">    9120 </span><span class="lineCov">         44 :           &quot;vm,m,m,x,v,0,0,v,x,*f,r&quot;)</span>
<span class="lineNum">    9121 </span><span class="lineCov">        136 :           (vec_select:DF</span>
<span class="lineNum">    9122 </span><span class="lineCov">         44 :             (match_operand:V2DF 1 &quot;vector_move_operand&quot;</span>
<span class="lineNum">    9123 </span><span class="lineCov">         44 :           &quot; C,0,v,0,v,x,o,o,0,0 ,0&quot;)</span>
<span class="lineNum">    9124 </span><span class="lineCov">        136 :             (parallel [(const_int 1)]))))]</span>
<span class="lineNum">    9125 </span><span class="lineCov">          2 :   &quot;TARGET_SSE2 &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">    9126 </span><span class="lineCov">        150 :   &quot;@</span>
<span class="lineNum">    9127 </span><span class="lineCov">        136 :    %vmovq\t{%2, %0|%0, %2}</span>
<span class="lineNum">    9128 </span><span class="lineCov">         44 :    movlpd\t{%2, %0|%0, %2}</span>
<span class="lineNum">    9129 </span><span class="lineCov">         44 :    vmovlpd\t{%2, %1, %0|%0, %1, %2}</span>
<span class="lineNum">    9130 </span><span class="lineCov">        136 :    movsd\t{%2, %0|%0, %2}</span>
<span class="lineNum">    9131 </span><span class="lineCov">          4 :    vmovsd\t{%2, %1, %0|%0, %1, %2}</span>
<span class="lineNum">    9132 </span><span class="lineCov">         44 :    shufpd\t{$2, %1, %0|%0, %1, 2}</span>
<span class="lineNum">    9133 </span><span class="lineCov">        136 :    movhpd\t{%H1, %0|%0, %H1}</span>
<span class="lineNum">    9134 </span><span class="lineCov">        140 :    vmovhpd\t{%H1, %2, %0|%0, %2, %H1}</span>
<span class="lineNum">    9135 </span><span class="lineCov">        180 :    #</span>
<span class="lineNum">    9136 </span><span class="lineCov">        136 :    #</span>
<span class="lineNum">    9137 </span><span class="lineCov">        136 :    #&quot;</span>
<span class="lineNum">    9138 </span><span class="lineCov">       2244 :   [(set_attr &quot;isa&quot; &quot;*,noavx,avx,noavx,avx,noavx,noavx,avx,*,*,*&quot;)</span>
<span class="lineNum">    9139 </span><span class="lineCov">        180 :    (set (attr &quot;type&quot;)</span>
<span class="lineNum">    9140 </span><span class="lineCov">        184 :      (cond [(eq_attr &quot;alternative&quot; &quot;5&quot;)</span>
<span class="lineNum">    9141 </span><span class="lineCov">       1210 :               (const_string &quot;sselog&quot;)</span>
<span class="lineNum">    9142 </span><span class="lineCov">       1210 :             (eq_attr &quot;alternative&quot; &quot;9&quot;)</span>
<span class="lineNum">    9143 </span><span class="lineCov">       1210 :               (const_string &quot;fmov&quot;)</span>
<span class="lineNum">    9144 </span><span class="lineCov">       1210 :             (eq_attr &quot;alternative&quot; &quot;10&quot;)</span>
<span class="lineNum">    9145 </span><span class="lineCov">       1210 :               (const_string &quot;imov&quot;)</span>
<span class="lineNum">    9146 </span><span class="lineCov">        180 :            ]</span>
<span class="lineNum">    9147 </span><span class="lineCov">       1210 :            (const_string &quot;ssemov&quot;)))</span>
<span class="lineNum">    9148 </span><span class="lineCov">       1210 :    (set (attr &quot;prefix_data16&quot;)</span>
<span class="lineNum">    9149 </span><span class="lineCov">       1210 :      (if_then_else (eq_attr &quot;alternative&quot; &quot;1,6&quot;)</span>
<span class="lineNum">    9150 </span><span class="lineCov">        180 :                    (const_string &quot;1&quot;)</span>
<span class="lineNum">    9151 </span><span class="lineCov">        180 :                    (const_string &quot;*&quot;)))</span>
<span class="lineNum">    9152 </span><span class="lineCov">        180 :    (set (attr &quot;length_immediate&quot;)</span>
<span class="lineNum">    9153 </span><span class="lineCov">        180 :      (if_then_else (eq_attr &quot;alternative&quot; &quot;5&quot;)</span>
<span class="lineNum">    9154 </span><span class="lineCov">        194 :                    (const_string &quot;1&quot;)</span>
<span class="lineNum">    9155 </span><span class="lineCov">        180 :                    (const_string &quot;*&quot;)))</span>
<span class="lineNum">    9156 </span><span class="lineCov">        180 :    (set (attr &quot;prefix&quot;)</span>
<span class="lineNum">    9157 </span><span class="lineCov">        180 :      (cond [(eq_attr &quot;alternative&quot; &quot;0&quot;)</span>
<span class="lineNum">    9158 </span><span class="lineCov">        194 :               (const_string &quot;maybe_vex&quot;)</span>
<span class="lineNum">    9159 </span><span class="lineCov">        194 :             (eq_attr &quot;alternative&quot; &quot;1,3,5,6&quot;)</span>
<span class="lineNum">    9160 </span><span class="lineCov">        194 :               (const_string &quot;orig&quot;)</span>
<span class="lineNum">    9161 </span><span class="lineCov">        194 :             (eq_attr &quot;alternative&quot; &quot;2,4,7&quot;)</span>
<span class="lineNum">    9162 </span><span class="lineCov">        208 :               (const_string &quot;maybe_evex&quot;)</span>
<span class="lineNum">    9163 </span><span class="lineCov">        222 :            ]</span>
<span class="lineNum">    9164 </span><span class="lineCov">        194 :            (const_string &quot;*&quot;)))</span>
<span class="lineNum">    9165 </span><span class="lineCov">        194 :    (set_attr &quot;mode&quot; &quot;DF,V1DF,V1DF,V1DF,V1DF,V2DF,V1DF,V1DF,DF,DF,DF&quot;)])</span>
<span class="lineNum">    9166 </span><span class="lineCov">        180 : </span>
<span class="lineNum">    9167 </span><span class="lineCov">         44 : (define_split</span>
<span class="lineNum">    9168 </span><span class="lineCov">         58 :   [(set (match_operand:V2DF 0 &quot;memory_operand&quot;)</span>
<span class="lineNum">    9169 </span><span class="lineCov">         44 :         (vec_concat:V2DF</span>
<span class="lineNum">    9170 </span><span class="lineCov">         44 :           (match_operand:DF 1 &quot;register_operand&quot;)</span>
<span class="lineNum">    9171 </span><span class="lineCov">         72 :           (vec_select:DF (match_dup 0) (parallel [(const_int 1)]))))]</span>
<span class="lineNum">    9172 </span><span class="lineNoCov">          0 :   &quot;TARGET_SSE2 &amp;&amp; reload_completed&quot;</span>
<span class="lineNum">    9173 </span>            :   [(set (match_dup 0) (match_dup 1))]
<span class="lineNum">    9174 </span><span class="lineNoCov">          0 :   &quot;operands[0] = adjust_address (operands[0], DFmode, 0);&quot;)</span>
<span class="lineNum">    9175 </span>            : 
<span class="lineNum">    9176 </span>            : (define_insn &quot;sse2_movsd&quot;
<span class="lineNum">    9177 </span>            :   [(set (match_operand:V2DF 0 &quot;nonimmediate_operand&quot;   &quot;=x,v,x,v,m,x,x,v,o&quot;)
<span class="lineNum">    9178 </span>            :         (vec_merge:V2DF
<span class="lineNum">    9179 </span>            :           (match_operand:V2DF 2 &quot;nonimmediate_operand&quot; &quot; x,v,m,m,v,0,0,v,0&quot;)
<span class="lineNum">    9180 </span><span class="lineCov">      12154 :           (match_operand:V2DF 1 &quot;nonimmediate_operand&quot; &quot; 0,v,0,v,0,x,o,o,v&quot;)</span>
<span class="lineNum">    9181 </span><span class="lineCov">      12154 :           (const_int 1)))]</span>
<span class="lineNum">    9182 </span><span class="lineCov">       1252 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">    9183 </span><span class="lineCov">      12154 :   &quot;@</span>
<span class="lineNum">    9184 </span>            :    movsd\t{%2, %0|%0, %2}
<span class="lineNum">    9185 </span><span class="lineCov">        117 :    vmovsd\t{%2, %1, %0|%0, %1, %2}</span>
<span class="lineNum">    9186 </span><span class="lineCov">        117 :    movlpd\t{%2, %0|%0, %q2}</span>
<span class="lineNum">    9187 </span><span class="lineCov">        117 :    vmovlpd\t{%2, %1, %0|%0, %1, %q2}</span>
<span class="lineNum">    9188 </span><span class="lineCov">        117 :    %vmovlpd\t{%2, %0|%q0, %2}</span>
<span class="lineNum">    9189 </span><span class="lineCov">        117 :    shufpd\t{$2, %1, %0|%0, %1, 2}</span>
<span class="lineNum">    9190 </span><span class="lineCov">       9513 :    movhps\t{%H1, %0|%0, %H1}</span>
<span class="lineNum">    9191 </span><span class="lineCov">       9513 :    vmovhps\t{%H1, %2, %0|%0, %2, %H1}</span>
<span class="lineNum">    9192 </span>            :    %vmovhps\t{%1, %H0|%H0, %1}&quot;
<span class="lineNum">    9193 </span><span class="lineCov">       1649 :   [(set_attr &quot;isa&quot; &quot;noavx,avx,noavx,avx,*,noavx,noavx,avx,*&quot;)</span>
<span class="lineNum">    9194 </span><span class="lineCov">       1649 :    (set (attr &quot;type&quot;)</span>
<span class="lineNum">    9195 </span><span class="lineCov">       1649 :      (if_then_else</span>
<span class="lineNum">    9196 </span>            :        (eq_attr &quot;alternative&quot; &quot;5&quot;)
<span class="lineNum">    9197 </span>            :        (const_string &quot;sselog&quot;)
<span class="lineNum">    9198 </span><span class="lineNoCov">          0 :        (const_string &quot;ssemov&quot;)))</span>
<span class="lineNum">    9199 </span>            :    (set (attr &quot;prefix_data16&quot;)
<span class="lineNum">    9200 </span><span class="lineNoCov">          0 :      (if_then_else</span>
<span class="lineNum">    9201 </span><span class="lineNoCov">          0 :        (and (eq_attr &quot;alternative&quot; &quot;2,4&quot;)</span>
<span class="lineNum">    9202 </span><span class="lineNoCov">          0 :             (not (match_test &quot;TARGET_AVX&quot;)))</span>
<span class="lineNum">    9203 </span><span class="lineNoCov">          0 :        (const_string &quot;1&quot;)</span>
<span class="lineNum">    9204 </span><span class="lineNoCov">          0 :        (const_string &quot;*&quot;)))</span>
<span class="lineNum">    9205 </span><span class="lineNoCov">          0 :    (set (attr &quot;length_immediate&quot;)</span>
<span class="lineNum">    9206 </span>            :      (if_then_else (eq_attr &quot;alternative&quot; &quot;5&quot;)
<span class="lineNum">    9207 </span>            :                    (const_string &quot;1&quot;)
<span class="lineNum">    9208 </span>            :                    (const_string &quot;*&quot;)))
<span class="lineNum">    9209 </span>            :    (set (attr &quot;prefix&quot;)
<span class="lineNum">    9210 </span>            :      (cond [(eq_attr &quot;alternative&quot; &quot;1,3,7&quot;)
<span class="lineNum">    9211 </span><span class="lineNoCov">          0 :               (const_string &quot;maybe_evex&quot;)</span>
<span class="lineNum">    9212 </span>            :             (eq_attr &quot;alternative&quot; &quot;4,8&quot;)
<span class="lineNum">    9213 </span>            :               (const_string &quot;maybe_vex&quot;)
<span class="lineNum">    9214 </span><span class="lineNoCov">          0 :            ]</span>
<span class="lineNum">    9215 </span><span class="lineNoCov">          0 :            (const_string &quot;orig&quot;)))</span>
<span class="lineNum">    9216 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;DF,DF,V1DF,V1DF,V1DF,V2DF,V1DF,V1DF,V1DF&quot;)])</span>
<span class="lineNum">    9217 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    9218 </span><span class="lineNoCov">          0 : (define_insn &quot;vec_dupv2df&lt;mask_name&gt;&quot;</span>
<span class="lineNum">    9219 </span>            :   [(set (match_operand:V2DF 0 &quot;register_operand&quot;     &quot;=x,x,v&quot;)
<span class="lineNum">    9220 </span><span class="lineNoCov">          0 :         (vec_duplicate:V2DF</span>
<span class="lineNum">    9221 </span><span class="lineNoCov">          0 :           (match_operand:DF 1 &quot;nonimmediate_operand&quot; &quot; 0,xm,vm&quot;)))]</span>
<span class="lineNum">    9222 </span><span class="lineCov">       1717 :   &quot;TARGET_SSE2 &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;</span>
<span class="lineNum">    9223 </span>            :   &quot;@
<span class="lineNum">    9224 </span><span class="lineCov">         12 :    unpcklpd\t%0, %0</span>
<span class="lineNum">    9225 </span>            :    %vmovddup\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1}
<span class="lineNum">    9226 </span>            :    vmovddup\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1}&quot;
<span class="lineNum">    9227 </span><span class="lineCov">         12 :   [(set_attr &quot;isa&quot; &quot;noavx,sse3,avx512vl&quot;)</span>
<span class="lineNum">    9228 </span><span class="lineNoCov">          0 :    (set_attr &quot;type&quot; &quot;sselog1&quot;)</span>
<span class="lineNum">    9229 </span>            :    (set_attr &quot;prefix&quot; &quot;orig,maybe_vex,evex&quot;)
<span class="lineNum">    9230 </span><span class="lineCov">         24 :    (set_attr &quot;mode&quot; &quot;V2DF,DF,DF&quot;)])</span>
<span class="lineNum">    9231 </span><span class="lineCov">         12 : </span>
<span class="lineNum">    9232 </span><span class="lineCov">         12 : (define_insn &quot;vec_concatv2df&quot;</span>
<span class="lineNum">    9233 </span><span class="lineCov">         12 :   [(set (match_operand:V2DF 0 &quot;register_operand&quot;     &quot;=x,x,v,x,v,x,x, v,x,x&quot;)</span>
<span class="lineNum">    9234 </span><span class="lineCov">         12 :         (vec_concat:V2DF</span>
<span class="lineNum">    9235 </span><span class="lineCov">         12 :           (match_operand:DF 1 &quot;nonimmediate_operand&quot; &quot; 0,x,v,m,m,0,x,xm,0,0&quot;)</span>
<span class="lineNum">    9236 </span><span class="lineCov">         12 :           (match_operand:DF 2 &quot;vector_move_operand&quot;  &quot; x,x,v,1,1,m,m, C,x,m&quot;)))]</span>
<span class="lineNum">    9237 </span><span class="lineCov">      23041 :   &quot;TARGET_SSE</span>
<span class="lineNum">    9238 </span><span class="lineCov">      23029 :    &amp;&amp; (!(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))</span>
<span class="lineNum">    9239 </span><span class="lineCov">       2024 :        || (TARGET_SSE3 &amp;&amp; rtx_equal_p (operands[1], operands[2])))&quot;</span>
<span class="lineNum">    9240 </span><span class="lineCov">       3938 :   &quot;@</span>
<span class="lineNum">    9241 </span>            :    unpcklpd\t{%2, %0|%0, %2}
<span class="lineNum">    9242 </span>            :    vunpcklpd\t{%2, %1, %0|%0, %1, %2}
<span class="lineNum">    9243 </span><span class="lineCov">       6498 :    vunpcklpd\t{%2, %1, %0|%0, %1, %2}</span>
<span class="lineNum">    9244 </span><span class="lineCov">       6498 :    %vmovddup\t{%1, %0|%0, %1}</span>
<span class="lineNum">    9245 </span><span class="lineCov">       6498 :    vmovddup\t{%1, %0|%0, %1}</span>
<span class="lineNum">    9246 </span>            :    movhpd\t{%2, %0|%0, %2}
<span class="lineNum">    9247 </span>            :    vmovhpd\t{%2, %1, %0|%0, %1, %2}
<span class="lineNum">    9248 </span>            :    %vmovq\t{%1, %0|%0, %1}
<span class="lineNum">    9249 </span>            :    movlhps\t{%2, %0|%0, %2}
<span class="lineNum">    9250 </span>            :    movhps\t{%2, %0|%0, %2}&quot;
<span class="lineNum">    9251 </span>            :   [(set (attr &quot;isa&quot;)
<span class="lineNum">    9252 </span>            :      (cond [(eq_attr &quot;alternative&quot; &quot;0,5&quot;)
<span class="lineNum">    9253 </span>            :               (const_string &quot;sse2_noavx&quot;)
<span class="lineNum">    9254 </span>            :             (eq_attr &quot;alternative&quot; &quot;1,6&quot;)
<span class="lineNum">    9255 </span>            :               (const_string &quot;avx&quot;)
<span class="lineNum">    9256 </span>            :             (eq_attr &quot;alternative&quot; &quot;2,4&quot;)
<span class="lineNum">    9257 </span><span class="lineNoCov">          0 :               (const_string &quot;avx512vl&quot;)</span>
<span class="lineNum">    9258 </span>            :             (eq_attr &quot;alternative&quot; &quot;3&quot;)
<span class="lineNum">    9259 </span><span class="lineNoCov">          0 :               (const_string &quot;sse3&quot;)</span>
<span class="lineNum">    9260 </span><span class="lineNoCov">          0 :             (eq_attr &quot;alternative&quot; &quot;7&quot;)</span>
<span class="lineNum">    9261 </span><span class="lineNoCov">          0 :               (const_string &quot;sse2&quot;)</span>
<span class="lineNum">    9262 </span><span class="lineNoCov">          0 :            ]</span>
<span class="lineNum">    9263 </span><span class="lineNoCov">          0 :            (const_string &quot;noavx&quot;)))</span>
<span class="lineNum">    9264 </span><span class="lineNoCov">          0 :    (set (attr &quot;type&quot;)</span>
<span class="lineNum">    9265 </span>            :      (if_then_else
<span class="lineNum">    9266 </span>            :        (eq_attr &quot;alternative&quot; &quot;0,1,2,3,4&quot;)
<span class="lineNum">    9267 </span>            :        (const_string &quot;sselog&quot;)
<span class="lineNum">    9268 </span>            :        (const_string &quot;ssemov&quot;)))
<span class="lineNum">    9269 </span>            :    (set (attr &quot;prefix_data16&quot;)
<span class="lineNum">    9270 </span>            :         (if_then_else (eq_attr &quot;alternative&quot; &quot;5&quot;)
<span class="lineNum">    9271 </span>            :                       (const_string &quot;1&quot;)
<span class="lineNum">    9272 </span>            :                       (const_string &quot;*&quot;)))
<span class="lineNum">    9273 </span>            :    (set (attr &quot;prefix&quot;)
<span class="lineNum">    9274 </span>            :      (cond [(eq_attr &quot;alternative&quot; &quot;1,6&quot;)
<span class="lineNum">    9275 </span>            :               (const_string &quot;vex&quot;)
<span class="lineNum">    9276 </span>            :             (eq_attr &quot;alternative&quot; &quot;2,4&quot;)
<span class="lineNum">    9277 </span>            :               (const_string &quot;evex&quot;)
<span class="lineNum">    9278 </span>            :             (eq_attr &quot;alternative&quot; &quot;3,7&quot;)
<span class="lineNum">    9279 </span>            :               (const_string &quot;maybe_vex&quot;)
<span class="lineNum">    9280 </span>            :            ]
<span class="lineNum">    9281 </span>            :            (const_string &quot;orig&quot;)))
<span class="lineNum">    9282 </span>            :    (set_attr &quot;mode&quot; &quot;V2DF,V2DF,V2DF, DF, DF, V1DF,V1DF,DF,V4SF,V2SF&quot;)])
<span class="lineNum">    9283 </span>            : 
<span class="lineNum">    9284 </span>            : ;; vmovq clears also the higher bits.
<span class="lineNum">    9285 </span>            : (define_insn &quot;vec_set&lt;mode&gt;_0&quot;
<span class="lineNum">    9286 </span>            :   [(set (match_operand:VF2_512_256 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    9287 </span>            :         (vec_merge:VF2_512_256
<span class="lineNum">    9288 </span>            :           (vec_duplicate:VF2_512_256
<span class="lineNum">    9289 </span>            :             (match_operand:&lt;ssescalarmode&gt; 2 &quot;general_operand&quot; &quot;xm&quot;))
<span class="lineNum">    9290 </span>            :           (match_operand:VF2_512_256 1 &quot;const0_operand&quot; &quot;C&quot;)
<span class="lineNum">    9291 </span>            :           (const_int 1)))]
<span class="lineNum">    9292 </span><span class="lineCov">         13 :   &quot;TARGET_AVX&quot;</span>
<span class="lineNum">    9293 </span>            :   &quot;vmovq\t{%2, %x0|%x0, %2}&quot;
<span class="lineNum">    9294 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">    9295 </span>            :    (set_attr &quot;prefix&quot; &quot;maybe_evex&quot;)
<span class="lineNum">    9296 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;DF&quot;)])</span>
<span class="lineNum">    9297 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    9298 </span><span class="lineNoCov">          0 : ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span>
<span class="lineNum">    9299 </span><span class="lineNoCov">          0 : ;;</span>
<span class="lineNum">    9300 </span><span class="lineNoCov">          0 : ;; Parallel integer down-conversion operations</span>
<span class="lineNum">    9301 </span><span class="lineNoCov">          0 : ;;</span>
<span class="lineNum">    9302 </span>            : ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
<span class="lineNum">    9303 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    9304 </span><span class="lineNoCov">          0 : (define_mode_iterator PMOV_DST_MODE_1 [V16QI V16HI V8SI V8HI])</span>
<span class="lineNum">    9305 </span><span class="lineNoCov">          0 : (define_mode_attr pmov_src_mode</span>
<span class="lineNum">    9306 </span>            :   [(V16QI &quot;V16SI&quot;) (V16HI &quot;V16SI&quot;) (V8SI &quot;V8DI&quot;) (V8HI &quot;V8DI&quot;)])
<span class="lineNum">    9307 </span>            : (define_mode_attr pmov_src_lower
<span class="lineNum">    9308 </span>            :   [(V16QI &quot;v16si&quot;) (V16HI &quot;v16si&quot;) (V8SI &quot;v8di&quot;) (V8HI &quot;v8di&quot;)])
<span class="lineNum">    9309 </span>            : (define_mode_attr pmov_suff_1
<span class="lineNum">    9310 </span><span class="lineCov">         12 :   [(V16QI &quot;db&quot;) (V16HI &quot;dw&quot;) (V8SI &quot;qd&quot;) (V8HI &quot;qw&quot;)])</span>
<span class="lineNum">    9311 </span>            : 
<span class="lineNum">    9312 </span>            : (define_insn &quot;*avx512f_&lt;code&gt;&lt;pmov_src_lower&gt;&lt;mode&gt;2&quot;
<span class="lineNum">    9313 </span>            :   [(set (match_operand:PMOV_DST_MODE_1 0 &quot;nonimmediate_operand&quot; &quot;=v,m&quot;)
<span class="lineNum">    9314 </span><span class="lineCov">         12 :         (any_truncate:PMOV_DST_MODE_1</span>
<span class="lineNum">    9315 </span>            :           (match_operand:&lt;pmov_src_mode&gt; 1 &quot;register_operand&quot; &quot;v,v&quot;)))]
<span class="lineNum">    9316 </span><span class="lineCov">         36 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    9317 </span><span class="lineNoCov">          0 :   &quot;vpmov&lt;trunsuffix&gt;&lt;pmov_suff_1&gt;\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">    9318 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">    9319 </span>            :    (set_attr &quot;memory&quot; &quot;none,store&quot;)
<span class="lineNum">    9320 </span><span class="lineCov">        358 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    9321 </span><span class="lineCov">        122 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">    9322 </span>            : 
<span class="lineNum">    9323 </span>            : (define_insn &quot;avx512f_&lt;code&gt;&lt;pmov_src_lower&gt;&lt;mode&gt;2_mask&quot;
<span class="lineNum">    9324 </span><span class="lineCov">         12 :   [(set (match_operand:PMOV_DST_MODE_1 0 &quot;nonimmediate_operand&quot; &quot;=v,m&quot;)</span>
<span class="lineNum">    9325 </span>            :     (vec_merge:PMOV_DST_MODE_1
<span class="lineNum">    9326 </span>            :       (any_truncate:PMOV_DST_MODE_1
<span class="lineNum">    9327 </span>            :         (match_operand:&lt;pmov_src_mode&gt; 1 &quot;register_operand&quot; &quot;v,v&quot;))
<span class="lineNum">    9328 </span><span class="lineCov">         12 :       (match_operand:PMOV_DST_MODE_1 2 &quot;vector_move_operand&quot; &quot;0C,0&quot;)</span>
<span class="lineNum">    9329 </span>            :       (match_operand:&lt;avx512fmaskmode&gt; 3 &quot;register_operand&quot; &quot;Yk,Yk&quot;)))]
<span class="lineNum">    9330 </span><span class="lineCov">        331 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    9331 </span><span class="lineNoCov">          0 :   &quot;vpmov&lt;trunsuffix&gt;&lt;pmov_suff_1&gt;\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}&quot;</span>
<span class="lineNum">    9332 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">    9333 </span>            :    (set_attr &quot;memory&quot; &quot;none,store&quot;)
<span class="lineNum">    9334 </span><span class="lineCov">       1704 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    9335 </span><span class="lineCov">       1271 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">    9336 </span>            : 
<span class="lineNum">    9337 </span>            : (define_expand &quot;avx512f_&lt;code&gt;&lt;pmov_src_lower&gt;&lt;mode&gt;2_mask_store&quot;
<span class="lineNum">    9338 </span><span class="lineCov">         12 :   [(set (match_operand:PMOV_DST_MODE_1 0 &quot;memory_operand&quot;)</span>
<span class="lineNum">    9339 </span>            :     (vec_merge:PMOV_DST_MODE_1
<span class="lineNum">    9340 </span>            :       (any_truncate:PMOV_DST_MODE_1
<span class="lineNum">    9341 </span>            :         (match_operand:&lt;pmov_src_mode&gt; 1 &quot;register_operand&quot;))
<span class="lineNum">    9342 </span><span class="lineCov">         12 :       (match_dup 0)</span>
<span class="lineNum">    9343 </span>            :       (match_operand:&lt;avx512fmaskmode&gt; 2 &quot;register_operand&quot;)))]
<span class="lineNum">    9344 </span>            :   &quot;TARGET_AVX512F&quot;)
<span class="lineNum">    9345 </span>            : 
<span class="lineNum">    9346 </span>            : (define_insn &quot;avx512bw_&lt;code&gt;v32hiv32qi2&quot;
<span class="lineNum">    9347 </span>            :   [(set (match_operand:V32QI 0 &quot;nonimmediate_operand&quot; &quot;=v,m&quot;)
<span class="lineNum">    9348 </span>            :         (any_truncate:V32QI
<span class="lineNum">    9349 </span>            :             (match_operand:V32HI 1 &quot;register_operand&quot; &quot;v,v&quot;)))]
<span class="lineNum">    9350 </span><span class="lineCov">        201 :   &quot;TARGET_AVX512BW&quot;</span>
<span class="lineNum">    9351 </span><span class="lineNoCov">          0 :   &quot;vpmov&lt;trunsuffix&gt;wb\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">    9352 </span><span class="lineCov">         12 :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">    9353 </span>            :    (set_attr &quot;memory&quot; &quot;none,store&quot;)
<span class="lineNum">    9354 </span><span class="lineCov">         33 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    9355 </span><span class="lineCov">         66 :    (set_attr &quot;mode&quot; &quot;XI&quot;)])</span>
<span class="lineNum">    9356 </span><span class="lineCov">         12 : </span>
<span class="lineNum">    9357 </span>            : (define_insn &quot;avx512bw_&lt;code&gt;v32hiv32qi2_mask&quot;
<span class="lineNum">    9358 </span>            :   [(set (match_operand:V32QI 0 &quot;nonimmediate_operand&quot; &quot;=v,m&quot;)
<span class="lineNum">    9359 </span>            :     (vec_merge:V32QI
<span class="lineNum">    9360 </span>            :       (any_truncate:V32QI
<span class="lineNum">    9361 </span>            :         (match_operand:V32HI 1 &quot;register_operand&quot; &quot;v,v&quot;))
<span class="lineNum">    9362 </span>            :       (match_operand:V32QI 2 &quot;vector_move_operand&quot; &quot;0C,0&quot;)
<span class="lineNum">    9363 </span>            :       (match_operand:SI 3 &quot;register_operand&quot; &quot;Yk,Yk&quot;)))]
<span class="lineNum">    9364 </span><span class="lineCov">        408 :   &quot;TARGET_AVX512BW&quot;</span>
<span class="lineNum">    9365 </span><span class="lineNoCov">          0 :   &quot;vpmov&lt;trunsuffix&gt;wb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}&quot;</span>
<span class="lineNum">    9366 </span><span class="lineCov">         12 :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">    9367 </span>            :    (set_attr &quot;memory&quot; &quot;none,store&quot;)
<span class="lineNum">    9368 </span><span class="lineCov">        385 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    9369 </span><span class="lineCov">        770 :    (set_attr &quot;mode&quot; &quot;XI&quot;)])</span>
<span class="lineNum">    9370 </span><span class="lineCov">         12 : </span>
<span class="lineNum">    9371 </span>            : (define_expand &quot;avx512bw_&lt;code&gt;v32hiv32qi2_mask_store&quot;
<span class="lineNum">    9372 </span>            :   [(set (match_operand:V32QI 0 &quot;nonimmediate_operand&quot;)
<span class="lineNum">    9373 </span>            :     (vec_merge:V32QI
<span class="lineNum">    9374 </span>            :       (any_truncate:V32QI
<span class="lineNum">    9375 </span>            :         (match_operand:V32HI 1 &quot;register_operand&quot;))
<span class="lineNum">    9376 </span>            :       (match_dup 0)
<span class="lineNum">    9377 </span>            :       (match_operand:SI 2 &quot;register_operand&quot;)))]
<span class="lineNum">    9378 </span>            :   &quot;TARGET_AVX512BW&quot;)
<span class="lineNum">    9379 </span>            : 
<span class="lineNum">    9380 </span><span class="lineCov">         12 : (define_mode_iterator PMOV_DST_MODE_2</span>
<span class="lineNum">    9381 </span>            :   [V4SI V8HI (V16QI &quot;TARGET_AVX512BW&quot;)])
<span class="lineNum">    9382 </span><span class="lineCov">          2 : (define_mode_attr pmov_suff_2</span>
<span class="lineNum">    9383 </span>            :   [(V16QI &quot;wb&quot;) (V8HI &quot;dw&quot;) (V4SI &quot;qd&quot;)])
<span class="lineNum">    9384 </span><span class="lineCov">         12 : </span>
<span class="lineNum">    9385 </span><span class="lineCov">        542 : (define_insn &quot;*avx512vl_&lt;code&gt;&lt;ssedoublemodelower&gt;&lt;mode&gt;2&quot;</span>
<span class="lineNum">    9386 </span><span class="lineCov">        542 :   [(set (match_operand:PMOV_DST_MODE_2 0 &quot;nonimmediate_operand&quot; &quot;=v,m&quot;)</span>
<span class="lineNum">    9387 </span>            :         (any_truncate:PMOV_DST_MODE_2
<span class="lineNum">    9388 </span>            :             (match_operand:&lt;ssedoublemode&gt; 1 &quot;register_operand&quot; &quot;v,v&quot;)))]
<span class="lineNum">    9389 </span><span class="lineCov">        269 :   &quot;TARGET_AVX512VL&quot;</span>
<span class="lineNum">    9390 </span><span class="lineCov">        180 :   &quot;vpmov&lt;trunsuffix&gt;&lt;pmov_suff_2&gt;\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">    9391 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">    9392 </span>            :    (set_attr &quot;memory&quot; &quot;none,store&quot;)
<span class="lineNum">    9393 </span><span class="lineCov">        201 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    9394 </span><span class="lineCov">        213 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">    9395 </span>            : 
<span class="lineNum">    9396 </span>            : (define_insn &quot;&lt;avx512&gt;_&lt;code&gt;&lt;ssedoublemodelower&gt;&lt;mode&gt;2_mask&quot;
<span class="lineNum">    9397 </span><span class="lineCov">      60383 :   [(set (match_operand:PMOV_DST_MODE_2 0 &quot;nonimmediate_operand&quot; &quot;=v,m&quot;)</span>
<span class="lineNum">    9398 </span><span class="lineCov">      30651 :     (vec_merge:PMOV_DST_MODE_2</span>
<span class="lineNum">    9399 </span><span class="lineCov">      29744 :       (any_truncate:PMOV_DST_MODE_2</span>
<span class="lineNum">    9400 </span><span class="lineCov">       1995 :         (match_operand:&lt;ssedoublemode&gt; 1 &quot;register_operand&quot; &quot;v,v&quot;))</span>
<span class="lineNum">    9401 </span><span class="lineCov">      31739 :       (match_operand:PMOV_DST_MODE_2 2 &quot;vector_move_operand&quot; &quot;0C,0&quot;)</span>
<span class="lineNum">    9402 </span><span class="lineCov">      31739 :       (match_operand:&lt;avx512fmaskmode&gt; 3 &quot;register_operand&quot; &quot;Yk,Yk&quot;)))]</span>
<span class="lineNum">    9403 </span><span class="lineCov">        818 :   &quot;TARGET_AVX512VL&quot;</span>
<span class="lineNum">    9404 </span><span class="lineNoCov">          0 :   &quot;vpmov&lt;trunsuffix&gt;&lt;pmov_suff_2&gt;\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}&quot;</span>
<span class="lineNum">    9405 </span><span class="lineCov">      29348 :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">    9406 </span>            :    (set_attr &quot;memory&quot; &quot;none,store&quot;)
<span class="lineNum">    9407 </span><span class="lineCov">       2148 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    9408 </span><span class="lineCov">       2160 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">    9409 </span>            : 
<span class="lineNum">    9410 </span><span class="lineCov">        735 : (define_expand &quot;&lt;avx512&gt;_&lt;code&gt;&lt;ssedoublemodelower&gt;&lt;mode&gt;2_mask_store&quot;</span>
<span class="lineNum">    9411 </span><span class="lineCov">        735 :   [(set (match_operand:PMOV_DST_MODE_2 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    9412 </span><span class="lineCov">       5030 :     (vec_merge:PMOV_DST_MODE_2</span>
<span class="lineNum">    9413 </span><span class="lineCov">       2580 :       (any_truncate:PMOV_DST_MODE_2</span>
<span class="lineNum">    9414 </span><span class="lineCov">         36 :         (match_operand:&lt;ssedoublemode&gt; 1 &quot;register_operand&quot;))</span>
<span class="lineNum">    9415 </span><span class="lineCov">       1809 :       (match_dup 0)</span>
<span class="lineNum">    9416 </span><span class="lineCov">       2580 :       (match_operand:&lt;avx512fmaskmode&gt; 2 &quot;register_operand&quot;)))]</span>
<span class="lineNum">    9417 </span><span class="lineCov">        164 :   &quot;TARGET_AVX512VL&quot;)</span>
<span class="lineNum">    9418 </span><span class="lineCov">        164 : </span>
<span class="lineNum">    9419 </span><span class="lineCov">       1064 : (define_mode_iterator PMOV_SRC_MODE_3 [V4DI V2DI V8SI V4SI (V8HI &quot;TARGET_AVX512BW&quot;)])</span>
<span class="lineNum">    9420 </span>            : (define_mode_attr pmov_dst_3
<span class="lineNum">    9421 </span><span class="lineCov">       1064 :   [(V4DI &quot;V4QI&quot;) (V2DI &quot;V2QI&quot;) (V8SI &quot;V8QI&quot;) (V4SI &quot;V4QI&quot;) (V8HI &quot;V8QI&quot;)])</span>
<span class="lineNum">    9422 </span><span class="lineCov">       1076 : (define_mode_attr pmov_dst_zeroed_3</span>
<span class="lineNum">    9423 </span><span class="lineCov">       1091 :   [(V4DI &quot;V12QI&quot;) (V2DI &quot;V14QI&quot;) (V8SI &quot;V8QI&quot;) (V4SI &quot;V12QI&quot;) (V8HI &quot;V8QI&quot;)])</span>
<span class="lineNum">    9424 </span><span class="lineCov">       1118 : (define_mode_attr pmov_suff_3</span>
<span class="lineNum">    9425 </span><span class="lineCov">       1064 :   [(V4DI &quot;qb&quot;) (V2DI &quot;qb&quot;) (V8SI &quot;db&quot;) (V4SI &quot;db&quot;) (V8HI &quot;wb&quot;)])</span>
<span class="lineNum">    9426 </span><span class="lineCov">       1076 : </span>
<span class="lineNum">    9427 </span>            : (define_insn &quot;*avx512vl_&lt;code&gt;&lt;mode&gt;v&lt;ssescalarnum&gt;qi2&quot;
<span class="lineNum">    9428 </span><span class="lineCov">        532 :   [(set (match_operand:V16QI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    9429 </span><span class="lineCov">        532 :     (vec_concat:V16QI</span>
<span class="lineNum">    9430 </span>            :       (any_truncate:&lt;pmov_dst_3&gt;
<span class="lineNum">    9431 </span><span class="lineCov">        163 :               (match_operand:PMOV_SRC_MODE_3 1 &quot;register_operand&quot; &quot;v&quot;))</span>
<span class="lineNum">    9432 </span><span class="lineCov">        326 :       (match_operand:&lt;pmov_dst_zeroed_3&gt; 2 &quot;const0_operand&quot;)))]</span>
<span class="lineNum">    9433 </span><span class="lineCov">          9 :   &quot;TARGET_AVX512VL&quot;</span>
<span class="lineNum">    9434 </span>            :   &quot;vpmov&lt;trunsuffix&gt;&lt;pmov_suff_3&gt;\t{%1, %0|%0, %1}&quot;
<span class="lineNum">    9435 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">    9436 </span><span class="lineCov">         12 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    9437 </span><span class="lineCov">        171 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">    9438 </span><span class="lineCov">        171 : </span>
<span class="lineNum">    9439 </span>            : (define_insn &quot;*avx512vl_&lt;code&gt;v2div2qi2_store&quot;
<span class="lineNum">    9440 </span><span class="lineCov">         12 :   [(set (match_operand:V16QI 0 &quot;memory_operand&quot; &quot;=m&quot;)</span>
<span class="lineNum">    9441 </span>            :     (vec_concat:V16QI
<span class="lineNum">    9442 </span>            :       (any_truncate:V2QI
<span class="lineNum">    9443 </span>            :               (match_operand:V2DI 1 &quot;register_operand&quot; &quot;v&quot;))
<span class="lineNum">    9444 </span>            :       (vec_select:V14QI
<span class="lineNum">    9445 </span>            :         (match_dup 0)
<span class="lineNum">    9446 </span>            :         (parallel [(const_int 2) (const_int 3)
<span class="lineNum">    9447 </span>            :                    (const_int 4) (const_int 5)
<span class="lineNum">    9448 </span>            :                    (const_int 6) (const_int 7)
<span class="lineNum">    9449 </span>            :                    (const_int 8) (const_int 9)
<span class="lineNum">    9450 </span><span class="lineCov">         12 :                    (const_int 10) (const_int 11)</span>
<span class="lineNum">    9451 </span>            :                    (const_int 12) (const_int 13)
<span class="lineNum">    9452 </span>            :                    (const_int 14) (const_int 15)]))))]
<span class="lineNum">    9453 </span><span class="lineNoCov">          0 :   &quot;TARGET_AVX512VL&quot;</span>
<span class="lineNum">    9454 </span><span class="lineCov">         12 :   &quot;vpmov&lt;trunsuffix&gt;qb\t{%1, %0|%w0, %1}&quot;</span>
<span class="lineNum">    9455 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">    9456 </span>            :    (set_attr &quot;memory&quot; &quot;store&quot;)
<span class="lineNum">    9457 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    9458 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">    9459 </span>            : 
<span class="lineNum">    9460 </span>            : (define_insn &quot;avx512vl_&lt;code&gt;v2div2qi2_mask&quot;
<span class="lineNum">    9461 </span>            :   [(set (match_operand:V16QI 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    9462 </span>            :     (vec_concat:V16QI
<span class="lineNum">    9463 </span>            :       (vec_merge:V2QI
<span class="lineNum">    9464 </span><span class="lineCov">         12 :         (any_truncate:V2QI</span>
<span class="lineNum">    9465 </span>            :           (match_operand:V2DI 1 &quot;register_operand&quot; &quot;v&quot;))
<span class="lineNum">    9466 </span>            :         (vec_select:V2QI
<span class="lineNum">    9467 </span>            :           (match_operand:V16QI 2 &quot;vector_move_operand&quot; &quot;0C&quot;)
<span class="lineNum">    9468 </span><span class="lineCov">         12 :           (parallel [(const_int 0) (const_int 1)]))</span>
<span class="lineNum">    9469 </span>            :         (match_operand:QI 3 &quot;register_operand&quot; &quot;Yk&quot;))
<span class="lineNum">    9470 </span>            :       (const_vector:V14QI [(const_int 0) (const_int 0)
<span class="lineNum">    9471 </span>            :                            (const_int 0) (const_int 0)
<span class="lineNum">    9472 </span>            :                            (const_int 0) (const_int 0)
<span class="lineNum">    9473 </span>            :                            (const_int 0) (const_int 0)
<span class="lineNum">    9474 </span>            :                            (const_int 0) (const_int 0)
<span class="lineNum">    9475 </span>            :                            (const_int 0) (const_int 0)
<span class="lineNum">    9476 </span>            :                            (const_int 0) (const_int 0)])))]
<span class="lineNum">    9477 </span><span class="lineCov">         83 :   &quot;TARGET_AVX512VL&quot;</span>
<span class="lineNum">    9478 </span><span class="lineCov">         12 :   &quot;vpmov&lt;trunsuffix&gt;qb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}&quot;</span>
<span class="lineNum">    9479 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">    9480 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    9481 </span><span class="lineCov">        251 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">    9482 </span><span class="lineCov">        514 : </span>
<span class="lineNum">    9483 </span>            : (define_insn &quot;*avx512vl_&lt;code&gt;v2div2qi2_mask_1&quot;
<span class="lineNum">    9484 </span>            :   [(set (match_operand:V16QI 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    9485 </span>            :     (vec_concat:V16QI
<span class="lineNum">    9486 </span>            :       (vec_merge:V2QI
<span class="lineNum">    9487 </span>            :         (any_truncate:V2QI
<span class="lineNum">    9488 </span>            :           (match_operand:V2DI 1 &quot;register_operand&quot; &quot;v&quot;))
<span class="lineNum">    9489 </span>            :         (const_vector:V2QI [(const_int 0) (const_int 0)])
<span class="lineNum">    9490 </span>            :         (match_operand:QI 2 &quot;register_operand&quot; &quot;Yk&quot;))
<span class="lineNum">    9491 </span>            :       (const_vector:V14QI [(const_int 0) (const_int 0)
<span class="lineNum">    9492 </span><span class="lineCov">         12 :                            (const_int 0) (const_int 0)</span>
<span class="lineNum">    9493 </span>            :                            (const_int 0) (const_int 0)
<span class="lineNum">    9494 </span>            :                            (const_int 0) (const_int 0)
<span class="lineNum">    9495 </span>            :                            (const_int 0) (const_int 0)
<span class="lineNum">    9496 </span><span class="lineCov">         12 :                            (const_int 0) (const_int 0)</span>
<span class="lineNum">    9497 </span>            :                            (const_int 0) (const_int 0)])))]
<span class="lineNum">    9498 </span><span class="lineCov">         51 :   &quot;TARGET_AVX512VL&quot;</span>
<span class="lineNum">    9499 </span><span class="lineNoCov">          0 :   &quot;vpmov&lt;trunsuffix&gt;qb\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}&quot;</span>
<span class="lineNum">    9500 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">    9501 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    9502 </span><span class="lineCov">         51 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">    9503 </span><span class="lineCov">        102 : </span>
<span class="lineNum">    9504 </span>            : (define_insn &quot;avx512vl_&lt;code&gt;v2div2qi2_mask_store&quot;
<span class="lineNum">    9505 </span>            :   [(set (match_operand:V16QI 0 &quot;memory_operand&quot; &quot;=m&quot;)
<span class="lineNum">    9506 </span><span class="lineCov">         12 :     (vec_concat:V16QI</span>
<span class="lineNum">    9507 </span>            :       (vec_merge:V2QI
<span class="lineNum">    9508 </span>            :         (any_truncate:V2QI
<span class="lineNum">    9509 </span>            :           (match_operand:V2DI 1 &quot;register_operand&quot; &quot;v&quot;))
<span class="lineNum">    9510 </span><span class="lineCov">         12 :         (vec_select:V2QI</span>
<span class="lineNum">    9511 </span>            :           (match_dup 0)
<span class="lineNum">    9512 </span>            :           (parallel [(const_int 0) (const_int 1)]))
<span class="lineNum">    9513 </span>            :         (match_operand:QI 2 &quot;register_operand&quot; &quot;Yk&quot;))
<span class="lineNum">    9514 </span>            :       (vec_select:V14QI
<span class="lineNum">    9515 </span>            :         (match_dup 0)
<span class="lineNum">    9516 </span>            :         (parallel [(const_int 2) (const_int 3)
<span class="lineNum">    9517 </span>            :                    (const_int 4) (const_int 5)
<span class="lineNum">    9518 </span>            :                    (const_int 6) (const_int 7)
<span class="lineNum">    9519 </span>            :                    (const_int 8) (const_int 9)
<span class="lineNum">    9520 </span><span class="lineCov">         11 :                    (const_int 10) (const_int 11)</span>
<span class="lineNum">    9521 </span>            :                    (const_int 12) (const_int 13)
<span class="lineNum">    9522 </span>            :                    (const_int 14) (const_int 15)]))))]
<span class="lineNum">    9523 </span><span class="lineCov">         78 :   &quot;TARGET_AVX512VL&quot;</span>
<span class="lineNum">    9524 </span><span class="lineCov">         11 :   &quot;vpmov&lt;trunsuffix&gt;qb\t{%1, %0%{%2%}|%w0%{%2%}, %1}&quot;</span>
<span class="lineNum">    9525 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">    9526 </span>            :    (set_attr &quot;memory&quot; &quot;store&quot;)
<span class="lineNum">    9527 </span><span class="lineCov">         80 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    9528 </span><span class="lineCov">        160 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">    9529 </span>            : 
<span class="lineNum">    9530 </span>            : (define_insn &quot;*avx512vl_&lt;code&gt;&lt;mode&gt;v4qi2_store&quot;
<span class="lineNum">    9531 </span>            :   [(set (match_operand:V16QI 0 &quot;memory_operand&quot; &quot;=m&quot;)
<span class="lineNum">    9532 </span>            :     (vec_concat:V16QI
<span class="lineNum">    9533 </span>            :       (any_truncate:V4QI
<span class="lineNum">    9534 </span><span class="lineCov">         11 :               (match_operand:VI4_128_8_256 1 &quot;register_operand&quot; &quot;v&quot;))</span>
<span class="lineNum">    9535 </span>            :       (vec_select:V12QI
<span class="lineNum">    9536 </span>            :         (match_dup 0)
<span class="lineNum">    9537 </span>            :         (parallel [(const_int 4) (const_int 5)
<span class="lineNum">    9538 </span><span class="lineCov">         11 :                    (const_int 6) (const_int 7)</span>
<span class="lineNum">    9539 </span>            :                    (const_int 8) (const_int 9)
<span class="lineNum">    9540 </span>            :                    (const_int 10) (const_int 11)
<span class="lineNum">    9541 </span>            :                    (const_int 12) (const_int 13)
<span class="lineNum">    9542 </span>            :                    (const_int 14) (const_int 15)]))))]
<span class="lineNum">    9543 </span><span class="lineNoCov">          0 :   &quot;TARGET_AVX512VL&quot;</span>
<span class="lineNum">    9544 </span><span class="lineNoCov">          0 :   &quot;vpmov&lt;trunsuffix&gt;&lt;pmov_suff_3&gt;\t{%1, %0|%k0, %1}&quot;</span>
<span class="lineNum">    9545 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">    9546 </span>            :    (set_attr &quot;memory&quot; &quot;store&quot;)
<span class="lineNum">    9547 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    9548 </span><span class="lineCov">         11 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">    9549 </span>            : 
<span class="lineNum">    9550 </span>            : (define_insn &quot;avx512vl_&lt;code&gt;&lt;mode&gt;v4qi2_mask&quot;
<span class="lineNum">    9551 </span>            :   [(set (match_operand:V16QI 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    9552 </span><span class="lineCov">         11 :     (vec_concat:V16QI</span>
<span class="lineNum">    9553 </span>            :       (vec_merge:V4QI
<span class="lineNum">    9554 </span>            :         (any_truncate:V4QI
<span class="lineNum">    9555 </span>            :           (match_operand:VI4_128_8_256 1 &quot;register_operand&quot; &quot;v&quot;))
<span class="lineNum">    9556 </span>            :         (vec_select:V4QI
<span class="lineNum">    9557 </span>            :           (match_operand:V16QI 2 &quot;vector_move_operand&quot; &quot;0C&quot;)
<span class="lineNum">    9558 </span>            :           (parallel [(const_int 0) (const_int 1)
<span class="lineNum">    9559 </span>            :                      (const_int 2) (const_int 3)]))
<span class="lineNum">    9560 </span>            :         (match_operand:QI 3 &quot;register_operand&quot; &quot;Yk&quot;))
<span class="lineNum">    9561 </span>            :       (const_vector:V12QI [(const_int 0) (const_int 0)
<span class="lineNum">    9562 </span><span class="lineCov">         11 :                            (const_int 0) (const_int 0)</span>
<span class="lineNum">    9563 </span>            :                            (const_int 0) (const_int 0)
<span class="lineNum">    9564 </span>            :                            (const_int 0) (const_int 0)
<span class="lineNum">    9565 </span>            :                            (const_int 0) (const_int 0)
<span class="lineNum">    9566 </span><span class="lineCov">         11 :                            (const_int 0) (const_int 0)])))]</span>
<span class="lineNum">    9567 </span><span class="lineCov">        505 :   &quot;TARGET_AVX512VL&quot;</span>
<span class="lineNum">    9568 </span><span class="lineNoCov">          0 :   &quot;vpmov&lt;trunsuffix&gt;&lt;pmov_suff_3&gt;\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}&quot;</span>
<span class="lineNum">    9569 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">    9570 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    9571 </span><span class="lineCov">        505 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">    9572 </span><span class="lineCov">        251 : </span>
<span class="lineNum">    9573 </span>            : (define_insn &quot;*avx512vl_&lt;code&gt;&lt;mode&gt;v4qi2_mask_1&quot;
<span class="lineNum">    9574 </span>            :   [(set (match_operand:V16QI 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    9575 </span>            :     (vec_concat:V16QI
<span class="lineNum">    9576 </span><span class="lineCov">         11 :       (vec_merge:V4QI</span>
<span class="lineNum">    9577 </span>            :         (any_truncate:V4QI
<span class="lineNum">    9578 </span>            :           (match_operand:VI4_128_8_256 1 &quot;register_operand&quot; &quot;v&quot;))
<span class="lineNum">    9579 </span>            :         (const_vector:V4QI [(const_int 0) (const_int 0)
<span class="lineNum">    9580 </span><span class="lineCov">         11 :                             (const_int 0) (const_int 0)])</span>
<span class="lineNum">    9581 </span>            :         (match_operand:QI 2 &quot;register_operand&quot; &quot;Yk&quot;))
<span class="lineNum">    9582 </span>            :       (const_vector:V12QI [(const_int 0) (const_int 0)
<span class="lineNum">    9583 </span>            :                            (const_int 0) (const_int 0)
<span class="lineNum">    9584 </span>            :                            (const_int 0) (const_int 0)
<span class="lineNum">    9585 </span>            :                            (const_int 0) (const_int 0)
<span class="lineNum">    9586 </span>            :                            (const_int 0) (const_int 0)
<span class="lineNum">    9587 </span>            :                            (const_int 0) (const_int 0)])))]
<span class="lineNum">    9588 </span><span class="lineCov">        126 :   &quot;TARGET_AVX512VL&quot;</span>
<span class="lineNum">    9589 </span><span class="lineNoCov">          0 :   &quot;vpmov&lt;trunsuffix&gt;&lt;pmov_suff_3&gt;\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}&quot;</span>
<span class="lineNum">    9590 </span><span class="lineCov">         11 :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">    9591 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    9592 </span><span class="lineCov">        124 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">    9593 </span><span class="lineCov">         51 : </span>
<span class="lineNum">    9594 </span><span class="lineCov">         11 : (define_insn &quot;avx512vl_&lt;code&gt;&lt;mode&gt;v4qi2_mask_store&quot;</span>
<span class="lineNum">    9595 </span>            :   [(set (match_operand:V16QI 0 &quot;memory_operand&quot; &quot;=m&quot;)
<span class="lineNum">    9596 </span>            :     (vec_concat:V16QI
<span class="lineNum">    9597 </span>            :       (vec_merge:V4QI
<span class="lineNum">    9598 </span>            :         (any_truncate:V4QI
<span class="lineNum">    9599 </span>            :           (match_operand:VI4_128_8_256 1 &quot;register_operand&quot; &quot;v&quot;))
<span class="lineNum">    9600 </span>            :         (vec_select:V4QI
<span class="lineNum">    9601 </span>            :           (match_dup 0)
<span class="lineNum">    9602 </span>            :           (parallel [(const_int 0) (const_int 1)
<span class="lineNum">    9603 </span>            :                      (const_int 2) (const_int 3)]))
<span class="lineNum">    9604 </span><span class="lineCov">         12 :         (match_operand:QI 2 &quot;register_operand&quot; &quot;Yk&quot;))</span>
<span class="lineNum">    9605 </span>            :       (vec_select:V12QI
<span class="lineNum">    9606 </span>            :         (match_dup 0)
<span class="lineNum">    9607 </span>            :         (parallel [(const_int 4) (const_int 5)
<span class="lineNum">    9608 </span><span class="lineCov">         12 :                    (const_int 6) (const_int 7)</span>
<span class="lineNum">    9609 </span>            :                    (const_int 8) (const_int 9)
<span class="lineNum">    9610 </span>            :                    (const_int 10) (const_int 11)
<span class="lineNum">    9611 </span>            :                    (const_int 12) (const_int 13)
<span class="lineNum">    9612 </span>            :                    (const_int 14) (const_int 15)]))))]
<span class="lineNum">    9613 </span><span class="lineCov">        174 :   &quot;TARGET_AVX512VL&quot;</span>
<span class="lineNum">    9614 </span><span class="lineNoCov">          0 :   &quot;vpmov&lt;trunsuffix&gt;&lt;pmov_suff_3&gt;\t{%1, %0%{%2%}|%k0%{%2%}, %1}&quot;</span>
<span class="lineNum">    9615 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">    9616 </span>            :    (set_attr &quot;memory&quot; &quot;store&quot;)
<span class="lineNum">    9617 </span><span class="lineCov">        175 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    9618 </span><span class="lineCov">         90 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">    9619 </span>            : 
<span class="lineNum">    9620 </span>            : (define_mode_iterator VI2_128_BW_4_256
<span class="lineNum">    9621 </span>            :   [(V8HI &quot;TARGET_AVX512BW&quot;) V8SI])
<span class="lineNum">    9622 </span><span class="lineCov">         12 : </span>
<span class="lineNum">    9623 </span>            : (define_insn &quot;*avx512vl_&lt;code&gt;&lt;mode&gt;v8qi2_store&quot;
<span class="lineNum">    9624 </span>            :   [(set (match_operand:V16QI 0 &quot;memory_operand&quot; &quot;=m&quot;)
<span class="lineNum">    9625 </span><span class="lineCov">        429 :     (vec_concat:V16QI</span>
<span class="lineNum">    9626 </span><span class="lineCov">        858 :       (any_truncate:V8QI</span>
<span class="lineNum">    9627 </span>            :               (match_operand:VI2_128_BW_4_256 1 &quot;register_operand&quot; &quot;v&quot;))
<span class="lineNum">    9628 </span>            :       (vec_select:V8QI
<span class="lineNum">    9629 </span>            :         (match_dup 0)
<span class="lineNum">    9630 </span>            :         (parallel [(const_int 8) (const_int 9)
<span class="lineNum">    9631 </span>            :                    (const_int 10) (const_int 11)
<span class="lineNum">    9632 </span><span class="lineCov">         12 :                    (const_int 12) (const_int 13)</span>
<span class="lineNum">    9633 </span>            :                    (const_int 14) (const_int 15)]))))]
<span class="lineNum">    9634 </span><span class="lineNoCov">          0 :   &quot;TARGET_AVX512VL&quot;</span>
<span class="lineNum">    9635 </span><span class="lineNoCov">          0 :   &quot;vpmov&lt;trunsuffix&gt;&lt;pmov_suff_3&gt;\t{%1, %0|%q0, %1}&quot;</span>
<span class="lineNum">    9636 </span><span class="lineCov">         12 :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">    9637 </span>            :    (set_attr &quot;memory&quot; &quot;store&quot;)
<span class="lineNum">    9638 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    9639 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">    9640 </span>            : 
<span class="lineNum">    9641 </span>            : (define_insn &quot;avx512vl_&lt;code&gt;&lt;mode&gt;v8qi2_mask&quot;
<span class="lineNum">    9642 </span>            :   [(set (match_operand:V16QI 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    9643 </span>            :     (vec_concat:V16QI
<span class="lineNum">    9644 </span>            :       (vec_merge:V8QI
<span class="lineNum">    9645 </span>            :         (any_truncate:V8QI
<span class="lineNum">    9646 </span><span class="lineNoCov">          0 :           (match_operand:VI2_128_BW_4_256 1 &quot;register_operand&quot; &quot;v&quot;))</span>
<span class="lineNum">    9647 </span>            :         (vec_select:V8QI
<span class="lineNum">    9648 </span>            :           (match_operand:V16QI 2 &quot;vector_move_operand&quot; &quot;0C&quot;)
<span class="lineNum">    9649 </span><span class="lineNoCov">          0 :           (parallel [(const_int 0) (const_int 1)</span>
<span class="lineNum">    9650 </span><span class="lineNoCov">          0 :                      (const_int 2) (const_int 3)</span>
<span class="lineNum">    9651 </span><span class="lineNoCov">          0 :                      (const_int 4) (const_int 5)</span>
<span class="lineNum">    9652 </span><span class="lineNoCov">          0 :                      (const_int 6) (const_int 7)]))</span>
<span class="lineNum">    9653 </span><span class="lineNoCov">          0 :         (match_operand:QI 3 &quot;register_operand&quot; &quot;Yk&quot;))</span>
<span class="lineNum">    9654 </span><span class="lineNoCov">          0 :       (const_vector:V8QI [(const_int 0) (const_int 0)</span>
<span class="lineNum">    9655 </span><span class="lineNoCov">          0 :                           (const_int 0) (const_int 0)</span>
<span class="lineNum">    9656 </span>            :                           (const_int 0) (const_int 0)
<span class="lineNum">    9657 </span>            :                           (const_int 0) (const_int 0)])))]
<span class="lineNum">    9658 </span><span class="lineCov">        258 :   &quot;TARGET_AVX512VL&quot;</span>
<span class="lineNum">    9659 </span><span class="lineNoCov">          0 :   &quot;vpmov&lt;trunsuffix&gt;&lt;pmov_suff_3&gt;\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}&quot;</span>
<span class="lineNum">    9660 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">    9661 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    9662 </span><span class="lineCov">        254 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">    9663 </span><span class="lineCov">        508 : </span>
<span class="lineNum">    9664 </span>            : (define_insn &quot;*avx512vl_&lt;code&gt;&lt;mode&gt;v8qi2_mask_1&quot;
<span class="lineNum">    9665 </span>            :   [(set (match_operand:V16QI 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    9666 </span>            :     (vec_concat:V16QI
<span class="lineNum">    9667 </span>            :       (vec_merge:V8QI
<span class="lineNum">    9668 </span>            :         (any_truncate:V8QI
<span class="lineNum">    9669 </span>            :           (match_operand:VI2_128_BW_4_256 1 &quot;register_operand&quot; &quot;v&quot;))
<span class="lineNum">    9670 </span>            :         (const_vector:V8QI [(const_int 0) (const_int 0)
<span class="lineNum">    9671 </span>            :                             (const_int 0) (const_int 0)
<span class="lineNum">    9672 </span>            :                             (const_int 0) (const_int 0)
<span class="lineNum">    9673 </span>            :                             (const_int 0) (const_int 0)])
<span class="lineNum">    9674 </span>            :         (match_operand:QI 2 &quot;register_operand&quot; &quot;Yk&quot;))
<span class="lineNum">    9675 </span>            :       (const_vector:V8QI [(const_int 0) (const_int 0)
<span class="lineNum">    9676 </span>            :                           (const_int 0) (const_int 0)
<span class="lineNum">    9677 </span>            :                           (const_int 0) (const_int 0)
<span class="lineNum">    9678 </span>            :                           (const_int 0) (const_int 0)])))]
<span class="lineNum">    9679 </span><span class="lineCov">         75 :   &quot;TARGET_AVX512VL&quot;</span>
<span class="lineNum">    9680 </span><span class="lineNoCov">          0 :   &quot;vpmov&lt;trunsuffix&gt;&lt;pmov_suff_3&gt;\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}&quot;</span>
<span class="lineNum">    9681 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">    9682 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    9683 </span><span class="lineCov">         53 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">    9684 </span><span class="lineCov">        106 : </span>
<span class="lineNum">    9685 </span>            : (define_insn &quot;avx512vl_&lt;code&gt;&lt;mode&gt;v8qi2_mask_store&quot;
<span class="lineNum">    9686 </span>            :   [(set (match_operand:V16QI 0 &quot;memory_operand&quot; &quot;=m&quot;)
<span class="lineNum">    9687 </span>            :     (vec_concat:V16QI
<span class="lineNum">    9688 </span>            :       (vec_merge:V8QI
<span class="lineNum">    9689 </span>            :         (any_truncate:V8QI
<span class="lineNum">    9690 </span>            :           (match_operand:VI2_128_BW_4_256 1 &quot;register_operand&quot; &quot;v&quot;))
<span class="lineNum">    9691 </span>            :         (vec_select:V8QI
<span class="lineNum">    9692 </span>            :           (match_dup 0)
<span class="lineNum">    9693 </span>            :           (parallel [(const_int 0) (const_int 1)
<span class="lineNum">    9694 </span>            :                      (const_int 2) (const_int 3)
<span class="lineNum">    9695 </span>            :                      (const_int 4) (const_int 5)
<span class="lineNum">    9696 </span>            :                      (const_int 6) (const_int 7)]))
<span class="lineNum">    9697 </span>            :         (match_operand:QI 2 &quot;register_operand&quot; &quot;Yk&quot;))
<span class="lineNum">    9698 </span>            :       (vec_select:V8QI
<span class="lineNum">    9699 </span>            :         (match_dup 0)
<span class="lineNum">    9700 </span>            :         (parallel [(const_int 8) (const_int 9)
<span class="lineNum">    9701 </span>            :                    (const_int 10) (const_int 11)
<span class="lineNum">    9702 </span>            :                    (const_int 12) (const_int 13)
<span class="lineNum">    9703 </span>            :                    (const_int 14) (const_int 15)]))))]
<span class="lineNum">    9704 </span><span class="lineCov">         96 :   &quot;TARGET_AVX512VL&quot;</span>
<span class="lineNum">    9705 </span><span class="lineNoCov">          0 :   &quot;vpmov&lt;trunsuffix&gt;&lt;pmov_suff_3&gt;\t{%1, %0%{%2%}|%q0%{%2%}, %1}&quot;</span>
<span class="lineNum">    9706 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">    9707 </span>            :    (set_attr &quot;memory&quot; &quot;store&quot;)
<span class="lineNum">    9708 </span><span class="lineCov">         89 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    9709 </span><span class="lineCov">        178 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">    9710 </span>            : 
<span class="lineNum">    9711 </span>            : (define_mode_iterator PMOV_SRC_MODE_4 [V4DI V2DI V4SI])
<span class="lineNum">    9712 </span>            : (define_mode_attr pmov_dst_4
<span class="lineNum">    9713 </span>            :   [(V4DI &quot;V4HI&quot;) (V2DI &quot;V2HI&quot;) (V4SI &quot;V4HI&quot;)])
<span class="lineNum">    9714 </span>            : (define_mode_attr pmov_dst_zeroed_4
<span class="lineNum">    9715 </span>            :   [(V4DI &quot;V4HI&quot;) (V2DI &quot;V6HI&quot;) (V4SI &quot;V4HI&quot;)])
<span class="lineNum">    9716 </span>            : (define_mode_attr pmov_suff_4
<span class="lineNum">    9717 </span>            :   [(V4DI &quot;qw&quot;) (V2DI &quot;qw&quot;) (V4SI &quot;dw&quot;)])
<span class="lineNum">    9718 </span>            : 
<span class="lineNum">    9719 </span>            : (define_insn &quot;*avx512vl_&lt;code&gt;&lt;mode&gt;v&lt;ssescalarnum&gt;hi2&quot;
<span class="lineNum">    9720 </span>            :   [(set (match_operand:V8HI 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    9721 </span>            :     (vec_concat:V8HI
<span class="lineNum">    9722 </span>            :       (any_truncate:&lt;pmov_dst_4&gt;
<span class="lineNum">    9723 </span>            :               (match_operand:PMOV_SRC_MODE_4 1 &quot;register_operand&quot; &quot;v&quot;))
<span class="lineNum">    9724 </span>            :       (match_operand:&lt;pmov_dst_zeroed_4&gt; 2 &quot;const0_operand&quot;)))]
<span class="lineNum">    9725 </span><span class="lineCov">         27 :   &quot;TARGET_AVX512VL&quot;</span>
<span class="lineNum">    9726 </span>            :   &quot;vpmov&lt;trunsuffix&gt;&lt;pmov_suff_4&gt;\t{%1, %0|%0, %1}&quot;
<span class="lineNum">    9727 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">    9728 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    9729 </span><span class="lineCov">        105 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">    9730 </span><span class="lineCov">         76 : </span>
<span class="lineNum">    9731 </span>            : (define_insn &quot;*avx512vl_&lt;code&gt;&lt;mode&gt;v4hi2_store&quot;
<span class="lineNum">    9732 </span>            :   [(set (match_operand:V8HI 0 &quot;memory_operand&quot; &quot;=m&quot;)
<span class="lineNum">    9733 </span>            :     (vec_concat:V8HI
<span class="lineNum">    9734 </span>            :       (any_truncate:V4HI
<span class="lineNum">    9735 </span>            :               (match_operand:VI4_128_8_256 1 &quot;register_operand&quot; &quot;v&quot;))
<span class="lineNum">    9736 </span>            :       (vec_select:V4HI
<span class="lineNum">    9737 </span>            :         (match_dup 0)
<span class="lineNum">    9738 </span>            :         (parallel [(const_int 4) (const_int 5)
<span class="lineNum">    9739 </span>            :                    (const_int 6) (const_int 7)]))))]
<span class="lineNum">    9740 </span><span class="lineNoCov">          0 :   &quot;TARGET_AVX512VL&quot;</span>
<span class="lineNum">    9741 </span><span class="lineNoCov">          0 :   &quot;vpmov&lt;trunsuffix&gt;&lt;pmov_suff_4&gt;\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">    9742 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">    9743 </span>            :    (set_attr &quot;memory&quot; &quot;store&quot;)
<span class="lineNum">    9744 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    9745 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">    9746 </span>            : 
<span class="lineNum">    9747 </span>            : (define_insn &quot;avx512vl_&lt;code&gt;&lt;mode&gt;v4hi2_mask&quot;
<span class="lineNum">    9748 </span>            :   [(set (match_operand:V8HI 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    9749 </span>            :     (vec_concat:V8HI
<span class="lineNum">    9750 </span>            :       (vec_merge:V4HI
<span class="lineNum">    9751 </span>            :         (any_truncate:V4HI
<span class="lineNum">    9752 </span>            :           (match_operand:VI4_128_8_256 1 &quot;register_operand&quot; &quot;v&quot;))
<span class="lineNum">    9753 </span>            :         (vec_select:V4HI
<span class="lineNum">    9754 </span>            :           (match_operand:V8HI 2 &quot;vector_move_operand&quot; &quot;0C&quot;)
<span class="lineNum">    9755 </span>            :           (parallel [(const_int 0) (const_int 1)
<span class="lineNum">    9756 </span>            :                      (const_int 2) (const_int 3)]))
<span class="lineNum">    9757 </span>            :         (match_operand:QI 3 &quot;register_operand&quot; &quot;Yk&quot;))
<span class="lineNum">    9758 </span>            :       (const_vector:V4HI [(const_int 0) (const_int 0)
<span class="lineNum">    9759 </span>            :                           (const_int 0) (const_int 0)])))]
<span class="lineNum">    9760 </span><span class="lineCov">        254 :   &quot;TARGET_AVX512VL&quot;</span>
<span class="lineNum">    9761 </span><span class="lineNoCov">          0 :   &quot;vpmov&lt;trunsuffix&gt;&lt;pmov_suff_4&gt;\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}&quot;</span>
<span class="lineNum">    9762 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">    9763 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    9764 </span><span class="lineCov">        347 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">    9765 </span><span class="lineCov">        347 : </span>
<span class="lineNum">    9766 </span>            : (define_insn &quot;*avx512vl_&lt;code&gt;&lt;mode&gt;v4hi2_mask_1&quot;
<span class="lineNum">    9767 </span>            :   [(set (match_operand:V8HI 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    9768 </span>            :     (vec_concat:V8HI
<span class="lineNum">    9769 </span>            :       (vec_merge:V4HI
<span class="lineNum">    9770 </span>            :         (any_truncate:V4HI
<span class="lineNum">    9771 </span>            :           (match_operand:VI4_128_8_256 1 &quot;register_operand&quot; &quot;v&quot;))
<span class="lineNum">    9772 </span>            :         (const_vector:V4HI [(const_int 0) (const_int 0)
<span class="lineNum">    9773 </span>            :                             (const_int 0) (const_int 0)])
<span class="lineNum">    9774 </span>            :         (match_operand:QI 2 &quot;register_operand&quot; &quot;Yk&quot;))
<span class="lineNum">    9775 </span>            :       (const_vector:V4HI [(const_int 0) (const_int 0)
<span class="lineNum">    9776 </span>            :                           (const_int 0) (const_int 0)])))]
<span class="lineNum">    9777 </span><span class="lineCov">         73 :   &quot;TARGET_AVX512VL&quot;</span>
<span class="lineNum">    9778 </span><span class="lineNoCov">          0 :   &quot;vpmov&lt;trunsuffix&gt;&lt;pmov_suff_4&gt;\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}&quot;</span>
<span class="lineNum">    9779 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">    9780 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    9781 </span><span class="lineCov">        126 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">    9782 </span><span class="lineCov">        126 : </span>
<span class="lineNum">    9783 </span>            : (define_insn &quot;avx512vl_&lt;code&gt;&lt;mode&gt;v4hi2_mask_store&quot;
<span class="lineNum">    9784 </span>            :   [(set (match_operand:V8HI 0 &quot;memory_operand&quot; &quot;=m&quot;)
<span class="lineNum">    9785 </span>            :     (vec_concat:V8HI
<span class="lineNum">    9786 </span>            :       (vec_merge:V4HI
<span class="lineNum">    9787 </span>            :         (any_truncate:V4HI
<span class="lineNum">    9788 </span>            :           (match_operand:VI4_128_8_256 1 &quot;register_operand&quot; &quot;v&quot;))
<span class="lineNum">    9789 </span>            :         (vec_select:V4HI
<span class="lineNum">    9790 </span>            :           (match_dup 0)
<span class="lineNum">    9791 </span>            :           (parallel [(const_int 0) (const_int 1)
<span class="lineNum">    9792 </span>            :                      (const_int 2) (const_int 3)]))
<span class="lineNum">    9793 </span>            :         (match_operand:QI 2 &quot;register_operand&quot; &quot;Yk&quot;))
<span class="lineNum">    9794 </span>            :       (vec_select:V4HI
<span class="lineNum">    9795 </span>            :         (match_dup 0)
<span class="lineNum">    9796 </span>            :         (parallel [(const_int 4) (const_int 5)
<span class="lineNum">    9797 </span>            :                    (const_int 6) (const_int 7)]))))]
<span class="lineNum">    9798 </span><span class="lineCov">         97 :   &quot;TARGET_AVX512VL&quot;</span>
<span class="lineNum">    9799 </span><span class="lineCov">         66 : {</span>
<span class="lineNum">    9800 </span><span class="lineCov">        209 :   if (GET_MODE_SIZE (GET_MODE_INNER (&lt;MODE&gt;mode)) == 4)</span>
<span class="lineNum">    9801 </span><span class="lineCov">         33 :     return &quot;vpmov&lt;trunsuffix&gt;&lt;pmov_suff_4&gt;\t{%1, %0%{%2%}|%0%{%2%}, %t1}&quot;;</span>
<span class="lineNum">    9802 </span><span class="lineCov">        334 :   return &quot;vpmov&lt;trunsuffix&gt;&lt;pmov_suff_4&gt;\t{%1, %0%{%2%}|%0%{%2%}, %g1}&quot;;</span>
<span class="lineNum">    9803 </span><span class="lineCov">        334 : }</span>
<span class="lineNum">    9804 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<a name="9805"><span class="lineNum">    9805 </span>            :    (set_attr &quot;memory&quot; &quot;store&quot;)</a>
<span class="lineNum">    9806 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    9807 </span><span class="lineCov">         55 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">    9808 </span>            : 
<span class="lineNum">    9809 </span>            : (define_insn &quot;*avx512vl_&lt;code&gt;v2div2hi2_store&quot;
<span class="lineNum">    9810 </span>            :   [(set (match_operand:V8HI 0 &quot;memory_operand&quot; &quot;=m&quot;)
<span class="lineNum">    9811 </span>            :     (vec_concat:V8HI
<span class="lineNum">    9812 </span>            :       (any_truncate:V2HI
<span class="lineNum">    9813 </span>            :               (match_operand:V2DI 1 &quot;register_operand&quot; &quot;v&quot;))
<span class="lineNum">    9814 </span>            :       (vec_select:V6HI
<span class="lineNum">    9815 </span>            :         (match_dup 0)
<span class="lineNum">    9816 </span>            :         (parallel [(const_int 2) (const_int 3)
<span class="lineNum">    9817 </span>            :                    (const_int 4) (const_int 5)
<span class="lineNum">    9818 </span>            :                    (const_int 6) (const_int 7)]))))]
<span class="lineNum">    9819 </span><span class="lineNoCov">          0 :   &quot;TARGET_AVX512VL&quot;</span>
<span class="lineNum">    9820 </span><span class="lineNoCov">          0 :   &quot;vpmov&lt;trunsuffix&gt;qw\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">    9821 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">    9822 </span>            :    (set_attr &quot;memory&quot; &quot;store&quot;)
<span class="lineNum">    9823 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    9824 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">    9825 </span>            : 
<span class="lineNum">    9826 </span>            : (define_insn &quot;avx512vl_&lt;code&gt;v2div2hi2_mask&quot;
<span class="lineNum">    9827 </span>            :   [(set (match_operand:V8HI 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    9828 </span>            :     (vec_concat:V8HI
<span class="lineNum">    9829 </span>            :       (vec_merge:V2HI
<span class="lineNum">    9830 </span>            :         (any_truncate:V2HI
<span class="lineNum">    9831 </span>            :           (match_operand:V2DI 1 &quot;register_operand&quot; &quot;v&quot;))
<span class="lineNum">    9832 </span>            :         (vec_select:V2HI
<span class="lineNum">    9833 </span>            :           (match_operand:V8HI 2 &quot;vector_move_operand&quot; &quot;0C&quot;)
<span class="lineNum">    9834 </span>            :           (parallel [(const_int 0) (const_int 1)]))
<span class="lineNum">    9835 </span>            :         (match_operand:QI 3 &quot;register_operand&quot; &quot;Yk&quot;))
<span class="lineNum">    9836 </span>            :       (const_vector:V6HI [(const_int 0) (const_int 0)
<span class="lineNum">    9837 </span>            :                           (const_int 0) (const_int 0)
<span class="lineNum">    9838 </span>            :                           (const_int 0) (const_int 0)])))]
<span class="lineNum">    9839 </span><span class="lineCov">        251 :   &quot;TARGET_AVX512VL&quot;</span>
<span class="lineNum">    9840 </span><span class="lineNoCov">          0 :   &quot;vpmov&lt;trunsuffix&gt;qw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}&quot;</span>
<span class="lineNum">    9841 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">    9842 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    9843 </span><span class="lineCov">        256 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">    9844 </span><span class="lineCov">        512 : </span>
<span class="lineNum">    9845 </span>            : (define_insn &quot;*avx512vl_&lt;code&gt;v2div2hi2_mask_1&quot;
<span class="lineNum">    9846 </span>            :   [(set (match_operand:V8HI 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    9847 </span>            :     (vec_concat:V8HI
<span class="lineNum">    9848 </span>            :       (vec_merge:V2HI
<span class="lineNum">    9849 </span>            :         (any_truncate:V2HI
<span class="lineNum">    9850 </span>            :           (match_operand:V2DI 1 &quot;register_operand&quot; &quot;v&quot;))
<span class="lineNum">    9851 </span>            :         (const_vector:V2HI [(const_int 0) (const_int 0)])
<span class="lineNum">    9852 </span>            :         (match_operand:QI 2 &quot;register_operand&quot; &quot;Yk&quot;))
<span class="lineNum">    9853 </span>            :       (const_vector:V6HI [(const_int 0) (const_int 0)
<span class="lineNum">    9854 </span>            :                           (const_int 0) (const_int 0)
<span class="lineNum">    9855 </span>            :                           (const_int 0) (const_int 0)])))]
<span class="lineNum">    9856 </span><span class="lineCov">         51 :   &quot;TARGET_AVX512VL&quot;</span>
<span class="lineNum">    9857 </span><span class="lineNoCov">          0 :   &quot;vpmov&lt;trunsuffix&gt;qw\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}&quot;</span>
<span class="lineNum">    9858 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">    9859 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    9860 </span><span class="lineCov">         51 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">    9861 </span><span class="lineCov">        102 : </span>
<span class="lineNum">    9862 </span>            : (define_insn &quot;avx512vl_&lt;code&gt;v2div2hi2_mask_store&quot;
<span class="lineNum">    9863 </span>            :   [(set (match_operand:V8HI 0 &quot;memory_operand&quot; &quot;=m&quot;)
<span class="lineNum">    9864 </span>            :     (vec_concat:V8HI
<span class="lineNum">    9865 </span>            :       (vec_merge:V2HI
<span class="lineNum">    9866 </span>            :         (any_truncate:V2HI
<span class="lineNum">    9867 </span>            :           (match_operand:V2DI 1 &quot;register_operand&quot; &quot;v&quot;))
<span class="lineNum">    9868 </span>            :         (vec_select:V2HI
<span class="lineNum">    9869 </span>            :           (match_dup 0)
<span class="lineNum">    9870 </span>            :           (parallel [(const_int 0) (const_int 1)]))
<span class="lineNum">    9871 </span>            :         (match_operand:QI 2 &quot;register_operand&quot; &quot;Yk&quot;))
<span class="lineNum">    9872 </span>            :       (vec_select:V6HI
<span class="lineNum">    9873 </span>            :         (match_dup 0)
<span class="lineNum">    9874 </span>            :         (parallel [(const_int 2) (const_int 3)
<span class="lineNum">    9875 </span>            :                    (const_int 4) (const_int 5)
<span class="lineNum">    9876 </span>            :                    (const_int 6) (const_int 7)]))))]
<span class="lineNum">    9877 </span><span class="lineCov">         80 :   &quot;TARGET_AVX512VL&quot;</span>
<span class="lineNum">    9878 </span><span class="lineNoCov">          0 :   &quot;vpmov&lt;trunsuffix&gt;qw\t{%1, %0%{%2%}|%0%{%2%}, %g1}&quot;</span>
<span class="lineNum">    9879 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">    9880 </span>            :    (set_attr &quot;memory&quot; &quot;store&quot;)
<span class="lineNum">    9881 </span><span class="lineCov">         85 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    9882 </span><span class="lineCov">        170 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">    9883 </span>            : 
<span class="lineNum">    9884 </span>            : (define_insn &quot;*avx512vl_&lt;code&gt;v2div2si2&quot;
<span class="lineNum">    9885 </span>            :   [(set (match_operand:V4SI 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    9886 </span>            :     (vec_concat:V4SI
<span class="lineNum">    9887 </span>            :       (any_truncate:V2SI
<span class="lineNum">    9888 </span>            :               (match_operand:V2DI 1 &quot;register_operand&quot; &quot;v&quot;))
<span class="lineNum">    9889 </span>            :       (match_operand:V2SI 2 &quot;const0_operand&quot;)))]
<span class="lineNum">    9890 </span><span class="lineCov">         29 :   &quot;TARGET_AVX512VL&quot;</span>
<span class="lineNum">    9891 </span>            :   &quot;vpmov&lt;trunsuffix&gt;qd\t{%1, %0|%0, %1}&quot;
<span class="lineNum">    9892 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">    9893 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    9894 </span>            :    (set_attr &quot;mode&quot; &quot;TI&quot;)])
<span class="lineNum">    9895 </span>            : 
<span class="lineNum">    9896 </span>            : (define_insn &quot;*avx512vl_&lt;code&gt;v2div2si2_store&quot;
<span class="lineNum">    9897 </span><span class="lineCov">         45 :   [(set (match_operand:V4SI 0 &quot;memory_operand&quot; &quot;=m&quot;)</span>
<span class="lineNum">    9898 </span><span class="lineCov">         45 :     (vec_concat:V4SI</span>
<span class="lineNum">    9899 </span><span class="lineCov">         45 :       (any_truncate:V2SI</span>
<span class="lineNum">    9900 </span>            :               (match_operand:V2DI 1 &quot;register_operand&quot; &quot;v&quot;))
<span class="lineNum">    9901 </span>            :       (vec_select:V2SI
<span class="lineNum">    9902 </span>            :         (match_dup 0)
<span class="lineNum">    9903 </span>            :         (parallel [(const_int 2) (const_int 3)]))))]
<span class="lineNum">    9904 </span><span class="lineNoCov">          0 :   &quot;TARGET_AVX512VL&quot;</span>
<span class="lineNum">    9905 </span><span class="lineNoCov">          0 :   &quot;vpmov&lt;trunsuffix&gt;qd\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">    9906 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">    9907 </span>            :    (set_attr &quot;memory&quot; &quot;store&quot;)
<span class="lineNum">    9908 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    9909 </span>            :    (set_attr &quot;mode&quot; &quot;TI&quot;)])
<span class="lineNum">    9910 </span>            : 
<span class="lineNum">    9911 </span>            : (define_insn &quot;avx512vl_&lt;code&gt;v2div2si2_mask&quot;
<span class="lineNum">    9912 </span><span class="lineCov">      21073 :   [(set (match_operand:V4SI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    9913 </span><span class="lineCov">      21073 :     (vec_concat:V4SI</span>
<span class="lineNum">    9914 </span>            :       (vec_merge:V2SI
<span class="lineNum">    9915 </span><span class="lineCov">         72 :         (any_truncate:V2SI</span>
<span class="lineNum">    9916 </span><span class="lineCov">         72 :           (match_operand:V2DI 1 &quot;register_operand&quot; &quot;v&quot;))</span>
<span class="lineNum">    9917 </span><span class="lineCov">      20802 :         (vec_select:V2SI</span>
<span class="lineNum">    9918 </span><span class="lineCov">      20802 :           (match_operand:V4SI 2 &quot;vector_move_operand&quot; &quot;0C&quot;)</span>
<span class="lineNum">    9919 </span><span class="lineCov">      20802 :           (parallel [(const_int 0) (const_int 1)]))</span>
<span class="lineNum">    9920 </span><span class="lineCov">      20802 :         (match_operand:QI 3 &quot;register_operand&quot; &quot;Yk&quot;))</span>
<span class="lineNum">    9921 </span>            :       (const_vector:V2SI [(const_int 0) (const_int 0)])))]
<span class="lineNum">    9922 </span><span class="lineCov">        256 :   &quot;TARGET_AVX512VL&quot;</span>
<span class="lineNum">    9923 </span><span class="lineNoCov">          0 :   &quot;vpmov&lt;trunsuffix&gt;qd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}&quot;</span>
<span class="lineNum">    9924 </span><span class="lineCov">        125 :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">    9925 </span><span class="lineCov">        125 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    9926 </span><span class="lineCov">        125 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">    9927 </span><span class="lineCov">         78 : </span>
<span class="lineNum">    9928 </span><span class="lineCov">          9 : (define_insn &quot;*avx512vl_&lt;code&gt;v2div2si2_mask_1&quot;</span>
<span class="lineNum">    9929 </span><span class="lineCov">          9 :   [(set (match_operand:V4SI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    9930 </span>            :     (vec_concat:V4SI
<span class="lineNum">    9931 </span>            :       (vec_merge:V2SI
<span class="lineNum">    9932 </span>            :         (any_truncate:V2SI
<span class="lineNum">    9933 </span>            :           (match_operand:V2DI 1 &quot;register_operand&quot; &quot;v&quot;))
<span class="lineNum">    9934 </span>            :         (const_vector:V2SI [(const_int 0) (const_int 0)])
<span class="lineNum">    9935 </span>            :         (match_operand:QI 2 &quot;register_operand&quot; &quot;Yk&quot;))
<span class="lineNum">    9936 </span>            :       (const_vector:V2SI [(const_int 0) (const_int 0)])))]
<span class="lineNum">    9937 </span><span class="lineCov">         51 :   &quot;TARGET_AVX512VL&quot;</span>
<span class="lineNum">    9938 </span><span class="lineNoCov">          0 :   &quot;vpmov&lt;trunsuffix&gt;qd\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}&quot;</span>
<span class="lineNum">    9939 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">    9940 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    9941 </span><span class="lineCov">         75 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">    9942 </span><span class="lineCov">         75 : </span>
<span class="lineNum">    9943 </span>            : (define_insn &quot;avx512vl_&lt;code&gt;v2div2si2_mask_store&quot;
<span class="lineNum">    9944 </span>            :   [(set (match_operand:V4SI 0 &quot;memory_operand&quot; &quot;=m&quot;)
<span class="lineNum">    9945 </span>            :     (vec_concat:V4SI
<span class="lineNum">    9946 </span>            :       (vec_merge:V2SI
<span class="lineNum">    9947 </span>            :         (any_truncate:V2SI
<span class="lineNum">    9948 </span>            :           (match_operand:V2DI 1 &quot;register_operand&quot; &quot;v&quot;))
<span class="lineNum">    9949 </span>            :         (vec_select:V2SI
<span class="lineNum">    9950 </span>            :           (match_dup 0)
<span class="lineNum">    9951 </span>            :           (parallel [(const_int 0) (const_int 1)]))
<span class="lineNum">    9952 </span>            :         (match_operand:QI 2 &quot;register_operand&quot; &quot;Yk&quot;))
<span class="lineNum">    9953 </span>            :       (vec_select:V2SI
<span class="lineNum">    9954 </span>            :         (match_dup 0)
<span class="lineNum">    9955 </span>            :         (parallel [(const_int 2) (const_int 3)]))))]
<span class="lineNum">    9956 </span><span class="lineCov">         85 :   &quot;TARGET_AVX512VL&quot;</span>
<span class="lineNum">    9957 </span><span class="lineNoCov">          0 :   &quot;vpmov&lt;trunsuffix&gt;qd\t{%1, %0%{%2%}|%0%{%2%}, %t1}&quot;</span>
<span class="lineNum">    9958 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">    9959 </span>            :    (set_attr &quot;memory&quot; &quot;store&quot;)
<span class="lineNum">    9960 </span><span class="lineCov">        254 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    9961 </span><span class="lineCov">        254 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">    9962 </span>            : 
<span class="lineNum">    9963 </span>            : (define_insn &quot;*avx512f_&lt;code&gt;v8div16qi2&quot;
<span class="lineNum">    9964 </span>            :   [(set (match_operand:V16QI 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    9965 </span>            :         (vec_concat:V16QI
<span class="lineNum">    9966 </span>            :           (any_truncate:V8QI
<span class="lineNum">    9967 </span>            :             (match_operand:V8DI 1 &quot;register_operand&quot; &quot;v&quot;))
<span class="lineNum">    9968 </span>            :           (const_vector:V8QI [(const_int 0) (const_int 0)
<span class="lineNum">    9969 </span>            :                               (const_int 0) (const_int 0)
<span class="lineNum">    9970 </span>            :                               (const_int 0) (const_int 0)
<span class="lineNum">    9971 </span>            :                               (const_int 0) (const_int 0)])))]
<span class="lineNum">    9972 </span><span class="lineCov">         27 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    9973 </span><span class="lineCov">         18 :   &quot;vpmov&lt;trunsuffix&gt;qb\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">    9974 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">    9975 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">    9976 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">    9977 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    9978 </span>            : (define_insn &quot;*avx512f_&lt;code&gt;v8div16qi2_store&quot;
<span class="lineNum">    9979 </span><span class="lineNoCov">          0 :   [(set (match_operand:V16QI 0 &quot;memory_operand&quot; &quot;=m&quot;)</span>
<span class="lineNum">    9980 </span><span class="lineNoCov">          0 :         (vec_concat:V16QI</span>
<span class="lineNum">    9981 </span>            :           (any_truncate:V8QI
<span class="lineNum">    9982 </span>            :             (match_operand:V8DI 1 &quot;register_operand&quot; &quot;v&quot;))
<span class="lineNum">    9983 </span>            :           (vec_select:V8QI
<span class="lineNum">    9984 </span>            :             (match_dup 0)
<span class="lineNum">    9985 </span>            :             (parallel [(const_int 8) (const_int 9)
<span class="lineNum">    9986 </span>            :                        (const_int 10) (const_int 11)
<span class="lineNum">    9987 </span>            :                        (const_int 12) (const_int 13)
<span class="lineNum">    9988 </span>            :                        (const_int 14) (const_int 15)]))))]
<span class="lineNum">    9989 </span><span class="lineNoCov">          0 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    9990 </span><span class="lineNoCov">          0 :   &quot;vpmov&lt;trunsuffix&gt;qb\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">    9991 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">    9992 </span>            :    (set_attr &quot;memory&quot; &quot;store&quot;)
<span class="lineNum">    9993 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    9994 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">    9995 </span>            : 
<span class="lineNum">    9996 </span>            : (define_insn &quot;avx512f_&lt;code&gt;v8div16qi2_mask&quot;
<span class="lineNum">    9997 </span>            :   [(set (match_operand:V16QI 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">    9998 </span>            :     (vec_concat:V16QI
<span class="lineNum">    9999 </span>            :       (vec_merge:V8QI
<span class="lineNum">   10000 </span>            :         (any_truncate:V8QI
<span class="lineNum">   10001 </span>            :           (match_operand:V8DI 1 &quot;register_operand&quot; &quot;v&quot;))
<span class="lineNum">   10002 </span>            :         (vec_select:V8QI
<span class="lineNum">   10003 </span>            :           (match_operand:V16QI 2 &quot;vector_move_operand&quot; &quot;0C&quot;)
<span class="lineNum">   10004 </span>            :           (parallel [(const_int 0) (const_int 1)
<span class="lineNum">   10005 </span>            :                      (const_int 2) (const_int 3)
<span class="lineNum">   10006 </span>            :                      (const_int 4) (const_int 5)
<span class="lineNum">   10007 </span>            :                      (const_int 6) (const_int 7)]))
<span class="lineNum">   10008 </span>            :         (match_operand:QI 3 &quot;register_operand&quot; &quot;Yk&quot;))
<span class="lineNum">   10009 </span>            :       (const_vector:V8QI [(const_int 0) (const_int 0)
<span class="lineNum">   10010 </span>            :                           (const_int 0) (const_int 0)
<span class="lineNum">   10011 </span>            :                           (const_int 0) (const_int 0)
<span class="lineNum">   10012 </span>            :                           (const_int 0) (const_int 0)])))]
<span class="lineNum">   10013 </span><span class="lineCov">        254 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   10014 </span><span class="lineNoCov">          0 :   &quot;vpmov&lt;trunsuffix&gt;qb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}&quot;</span>
<span class="lineNum">   10015 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">   10016 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">   10017 </span><span class="lineCov">        114 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   10018 </span><span class="lineCov">        114 : </span>
<span class="lineNum">   10019 </span>            : (define_insn &quot;*avx512f_&lt;code&gt;v8div16qi2_mask_1&quot;
<span class="lineNum">   10020 </span>            :   [(set (match_operand:V16QI 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   10021 </span>            :     (vec_concat:V16QI
<span class="lineNum">   10022 </span>            :       (vec_merge:V8QI
<span class="lineNum">   10023 </span>            :         (any_truncate:V8QI
<span class="lineNum">   10024 </span>            :           (match_operand:V8DI 1 &quot;register_operand&quot; &quot;v&quot;))
<span class="lineNum">   10025 </span>            :         (const_vector:V8QI [(const_int 0) (const_int 0)
<span class="lineNum">   10026 </span>            :                             (const_int 0) (const_int 0)
<span class="lineNum">   10027 </span>            :                             (const_int 0) (const_int 0)
<span class="lineNum">   10028 </span>            :                             (const_int 0) (const_int 0)])
<span class="lineNum">   10029 </span>            :         (match_operand:QI 2 &quot;register_operand&quot; &quot;Yk&quot;))
<span class="lineNum">   10030 </span>            :       (const_vector:V8QI [(const_int 0) (const_int 0)
<span class="lineNum">   10031 </span>            :                           (const_int 0) (const_int 0)
<span class="lineNum">   10032 </span>            :                           (const_int 0) (const_int 0)
<span class="lineNum">   10033 </span>            :                           (const_int 0) (const_int 0)])))]
<span class="lineNum">   10034 </span><span class="lineCov">         53 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   10035 </span><span class="lineNoCov">          0 :   &quot;vpmov&lt;trunsuffix&gt;qb\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}&quot;</span>
<span class="lineNum">   10036 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">   10037 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">   10038 </span>            :    (set_attr &quot;mode&quot; &quot;TI&quot;)])
<span class="lineNum">   10039 </span>            : 
<span class="lineNum">   10040 </span>            : (define_insn &quot;avx512f_&lt;code&gt;v8div16qi2_mask_store&quot;
<span class="lineNum">   10041 </span>            :   [(set (match_operand:V16QI 0 &quot;memory_operand&quot; &quot;=m&quot;)
<span class="lineNum">   10042 </span><span class="lineCov">       2798 :     (vec_concat:V16QI</span>
<span class="lineNum">   10043 </span><span class="lineCov">       2798 :       (vec_merge:V8QI</span>
<span class="lineNum">   10044 </span>            :         (any_truncate:V8QI
<span class="lineNum">   10045 </span><span class="lineCov">        166 :           (match_operand:V8DI 1 &quot;register_operand&quot; &quot;v&quot;))</span>
<a name="10046"><span class="lineNum">   10046 </span><span class="lineCov">        166 :         (vec_select:V8QI</span></a>
<span class="lineNum">   10047 </span>            :           (match_dup 0)
<span class="lineNum">   10048 </span><span class="lineCov">      37893 :           (parallel [(const_int 0) (const_int 1)</span>
<span class="lineNum">   10049 </span>            :                      (const_int 2) (const_int 3)
<span class="lineNum">   10050 </span>            :                      (const_int 4) (const_int 5)
<span class="lineNum">   10051 </span>            :                      (const_int 6) (const_int 7)]))
<span class="lineNum">   10052 </span><span class="lineCov">      37978 :         (match_operand:QI 2 &quot;register_operand&quot; &quot;Yk&quot;))</span>
<span class="lineNum">   10053 </span><span class="lineCov">      37893 :       (vec_select:V8QI</span>
<span class="lineNum">   10054 </span><span class="lineCov">      37893 :         (match_dup 0)</span>
<span class="lineNum">   10055 </span><span class="lineCov">      37893 :         (parallel [(const_int 8) (const_int 9)</span>
<span class="lineNum">   10056 </span><span class="lineCov">      37893 :                    (const_int 10) (const_int 11)</span>
<span class="lineNum">   10057 </span><span class="lineCov">      37893 :                    (const_int 12) (const_int 13)</span>
<span class="lineNum">   10058 </span><span class="lineCov">      37893 :                    (const_int 14) (const_int 15)]))))]</span>
<span class="lineNum">   10059 </span><span class="lineCov">         89 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   10060 </span><span class="lineCov">      37893 :   &quot;vpmov&lt;trunsuffix&gt;qb\t{%1, %0%{%2%}|%q0%{%2%}, %1}&quot;</span>
<span class="lineNum">   10061 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">   10062 </span><span class="lineCov">      24673 :    (set_attr &quot;memory&quot; &quot;store&quot;)</span>
<span class="lineNum">   10063 </span><span class="lineCov">      24724 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   10064 </span><span class="lineCov">      24724 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   10065 </span>            : 
<span class="lineNum">   10066 </span><span class="lineCov">      11832 : ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span>
<span class="lineNum">   10067 </span><span class="lineCov">      11832 : ;;</span>
<span class="lineNum">   10068 </span>            : ;; Parallel integral arithmetic
<span class="lineNum">   10069 </span><span class="lineCov">       4193 : ;;</span>
<span class="lineNum">   10070 </span><span class="lineCov">       4193 : ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span>
<span class="lineNum">   10071 </span>            : 
<span class="lineNum">   10072 </span>            : (define_expand &quot;neg&lt;mode&gt;2&quot;
<span class="lineNum">   10073 </span>            :   [(set (match_operand:VI_AVX2 0 &quot;register_operand&quot;)
<span class="lineNum">   10074 </span>            :         (minus:VI_AVX2
<span class="lineNum">   10075 </span>            :           (match_dup 2)
<span class="lineNum">   10076 </span>            :           (match_operand:VI_AVX2 1 &quot;vector_operand&quot;)))]
<span class="lineNum">   10077 </span>            :   &quot;TARGET_SSE2&quot;
<span class="lineNum">   10078 </span>            :   &quot;operands[2] = force_reg (&lt;MODE&gt;mode, CONST0_RTX (&lt;MODE&gt;mode));&quot;)
<span class="lineNum">   10079 </span>            : 
<span class="lineNum">   10080 </span>            : (define_expand &quot;&lt;plusminus_insn&gt;&lt;mode&gt;3&quot;
<span class="lineNum">   10081 </span>            :   [(set (match_operand:VI_AVX2 0 &quot;register_operand&quot;)
<span class="lineNum">   10082 </span>            :         (plusminus:VI_AVX2
<span class="lineNum">   10083 </span>            :           (match_operand:VI_AVX2 1 &quot;vector_operand&quot;)
<span class="lineNum">   10084 </span>            :           (match_operand:VI_AVX2 2 &quot;vector_operand&quot;)))]
<span class="lineNum">   10085 </span>            :   &quot;TARGET_SSE2&quot;
<span class="lineNum">   10086 </span>            :   &quot;ix86_fixup_binary_operands_no_copy (&lt;CODE&gt;, &lt;MODE&gt;mode, operands);&quot;)
<span class="lineNum">   10087 </span>            : 
<span class="lineNum">   10088 </span>            : (define_expand &quot;&lt;plusminus_insn&gt;&lt;mode&gt;3_mask&quot;
<span class="lineNum">   10089 </span>            :   [(set (match_operand:VI48_AVX512VL 0 &quot;register_operand&quot;)
<span class="lineNum">   10090 </span>            :         (vec_merge:VI48_AVX512VL
<span class="lineNum">   10091 </span>            :           (plusminus:VI48_AVX512VL
<span class="lineNum">   10092 </span>            :             (match_operand:VI48_AVX512VL 1 &quot;nonimmediate_operand&quot;)
<span class="lineNum">   10093 </span>            :             (match_operand:VI48_AVX512VL 2 &quot;nonimmediate_operand&quot;))
<span class="lineNum">   10094 </span>            :           (match_operand:VI48_AVX512VL 3 &quot;vector_move_operand&quot;)
<span class="lineNum">   10095 </span>            :           (match_operand:&lt;avx512fmaskmode&gt; 4 &quot;register_operand&quot;)))]
<span class="lineNum">   10096 </span>            :   &quot;TARGET_AVX512F&quot;
<span class="lineNum">   10097 </span>            :   &quot;ix86_fixup_binary_operands_no_copy (&lt;CODE&gt;, &lt;MODE&gt;mode, operands);&quot;)
<span class="lineNum">   10098 </span>            : 
<span class="lineNum">   10099 </span>            : (define_expand &quot;&lt;plusminus_insn&gt;&lt;mode&gt;3_mask&quot;
<span class="lineNum">   10100 </span>            :   [(set (match_operand:VI12_AVX512VL 0 &quot;register_operand&quot;)
<span class="lineNum">   10101 </span>            :         (vec_merge:VI12_AVX512VL
<span class="lineNum">   10102 </span>            :           (plusminus:VI12_AVX512VL
<span class="lineNum">   10103 </span>            :             (match_operand:VI12_AVX512VL 1 &quot;nonimmediate_operand&quot;)
<span class="lineNum">   10104 </span>            :             (match_operand:VI12_AVX512VL 2 &quot;nonimmediate_operand&quot;))
<span class="lineNum">   10105 </span>            :           (match_operand:VI12_AVX512VL 3 &quot;vector_move_operand&quot;)
<span class="lineNum">   10106 </span>            :           (match_operand:&lt;avx512fmaskmode&gt; 4 &quot;register_operand&quot;)))]
<span class="lineNum">   10107 </span>            :   &quot;TARGET_AVX512BW&quot;
<span class="lineNum">   10108 </span>            :   &quot;ix86_fixup_binary_operands_no_copy (&lt;CODE&gt;, &lt;MODE&gt;mode, operands);&quot;)
<span class="lineNum">   10109 </span>            : 
<span class="lineNum">   10110 </span>            : (define_insn &quot;*&lt;plusminus_insn&gt;&lt;mode&gt;3&quot;
<span class="lineNum">   10111 </span>            :   [(set (match_operand:VI_AVX2 0 &quot;register_operand&quot; &quot;=x,v&quot;)
<span class="lineNum">   10112 </span>            :         (plusminus:VI_AVX2
<span class="lineNum">   10113 </span>            :           (match_operand:VI_AVX2 1 &quot;vector_operand&quot; &quot;&lt;comm&gt;0,v&quot;)
<span class="lineNum">   10114 </span>            :           (match_operand:VI_AVX2 2 &quot;vector_operand&quot; &quot;xBm,vm&quot;)))]
<span class="lineNum">   10115 </span><span class="lineCov">     159993 :   &quot;TARGET_SSE2 &amp;&amp; ix86_binary_operator_ok (&lt;CODE&gt;, &lt;MODE&gt;mode, operands)&quot;</span>
<span class="lineNum">   10116 </span><span class="lineCov">       1398 :   &quot;@</span>
<span class="lineNum">   10117 </span>            :    p&lt;plusminus_mnemonic&gt;&lt;ssemodesuffix&gt;\t{%2, %0|%0, %2}
<span class="lineNum">   10118 </span>            :    vp&lt;plusminus_mnemonic&gt;&lt;ssemodesuffix&gt;\t{%2, %1, %0|%0, %1, %2}&quot;
<span class="lineNum">   10119 </span><span class="lineCov">       4640 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<span class="lineNum">   10120 </span><span class="lineCov">       9233 :    (set_attr &quot;type&quot; &quot;sseiadd&quot;)</span>
<span class="lineNum">   10121 </span>            :    (set_attr &quot;prefix_data16&quot; &quot;1,*&quot;)
<span class="lineNum">   10122 </span>            :    (set_attr &quot;prefix&quot; &quot;orig,vex&quot;)
<span class="lineNum">   10123 </span><span class="lineCov">     402122 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   10124 </span><span class="lineCov">       5734 : </span>
<span class="lineNum">   10125 </span><span class="lineCov">     396388 : (define_insn &quot;*&lt;plusminus_insn&gt;&lt;mode&gt;3_mask&quot;</span>
<span class="lineNum">   10126 </span><span class="lineCov">         16 :   [(set (match_operand:VI48_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   10127 </span><span class="lineCov">       6653 :         (vec_merge:VI48_AVX512VL</span>
<span class="lineNum">   10128 </span><span class="lineCov">       6621 :           (plusminus:VI48_AVX512VL</span>
<span class="lineNum">   10129 </span>            :             (match_operand:VI48_AVX512VL 1 &quot;nonimmediate_operand&quot; &quot;&lt;comm&gt;v&quot;)
<span class="lineNum">   10130 </span><span class="lineCov">        577 :             (match_operand:VI48_AVX512VL 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;))</span>
<span class="lineNum">   10131 </span><span class="lineCov">        577 :           (match_operand:VI48_AVX512VL 3 &quot;vector_move_operand&quot; &quot;0C&quot;)</span>
<span class="lineNum">   10132 </span><span class="lineCov">        577 :           (match_operand:&lt;avx512fmaskmode&gt; 4 &quot;register_operand&quot; &quot;Yk&quot;)))]</span>
<span class="lineNum">   10133 </span><span class="lineCov">       1443 :   &quot;TARGET_AVX512F &amp;&amp; ix86_binary_operator_ok (&lt;CODE&gt;, &lt;MODE&gt;mode, operands)&quot;</span>
<span class="lineNum">   10134 </span><span class="lineNoCov">          0 :   &quot;vp&lt;plusminus_mnemonic&gt;&lt;ssemodesuffix&gt;\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}&quot;</span>
<span class="lineNum">   10135 </span><span class="lineCov">         33 :   [(set_attr &quot;type&quot; &quot;sseiadd&quot;)</span>
<span class="lineNum">   10136 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">   10137 </span><span class="lineCov">        473 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   10138 </span><span class="lineCov">        880 : </span>
<span class="lineNum">   10139 </span><span class="lineCov">         33 : (define_insn &quot;*&lt;plusminus_insn&gt;&lt;mode&gt;3_mask&quot;</span>
<span class="lineNum">   10140 </span>            :   [(set (match_operand:VI12_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   10141 </span><span class="lineCov">         33 :         (vec_merge:VI12_AVX512VL</span>
<span class="lineNum">   10142 </span><span class="lineCov">         66 :           (plusminus:VI12_AVX512VL</span>
<span class="lineNum">   10143 </span><span class="lineCov">         33 :             (match_operand:VI12_AVX512VL 1 &quot;nonimmediate_operand&quot; &quot;&lt;comm&gt;v&quot;)</span>
<span class="lineNum">   10144 </span>            :             (match_operand:VI12_AVX512VL 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;))
<span class="lineNum">   10145 </span><span class="lineCov">         33 :           (match_operand:VI12_AVX512VL 3 &quot;vector_move_operand&quot; &quot;0C&quot;)</span>
<span class="lineNum">   10146 </span><span class="lineCov">         66 :           (match_operand:&lt;avx512fmaskmode&gt; 4 &quot;register_operand&quot; &quot;Yk&quot;)))]</span>
<span class="lineNum">   10147 </span><span class="lineCov">       1791 :   &quot;TARGET_AVX512BW &amp;&amp; ix86_binary_operator_ok (&lt;CODE&gt;, &lt;MODE&gt;mode, operands)&quot;</span>
<span class="lineNum">   10148 </span><span class="lineNoCov">          0 :   &quot;vp&lt;plusminus_mnemonic&gt;&lt;ssemodesuffix&gt;\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}&quot;</span>
<span class="lineNum">   10149 </span><span class="lineCov">         33 :   [(set_attr &quot;type&quot; &quot;sseiadd&quot;)</span>
<span class="lineNum">   10150 </span><span class="lineCov">         33 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   10151 </span><span class="lineCov">         33 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   10152 </span><span class="lineCov">       1032 : </span>
<span class="lineNum">   10153 </span><span class="lineCov">         33 : (define_expand &quot;&lt;sse2_avx2&gt;_&lt;plusminus_insn&gt;&lt;mode&gt;3&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   10154 </span><span class="lineCov">         33 :   [(set (match_operand:VI12_AVX2 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   10155 </span>            :         (sat_plusminus:VI12_AVX2
<span class="lineNum">   10156 </span><span class="lineCov">         33 :           (match_operand:VI12_AVX2 1 &quot;vector_operand&quot;)</span>
<span class="lineNum">   10157 </span><span class="lineCov">         33 :           (match_operand:VI12_AVX2 2 &quot;vector_operand&quot;)))]</span>
<span class="lineNum">   10158 </span><span class="lineCov">         33 :   &quot;TARGET_SSE2 &amp;&amp; &lt;mask_mode512bit_condition&gt; &amp;&amp; &lt;mask_avx512bw_condition&gt;&quot;</span>
<span class="lineNum">   10159 </span><span class="lineCov">         33 :   &quot;ix86_fixup_binary_operands_no_copy (&lt;CODE&gt;, &lt;MODE&gt;mode, operands);&quot;)</span>
<span class="lineNum">   10160 </span><span class="lineCov">         33 : </span>
<span class="lineNum">   10161 </span><span class="lineCov">         33 : (define_insn &quot;*&lt;sse2_avx2&gt;_&lt;plusminus_insn&gt;&lt;mode&gt;3&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   10162 </span><span class="lineCov">         33 :   [(set (match_operand:VI12_AVX2 0 &quot;register_operand&quot; &quot;=x,v&quot;)</span>
<span class="lineNum">   10163 </span><span class="lineCov">         33 :         (sat_plusminus:VI12_AVX2</span>
<span class="lineNum">   10164 </span><span class="lineCov">         66 :           (match_operand:VI12_AVX2 1 &quot;vector_operand&quot; &quot;&lt;comm&gt;0,v&quot;)</span>
<span class="lineNum">   10165 </span><span class="lineNoCov">          0 :           (match_operand:VI12_AVX2 2 &quot;vector_operand&quot; &quot;xBm,vm&quot;)))]</span>
<span class="lineNum">   10166 </span><span class="lineCov">       4172 :   &quot;TARGET_SSE2 &amp;&amp; &lt;mask_mode512bit_condition&gt; &amp;&amp; &lt;mask_avx512bw_condition&gt;</span>
<span class="lineNum">   10167 </span><span class="lineCov">       5473 :    &amp;&amp; ix86_binary_operator_ok (&lt;CODE&gt;, &lt;MODE&gt;mode, operands)&quot;</span>
<span class="lineNum">   10168 </span><span class="lineCov">        110 :   &quot;@</span>
<span class="lineNum">   10169 </span><span class="lineCov">         33 :    p&lt;plusminus_mnemonic&gt;&lt;ssemodesuffix&gt;\t{%2, %0|%0, %2}</span>
<span class="lineNum">   10170 </span><span class="lineCov">         33 :    vp&lt;plusminus_mnemonic&gt;&lt;ssemodesuffix&gt;\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   10171 </span><span class="lineCov">         33 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<span class="lineNum">   10172 </span><span class="lineCov">       1491 :    (set_attr &quot;type&quot; &quot;sseiadd&quot;)</span>
<span class="lineNum">   10173 </span><span class="lineCov">         33 :    (set_attr &quot;prefix_data16&quot; &quot;1,*&quot;)</span>
<span class="lineNum">   10174 </span><span class="lineCov">         33 :    (set_attr &quot;prefix&quot; &quot;orig,maybe_evex&quot;)</span>
<span class="lineNum">   10175 </span><span class="lineCov">     131959 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   10176 </span><span class="lineCov">     129518 : </span>
<span class="lineNum">   10177 </span><span class="lineCov">       2474 : (define_expand &quot;mul&lt;mode&gt;3&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   10178 </span><span class="lineCov">         33 :   [(set (match_operand:VI1_AVX512 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   10179 </span><span class="lineCov">     446398 :         (mult:VI1_AVX512 (match_operand:VI1_AVX512 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   10180 </span><span class="lineCov">        144 :                        (match_operand:VI1_AVX512 2 &quot;register_operand&quot;)))]</span>
<span class="lineNum">   10181 </span><span class="lineCov">         65 :   &quot;TARGET_SSE2 &amp;&amp; &lt;mask_mode512bit_condition&gt; &amp;&amp; &lt;mask_avx512bw_condition&gt;&quot;</span>
<span class="lineNum">   10182 </span><span class="lineCov">     272869 : {</span>
<span class="lineNum">   10183 </span><span class="lineCov">         65 :   ix86_expand_vecop_qihi (MULT, operands[0], operands[1], operands[2]);</span>
<span class="lineNum">   10184 </span><span class="lineCov">         65 :   DONE;</span>
<a name="10185"><span class="lineNum">   10185 </span><span class="lineCov">       9766 : })</span></a>
<span class="lineNum">   10186 </span><span class="lineCov">         65 : </span>
<span class="lineNum">   10187 </span><span class="lineCov">         65 : (define_expand &quot;mul&lt;mode&gt;3&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   10188 </span><span class="lineCov">       3603 :   [(set (match_operand:VI2_AVX2 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   10189 </span><span class="lineCov">         65 :         (mult:VI2_AVX2 (match_operand:VI2_AVX2 1 &quot;vector_operand&quot;)</span>
<span class="lineNum">   10190 </span><span class="lineCov">         65 :                        (match_operand:VI2_AVX2 2 &quot;vector_operand&quot;)))]</span>
<span class="lineNum">   10191 </span><span class="lineCov">       5374 :   &quot;TARGET_SSE2 &amp;&amp; &lt;mask_mode512bit_condition&gt; &amp;&amp; &lt;mask_avx512bw_condition&gt;&quot;</span>
<span class="lineNum">   10192 </span><span class="lineCov">         65 :   &quot;ix86_fixup_binary_operands_no_copy (MULT, &lt;MODE&gt;mode, operands);&quot;)</span>
<span class="lineNum">   10193 </span><span class="lineCov">         65 : </span>
<span class="lineNum">   10194 </span><span class="lineCov">      14230 : (define_insn &quot;*mul&lt;mode&gt;3&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   10195 </span><span class="lineCov">         65 :   [(set (match_operand:VI2_AVX2 0 &quot;register_operand&quot; &quot;=x,v&quot;)</span>
<span class="lineNum">   10196 </span><span class="lineCov">         65 :         (mult:VI2_AVX2 (match_operand:VI2_AVX2 1 &quot;vector_operand&quot; &quot;%0,v&quot;)</span>
<span class="lineNum">   10197 </span><span class="lineCov">      13540 :                        (match_operand:VI2_AVX2 2 &quot;vector_operand&quot; &quot;xBm,vm&quot;)))]</span>
<span class="lineNum">   10198 </span><span class="lineCov">       3290 :   &quot;TARGET_SSE2 &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))</span>
<span class="lineNum">   10199 </span><span class="lineCov">        487 :    &amp;&amp; &lt;mask_mode512bit_condition&gt; &amp;&amp; &lt;mask_avx512bw_condition&gt;&quot;</span>
<span class="lineNum">   10200 </span><span class="lineCov">     123624 :   &quot;@</span>
<span class="lineNum">   10201 </span><span class="lineCov">        428 :    pmullw\t{%2, %0|%0, %2}</span>
<span class="lineNum">   10202 </span><span class="lineCov">        428 :    vpmullw\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   10203 </span><span class="lineCov">     105727 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<a name="10204"><span class="lineNum">   10204 </span><span class="lineCov">        589 :    (set_attr &quot;type&quot; &quot;sseimul&quot;)</span></a>
<span class="lineNum">   10205 </span><span class="lineCov">        654 :    (set_attr &quot;prefix_data16&quot; &quot;1,*&quot;)</span>
<span class="lineNum">   10206 </span><span class="lineCov">    5307346 :    (set_attr &quot;prefix&quot; &quot;orig,vex&quot;)</span>
<span class="lineNum">   10207 </span><span class="lineCov">         65 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   10208 </span><span class="lineCov">        428 : </span>
<span class="lineNum">   10209 </span><span class="lineCov">      26636 : (define_expand &quot;&lt;s&gt;mul&lt;mode&gt;3_highpart&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   10210 </span><span class="lineCov">      25732 :   [(set (match_operand:VI2_AVX2 0 &quot;register_operand&quot;)</span>
<a name="10211"><span class="lineNum">   10211 </span><span class="lineCov">      25732 :         (truncate:VI2_AVX2</span></a>
<span class="lineNum">   10212 </span><span class="lineCov">        666 :           (lshiftrt:&lt;ssedoublemode&gt;</span>
<span class="lineNum">   10213 </span><span class="lineCov">        428 :             (mult:&lt;ssedoublemode&gt;</span>
<span class="lineNum">   10214 </span><span class="lineCov">      26095 :               (any_extend:&lt;ssedoublemode&gt;</span>
<span class="lineNum">   10215 </span>            :                 (match_operand:VI2_AVX2 1 &quot;vector_operand&quot;))
<span class="lineNum">   10216 </span><span class="lineCov">      25732 :               (any_extend:&lt;ssedoublemode&gt;</span>
<span class="lineNum">   10217 </span><span class="lineCov">        354 :                 (match_operand:VI2_AVX2 2 &quot;vector_operand&quot;)))</span>
<a name="10218"><span class="lineNum">   10218 </span><span class="lineCov">         65 :             (const_int 16))))]</span></a>
<span class="lineNum">   10219 </span><span class="lineCov">        448 :   &quot;TARGET_SSE2</span>
<span class="lineNum">   10220 </span><span class="lineCov">     641352 :    &amp;&amp; &lt;mask_mode512bit_condition&gt; &amp;&amp; &lt;mask_avx512bw_condition&gt;&quot;</span>
<span class="lineNum">   10221 </span><span class="lineCov">      25732 :   &quot;ix86_fixup_binary_operands_no_copy (MULT, &lt;MODE&gt;mode, operands);&quot;)</span>
<span class="lineNum">   10222 </span><span class="lineCov">      26319 : </span>
<span class="lineNum">   10223 </span><span class="lineCov">        737 : (define_insn &quot;*&lt;s&gt;mul&lt;mode&gt;3_highpart&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   10224 </span><span class="lineCov">        511 :   [(set (match_operand:VI2_AVX2 0 &quot;register_operand&quot; &quot;=x,v&quot;)</span>
<span class="lineNum">   10225 </span><span class="lineCov">     616292 :         (truncate:VI2_AVX2</span>
<span class="lineNum">   10226 </span><span class="lineCov">        737 :           (lshiftrt:&lt;ssedoublemode&gt;</span>
<span class="lineNum">   10227 </span><span class="lineCov">     641963 :             (mult:&lt;ssedoublemode&gt;</span>
<span class="lineNum">   10228 </span><span class="lineCov">        391 :               (any_extend:&lt;ssedoublemode&gt;</span>
<span class="lineNum">   10229 </span><span class="lineCov">         48 :                 (match_operand:VI2_AVX2 1 &quot;vector_operand&quot; &quot;%0,v&quot;))</span>
<span class="lineNum">   10230 </span><span class="lineCov">     615249 :               (any_extend:&lt;ssedoublemode&gt;</span>
<span class="lineNum">   10231 </span><span class="lineCov">        317 :                 (match_operand:VI2_AVX2 2 &quot;vector_operand&quot; &quot;xBm,vm&quot;)))</span>
<span class="lineNum">   10232 </span><span class="lineCov">      25675 :             (const_int 16))))]</span>
<span class="lineNum">   10233 </span><span class="lineCov">      28188 :   &quot;TARGET_SSE2 &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))</span>
<span class="lineNum">   10234 </span><span class="lineCov">     331206 :    &amp;&amp; &lt;mask_mode512bit_condition&gt; &amp;&amp; &lt;mask_avx512bw_condition&gt;&quot;</span>
<span class="lineNum">   10235 </span><span class="lineCov">      26025 :   &quot;@</span>
<span class="lineNum">   10236 </span><span class="lineCov">      25977 :    pmulh&lt;u&gt;w\t{%2, %0|%0, %2}</span>
<span class="lineNum">   10237 </span><span class="lineCov">      25675 :    vpmulh&lt;u&gt;w\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   10238 </span><span class="lineCov">        317 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<span class="lineNum">   10239 </span><span class="lineCov">        289 :    (set_attr &quot;type&quot; &quot;sseimul&quot;)</span>
<span class="lineNum">   10240 </span><span class="lineCov">        647 :    (set_attr &quot;prefix_data16&quot; &quot;1,*&quot;)</span>
<span class="lineNum">   10241 </span><span class="lineCov">         52 :    (set_attr &quot;prefix&quot; &quot;orig,vex&quot;)</span>
<span class="lineNum">   10242 </span><span class="lineCov">       1843 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   10243 </span><span class="lineCov">       1537 : </span>
<span class="lineNum">   10244 </span><span class="lineCov">         28 : (define_expand &quot;vec_widen_umult_even_v16si&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   10245 </span><span class="lineCov">        505 :   [(set (match_operand:V8DI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   10246 </span><span class="lineCov">        406 :         (mult:V8DI</span>
<span class="lineNum">   10247 </span><span class="lineCov">       1968 :           (zero_extend:V8DI</span>
<span class="lineNum">   10248 </span>            :             (vec_select:V8SI
<span class="lineNum">   10249 </span><span class="lineCov">       2266 :               (match_operand:V16SI 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   10250 </span><span class="lineCov">       2266 :               (parallel [(const_int 0) (const_int 2)</span>
<span class="lineNum">   10251 </span><span class="lineCov">        604 :                          (const_int 4) (const_int 6)</span>
<span class="lineNum">   10252 </span><span class="lineCov">       1548 :                          (const_int 8) (const_int 10)</span>
<span class="lineNum">   10253 </span><span class="lineCov">        326 :                          (const_int 12) (const_int 14)])))</span>
<span class="lineNum">   10254 </span><span class="lineCov">       1520 :           (zero_extend:V8DI</span>
<span class="lineNum">   10255 </span><span class="lineCov">        326 :             (vec_select:V8SI</span>
<span class="lineNum">   10256 </span><span class="lineCov">        599 :               (match_operand:V16SI 2 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   10257 </span><span class="lineCov">       1520 :               (parallel [(const_int 0) (const_int 2)</span>
<span class="lineNum">   10258 </span><span class="lineCov">        326 :                          (const_int 4) (const_int 6)</span>
<span class="lineNum">   10259 </span><span class="lineCov">        326 :                          (const_int 8) (const_int 10)</span>
<span class="lineNum">   10260 </span><span class="lineCov">       1222 :                          (const_int 12) (const_int 14)])))))]</span>
<span class="lineNum">   10261 </span><span class="lineCov">       1250 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   10262 </span><span class="lineCov">        301 :   &quot;ix86_fixup_binary_operands_no_copy (MULT, V16SImode, operands);&quot;)</span>
<span class="lineNum">   10263 </span><span class="lineCov">       1495 : </span>
<span class="lineNum">   10264 </span><span class="lineCov">       1523 : (define_insn &quot;*vec_widen_umult_even_v16si&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   10265 </span><span class="lineCov">        535 :   [(set (match_operand:V8DI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   10266 </span><span class="lineCov">        301 :         (mult:V8DI</span>
<span class="lineNum">   10267 </span><span class="lineCov">       1269 :           (zero_extend:V8DI</span>
<span class="lineNum">   10268 </span><span class="lineCov">        309 :             (vec_select:V8SI</span>
<span class="lineNum">   10269 </span><span class="lineCov">       1333 :               (match_operand:V16SI 1 &quot;nonimmediate_operand&quot; &quot;%v&quot;)</span>
<span class="lineNum">   10270 </span><span class="lineCov">        273 :               (parallel [(const_int 0) (const_int 2)</span>
<span class="lineNum">   10271 </span><span class="lineCov">        212 :                          (const_int 4) (const_int 6)</span>
<span class="lineNum">   10272 </span><span class="lineCov">        212 :                          (const_int 8) (const_int 10)</span>
<span class="lineNum">   10273 </span><span class="lineCov">        184 :                          (const_int 12) (const_int 14)])))</span>
<span class="lineNum">   10274 </span><span class="lineCov">         28 :           (zero_extend:V8DI</span>
<span class="lineNum">   10275 </span><span class="lineCov">         28 :             (vec_select:V8SI</span>
<span class="lineNum">   10276 </span>            :               (match_operand:V16SI 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;)
<span class="lineNum">   10277 </span><span class="lineCov">         28 :               (parallel [(const_int 0) (const_int 2)</span>
<span class="lineNum">   10278 </span><span class="lineCov">         28 :                          (const_int 4) (const_int 6)</span>
<span class="lineNum">   10279 </span><span class="lineNoCov">          0 :                          (const_int 8) (const_int 10)</span>
<span class="lineNum">   10280 </span><span class="lineCov">         28 :                          (const_int 12) (const_int 14)])))))]</span>
<span class="lineNum">   10281 </span><span class="lineCov">        177 :   &quot;TARGET_AVX512F &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">   10282 </span><span class="lineCov">        928 :   &quot;vpmuludq\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   10283 </span><span class="lineCov">        956 :   [(set_attr &quot;type&quot; &quot;sseimul&quot;)</span>
<span class="lineNum">   10284 </span><span class="lineCov">        956 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   10285 </span><span class="lineCov">       4646 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   10286 </span><span class="lineCov">       1178 :    (set_attr &quot;mode&quot; &quot;XI&quot;)])</span>
<span class="lineNum">   10287 </span><span class="lineCov">        956 : </span>
<span class="lineNum">   10288 </span><span class="lineCov">        672 : (define_expand &quot;vec_widen_umult_even_v8si&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   10289 </span><span class="lineCov">        284 :   [(set (match_operand:V4DI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   10290 </span><span class="lineCov">        700 :         (mult:V4DI</span>
<span class="lineNum">   10291 </span><span class="lineCov">        700 :           (zero_extend:V4DI</span>
<span class="lineNum">   10292 </span>            :             (vec_select:V4SI
<span class="lineNum">   10293 </span><span class="lineCov">        956 :               (match_operand:V8SI 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   10294 </span><span class="lineCov">        284 :               (parallel [(const_int 0) (const_int 2)</span>
<span class="lineNum">   10295 </span><span class="lineCov">        256 :                          (const_int 4) (const_int 6)])))</span>
<span class="lineNum">   10296 </span><span class="lineCov">         28 :           (zero_extend:V4DI</span>
<span class="lineNum">   10297 </span><span class="lineCov">         28 :             (vec_select:V4SI</span>
<span class="lineNum">   10298 </span>            :               (match_operand:V8SI 2 &quot;nonimmediate_operand&quot;)
<span class="lineNum">   10299 </span><span class="lineCov">         28 :               (parallel [(const_int 0) (const_int 2)</span>
<span class="lineNum">   10300 </span><span class="lineCov">        700 :                          (const_int 4) (const_int 6)])))))]</span>
<span class="lineNum">   10301 </span><span class="lineCov">        672 :   &quot;TARGET_AVX2 &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;</span>
<span class="lineNum">   10302 </span><span class="lineCov">        788 :   &quot;ix86_fixup_binary_operands_no_copy (MULT, V8SImode, operands);&quot;)</span>
<span class="lineNum">   10303 </span><span class="lineCov">        116 : </span>
<span class="lineNum">   10304 </span><span class="lineCov">        176 : (define_insn &quot;*vec_widen_umult_even_v8si&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   10305 </span><span class="lineCov">         28 :   [(set (match_operand:V4DI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   10306 </span><span class="lineCov">        700 :         (mult:V4DI</span>
<span class="lineNum">   10307 </span><span class="lineCov">        930 :           (zero_extend:V4DI</span>
<span class="lineNum">   10308 </span><span class="lineCov">        700 :             (vec_select:V4SI</span>
<span class="lineNum">   10309 </span><span class="lineCov">        700 :               (match_operand:V8SI 1 &quot;nonimmediate_operand&quot; &quot;%v&quot;)</span>
<span class="lineNum">   10310 </span><span class="lineCov">        672 :               (parallel [(const_int 0) (const_int 2)</span>
<span class="lineNum">   10311 </span><span class="lineCov">        958 :                          (const_int 4) (const_int 6)])))</span>
<span class="lineNum">   10312 </span><span class="lineCov">        286 :           (zero_extend:V4DI</span>
<span class="lineNum">   10313 </span><span class="lineCov">        930 :             (vec_select:V4SI</span>
<span class="lineNum">   10314 </span><span class="lineCov">        700 :               (match_operand:V8SI 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;)</span>
<span class="lineNum">   10315 </span><span class="lineCov">        908 :               (parallel [(const_int 0) (const_int 2)</span>
<span class="lineNum">   10316 </span><span class="lineCov">        908 :                          (const_int 4) (const_int 6)])))))]</span>
<span class="lineNum">   10317 </span><span class="lineCov">       3976 :   &quot;TARGET_AVX2 &amp;&amp; &lt;mask_avx512vl_condition&gt;</span>
<span class="lineNum">   10318 </span><span class="lineCov">       4340 :    &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">   10319 </span><span class="lineCov">        652 :   &quot;vpmuludq\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   10320 </span><span class="lineCov">        622 :   [(set_attr &quot;type&quot; &quot;sseimul&quot;)</span>
<span class="lineNum">   10321 </span><span class="lineCov">        100 :    (set_attr &quot;prefix&quot; &quot;maybe_evex&quot;)</span>
<span class="lineNum">   10322 </span><span class="lineCov">        578 :    (set_attr &quot;mode&quot; &quot;OI&quot;)])</span>
<span class="lineNum">   10323 </span><span class="lineCov">        330 : </span>
<span class="lineNum">   10324 </span><span class="lineCov">        100 : (define_expand &quot;vec_widen_umult_even_v4si&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   10325 </span><span class="lineCov">         28 :   [(set (match_operand:V2DI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   10326 </span><span class="lineCov">        622 :         (mult:V2DI</span>
<span class="lineNum">   10327 </span><span class="lineCov">        578 :           (zero_extend:V2DI</span>
<span class="lineNum">   10328 </span><span class="lineCov">        578 :             (vec_select:V2SI</span>
<span class="lineNum">   10329 </span>            :               (match_operand:V4SI 1 &quot;vector_operand&quot;)
<span class="lineNum">   10330 </span><span class="lineCov">         28 :               (parallel [(const_int 0) (const_int 2)])))</span>
<span class="lineNum">   10331 </span><span class="lineCov">         28 :           (zero_extend:V2DI</span>
<span class="lineNum">   10332 </span><span class="lineNoCov">          0 :             (vec_select:V2SI</span>
<span class="lineNum">   10333 </span><span class="lineCov">        202 :               (match_operand:V4SI 2 &quot;vector_operand&quot;)</span>
<span class="lineNum">   10334 </span><span class="lineCov">        100 :               (parallel [(const_int 0) (const_int 2)])))))]</span>
<span class="lineNum">   10335 </span><span class="lineCov">         72 :   &quot;TARGET_SSE2 &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;</span>
<span class="lineNum">   10336 </span><span class="lineCov">         28 :   &quot;ix86_fixup_binary_operands_no_copy (MULT, V4SImode, operands);&quot;)</span>
<span class="lineNum">   10337 </span><span class="lineCov">        130 : </span>
<span class="lineNum">   10338 </span><span class="lineCov">        102 : (define_insn &quot;*vec_widen_umult_even_v4si&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   10339 </span><span class="lineCov">        202 :   [(set (match_operand:V2DI 0 &quot;register_operand&quot; &quot;=x,v&quot;)</span>
<span class="lineNum">   10340 </span><span class="lineCov">        634 :         (mult:V2DI</span>
<span class="lineNum">   10341 </span><span class="lineCov">        780 :           (zero_extend:V2DI</span>
<span class="lineNum">   10342 </span><span class="lineCov">        202 :             (vec_select:V2SI</span>
<span class="lineNum">   10343 </span><span class="lineCov">        130 :               (match_operand:V4SI 1 &quot;vector_operand&quot; &quot;%0,v&quot;)</span>
<span class="lineNum">   10344 </span><span class="lineCov">       1212 :               (parallel [(const_int 0) (const_int 2)])))</span>
<span class="lineNum">   10345 </span><span class="lineCov">        562 :           (zero_extend:V2DI</span>
<span class="lineNum">   10346 </span><span class="lineCov">       1212 :             (vec_select:V2SI</span>
<span class="lineNum">   10347 </span><span class="lineCov">         72 :               (match_operand:V4SI 2 &quot;vector_operand&quot; &quot;xBm,vm&quot;)</span>
<span class="lineNum">   10348 </span><span class="lineCov">       1112 :               (parallel [(const_int 0) (const_int 2)])))))]</span>
<span class="lineNum">   10349 </span><span class="lineCov">      36581 :   &quot;TARGET_SSE2 &amp;&amp; &lt;mask_avx512vl_condition&gt;</span>
<span class="lineNum">   10350 </span><span class="lineCov">      36003 :    &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">   10351 </span><span class="lineCov">        483 :   &quot;@</span>
<span class="lineNum">   10352 </span><span class="lineCov">        168 :    pmuludq\t{%2, %0|%0, %2}</span>
<span class="lineNum">   10353 </span><span class="lineCov">        168 :    vpmuludq\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   10354 </span>            :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)
<span class="lineNum">   10355 </span><span class="lineCov">        168 :    (set_attr &quot;type&quot; &quot;sseimul&quot;)</span>
<span class="lineNum">   10356 </span>            :    (set_attr &quot;prefix_data16&quot; &quot;1,*&quot;)
<span class="lineNum">   10357 </span>            :    (set_attr &quot;prefix&quot; &quot;orig,maybe_evex&quot;)
<span class="lineNum">   10358 </span><span class="lineCov">      17301 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   10359 </span><span class="lineCov">      17301 : </span>
<span class="lineNum">   10360 </span><span class="lineCov">        410 : (define_expand &quot;vec_widen_smult_even_v16si&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   10361 </span><span class="lineCov">        588 :   [(set (match_operand:V8DI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   10362 </span><span class="lineCov">        708 :         (mult:V8DI</span>
<span class="lineNum">   10363 </span>            :           (sign_extend:V8DI
<span class="lineNum">   10364 </span>            :             (vec_select:V8SI
<span class="lineNum">   10365 </span>            :               (match_operand:V16SI 1 &quot;nonimmediate_operand&quot;)
<span class="lineNum">   10366 </span>            :               (parallel [(const_int 0) (const_int 2)
<span class="lineNum">   10367 </span><span class="lineCov">        168 :                          (const_int 4) (const_int 6)</span>
<span class="lineNum">   10368 </span><span class="lineCov">        168 :                          (const_int 8) (const_int 10)</span>
<span class="lineNum">   10369 </span><span class="lineCov">        168 :                          (const_int 12) (const_int 14)])))</span>
<span class="lineNum">   10370 </span>            :           (sign_extend:V8DI
<span class="lineNum">   10371 </span>            :             (vec_select:V8SI
<span class="lineNum">   10372 </span>            :               (match_operand:V16SI 2 &quot;nonimmediate_operand&quot;)
<span class="lineNum">   10373 </span><span class="lineCov">        168 :               (parallel [(const_int 0) (const_int 2)</span>
<span class="lineNum">   10374 </span><span class="lineCov">        938 :                          (const_int 4) (const_int 6)</span>
<span class="lineNum">   10375 </span><span class="lineCov">        168 :                          (const_int 8) (const_int 10)</span>
<span class="lineNum">   10376 </span><span class="lineCov">        168 :                          (const_int 12) (const_int 14)])))))]</span>
<span class="lineNum">   10377 </span><span class="lineCov">        168 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   10378 </span><span class="lineCov">        938 :   &quot;ix86_fixup_binary_operands_no_copy (MULT, V16SImode, operands);&quot;)</span>
<span class="lineNum">   10379 </span><span class="lineCov">        770 : </span>
<span class="lineNum">   10380 </span><span class="lineCov">        938 : (define_insn &quot;*vec_widen_smult_even_v16si&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   10381 </span><span class="lineCov">        168 :   [(set (match_operand:V8DI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   10382 </span><span class="lineCov">       1166 :         (mult:V8DI</span>
<span class="lineNum">   10383 </span><span class="lineCov">        770 :           (sign_extend:V8DI</span>
<span class="lineNum">   10384 </span><span class="lineCov">        770 :             (vec_select:V8SI</span>
<span class="lineNum">   10385 </span><span class="lineCov">        396 :               (match_operand:V16SI 1 &quot;nonimmediate_operand&quot; &quot;%v&quot;)</span>
<span class="lineNum">   10386 </span><span class="lineCov">        396 :               (parallel [(const_int 0) (const_int 2)</span>
<span class="lineNum">   10387 </span><span class="lineCov">        396 :                          (const_int 4) (const_int 6)</span>
<span class="lineNum">   10388 </span><span class="lineCov">        396 :                          (const_int 8) (const_int 10)</span>
<span class="lineNum">   10389 </span><span class="lineCov">        396 :                          (const_int 12) (const_int 14)])))</span>
<span class="lineNum">   10390 </span><span class="lineCov">        396 :           (sign_extend:V8DI</span>
<span class="lineNum">   10391 </span><span class="lineCov">         36 :             (vec_select:V8SI</span>
<span class="lineNum">   10392 </span><span class="lineCov">        360 :               (match_operand:V16SI 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;)</span>
<span class="lineNum">   10393 </span><span class="lineCov">         36 :               (parallel [(const_int 0) (const_int 2)</span>
<span class="lineNum">   10394 </span><span class="lineCov">         36 :                          (const_int 4) (const_int 6)</span>
<span class="lineNum">   10395 </span>            :                          (const_int 8) (const_int 10)
<span class="lineNum">   10396 </span><span class="lineCov">         36 :                          (const_int 12) (const_int 14)])))))]</span>
<span class="lineNum">   10397 </span><span class="lineCov">        178 :   &quot;TARGET_AVX512F &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">   10398 </span><span class="lineNoCov">          0 :   &quot;vpmuldq\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<a name="10399"><span class="lineNum">   10399 </span>            :   [(set_attr &quot;type&quot; &quot;sseimul&quot;)</a>
<span class="lineNum">   10400 </span>            :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)
<span class="lineNum">   10401 </span><span class="lineCov">        309 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   10402 </span><span class="lineCov">        250 :    (set_attr &quot;mode&quot; &quot;XI&quot;)])</span>
<span class="lineNum">   10403 </span>            : 
<span class="lineNum">   10404 </span>            : (define_expand &quot;vec_widen_smult_even_v8si&lt;mask_name&gt;&quot;
<span class="lineNum">   10405 </span>            :   [(set (match_operand:V4DI 0 &quot;register_operand&quot;)
<span class="lineNum">   10406 </span>            :         (mult:V4DI
<span class="lineNum">   10407 </span>            :           (sign_extend:V4DI
<span class="lineNum">   10408 </span>            :             (vec_select:V4SI
<span class="lineNum">   10409 </span>            :               (match_operand:V8SI 1 &quot;nonimmediate_operand&quot;)
<span class="lineNum">   10410 </span>            :               (parallel [(const_int 0) (const_int 2)
<span class="lineNum">   10411 </span>            :                          (const_int 4) (const_int 6)])))
<span class="lineNum">   10412 </span>            :           (sign_extend:V4DI
<span class="lineNum">   10413 </span>            :             (vec_select:V4SI
<span class="lineNum">   10414 </span>            :               (match_operand:V8SI 2 &quot;nonimmediate_operand&quot;)
<span class="lineNum">   10415 </span>            :               (parallel [(const_int 0) (const_int 2)
<span class="lineNum">   10416 </span>            :                          (const_int 4) (const_int 6)])))))]
<span class="lineNum">   10417 </span>            :   &quot;TARGET_AVX2 &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;
<span class="lineNum">   10418 </span>            :   &quot;ix86_fixup_binary_operands_no_copy (MULT, V8SImode, operands);&quot;)
<span class="lineNum">   10419 </span>            : 
<span class="lineNum">   10420 </span><span class="lineCov">        360 : (define_insn &quot;*vec_widen_smult_even_v8si&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   10421 </span><span class="lineCov">        360 :   [(set (match_operand:V4DI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   10422 </span><span class="lineCov">        881 :         (mult:V4DI</span>
<span class="lineNum">   10423 </span>            :           (sign_extend:V4DI
<span class="lineNum">   10424 </span>            :             (vec_select:V4SI
<span class="lineNum">   10425 </span><span class="lineCov">        521 :               (match_operand:V8SI 1 &quot;nonimmediate_operand&quot; &quot;%v&quot;)</span>
<span class="lineNum">   10426 </span><span class="lineCov">        521 :               (parallel [(const_int 0) (const_int 2)</span>
<span class="lineNum">   10427 </span><span class="lineCov">         36 :                          (const_int 4) (const_int 6)])))</span>
<span class="lineNum">   10428 </span><span class="lineCov">         36 :           (sign_extend:V4DI</span>
<span class="lineNum">   10429 </span><span class="lineCov">        557 :             (vec_select:V4SI</span>
<span class="lineNum">   10430 </span><span class="lineCov">        521 :               (match_operand:V8SI 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;)</span>
<span class="lineNum">   10431 </span><span class="lineCov">         24 :               (parallel [(const_int 0) (const_int 2)</span>
<span class="lineNum">   10432 </span><span class="lineCov">        497 :                          (const_int 4) (const_int 6)])))))]</span>
<span class="lineNum">   10433 </span><span class="lineCov">        361 :   &quot;TARGET_AVX2 &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">   10434 </span><span class="lineCov">         38 :   &quot;vpmuldq\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   10435 </span><span class="lineCov">         36 :   [(set_attr &quot;type&quot; &quot;sseimul&quot;)</span>
<span class="lineNum">   10436 </span><span class="lineCov">         24 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   10437 </span><span class="lineCov">        834 :    (set_attr &quot;prefix&quot; &quot;vex&quot;)</span>
<span class="lineNum">   10438 </span><span class="lineCov">        791 :    (set_attr &quot;mode&quot; &quot;OI&quot;)])</span>
<span class="lineNum">   10439 </span><span class="lineCov">        497 : </span>
<span class="lineNum">   10440 </span><span class="lineCov">        533 : (define_expand &quot;sse4_1_mulv2siv2di3&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   10441 </span><span class="lineCov">         36 :   [(set (match_operand:V2DI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   10442 </span><span class="lineCov">        497 :         (mult:V2DI</span>
<span class="lineNum">   10443 </span><span class="lineCov">        497 :           (sign_extend:V2DI</span>
<span class="lineNum">   10444 </span><span class="lineCov">        497 :             (vec_select:V2SI</span>
<span class="lineNum">   10445 </span>            :               (match_operand:V4SI 1 &quot;vector_operand&quot;)
<span class="lineNum">   10446 </span>            :               (parallel [(const_int 0) (const_int 2)])))
<span class="lineNum">   10447 </span>            :           (sign_extend:V2DI
<span class="lineNum">   10448 </span>            :             (vec_select:V2SI
<span class="lineNum">   10449 </span>            :               (match_operand:V4SI 2 &quot;vector_operand&quot;)
<span class="lineNum">   10450 </span>            :               (parallel [(const_int 0) (const_int 2)])))))]
<span class="lineNum">   10451 </span>            :   &quot;TARGET_SSE4_1 &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;
<span class="lineNum">   10452 </span><span class="lineCov">        497 :   &quot;ix86_fixup_binary_operands_no_copy (MULT, V4SImode, operands);&quot;)</span>
<span class="lineNum">   10453 </span><span class="lineCov">        497 : </span>
<span class="lineNum">   10454 </span><span class="lineCov">        497 : (define_insn &quot;*sse4_1_mulv2siv2di3&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   10455 </span>            :   [(set (match_operand:V2DI 0 &quot;register_operand&quot; &quot;=Yr,*x,v&quot;)
<span class="lineNum">   10456 </span><span class="lineCov">       7546 :         (mult:V2DI</span>
<span class="lineNum">   10457 </span>            :           (sign_extend:V2DI
<span class="lineNum">   10458 </span>            :             (vec_select:V2SI
<span class="lineNum">   10459 </span><span class="lineCov">         24 :               (match_operand:V4SI 1 &quot;vector_operand&quot; &quot;%0,0,v&quot;)</span>
<span class="lineNum">   10460 </span><span class="lineCov">         24 :               (parallel [(const_int 0) (const_int 2)])))</span>
<span class="lineNum">   10461 </span><span class="lineCov">       7570 :           (sign_extend:V2DI</span>
<span class="lineNum">   10462 </span><span class="lineCov">       7546 :             (vec_select:V2SI</span>
<span class="lineNum">   10463 </span><span class="lineCov">       7546 :               (match_operand:V4SI 2 &quot;vector_operand&quot; &quot;YrBm,*xBm,vm&quot;)</span>
<span class="lineNum">   10464 </span><span class="lineCov">       7546 :               (parallel [(const_int 0) (const_int 2)])))))]</span>
<span class="lineNum">   10465 </span><span class="lineCov">        846 :   &quot;TARGET_SSE4_1 &amp;&amp; &lt;mask_avx512vl_condition&gt;</span>
<span class="lineNum">   10466 </span><span class="lineCov">       8344 :    &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">   10467 </span><span class="lineCov">         50 :   &quot;@</span>
<span class="lineNum">   10468 </span><span class="lineCov">         48 :    pmuldq\t{%2, %0|%0, %2}</span>
<span class="lineNum">   10469 </span><span class="lineCov">         24 :    pmuldq\t{%2, %0|%0, %2}</span>
<span class="lineNum">   10470 </span><span class="lineCov">         24 :    vpmuldq\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   10471 </span><span class="lineCov">       7522 :   [(set_attr &quot;isa&quot; &quot;noavx,noavx,avx&quot;)</span>
<span class="lineNum">   10472 </span><span class="lineCov">       7546 :    (set_attr &quot;type&quot; &quot;sseimul&quot;)</span>
<span class="lineNum">   10473 </span><span class="lineCov">         24 :    (set_attr &quot;prefix_data16&quot; &quot;1,1,*&quot;)</span>
<span class="lineNum">   10474 </span><span class="lineCov">       7522 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   10475 </span><span class="lineCov">       7522 :    (set_attr &quot;prefix&quot; &quot;orig,orig,vex&quot;)</span>
<span class="lineNum">   10476 </span><span class="lineCov">       7522 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   10477 </span>            : 
<a name="10478"><span class="lineNum">   10478 </span>            : (define_insn &quot;avx512bw_pmaddwd512&lt;mode&gt;&lt;mask_name&gt;&quot;</a>
<span class="lineNum">   10479 </span>            :   [(set (match_operand:&lt;sseunpackmode&gt; 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   10480 </span><span class="lineCov">       9610 :           (unspec:&lt;sseunpackmode&gt;</span>
<span class="lineNum">   10481 </span>            :             [(match_operand:VI2_AVX2 1 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">   10482 </span><span class="lineCov">       7522 :              (match_operand:VI2_AVX2 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;)]</span>
<span class="lineNum">   10483 </span><span class="lineCov">       7522 :              UNSPEC_PMADDWD512))]</span>
<span class="lineNum">   10484 </span><span class="lineCov">       7661 :    &quot;TARGET_AVX512BW &amp;&amp; &lt;mask_mode512bit_condition&gt;&quot;</span>
<span class="lineNum">   10485 </span><span class="lineCov">         41 :    &quot;vpmaddwd\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;;</span>
<span class="lineNum">   10486 </span><span class="lineCov">       5374 :   [(set_attr &quot;type&quot; &quot;sseiadd&quot;)</span>
<span class="lineNum">   10487 </span><span class="lineCov">       4236 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   10488 </span><span class="lineCov">       4262 :    (set_attr &quot;mode&quot; &quot;XI&quot;)])</span>
<span class="lineNum">   10489 </span><span class="lineCov">         50 : </span>
<span class="lineNum">   10490 </span><span class="lineCov">         50 : (define_expand &quot;avx2_pmaddwd&quot;</span>
<span class="lineNum">   10491 </span><span class="lineCov">       4260 :   [(set (match_operand:V8SI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   10492 </span><span class="lineCov">       4377 :         (plus:V8SI</span>
<span class="lineNum">   10493 </span><span class="lineCov">        141 :           (mult:V8SI</span>
<span class="lineNum">   10494 </span><span class="lineCov">       4377 :             (sign_extend:V8SI</span>
<span class="lineNum">   10495 </span><span class="lineCov">         24 :               (vec_select:V8HI</span>
<span class="lineNum">   10496 </span><span class="lineCov">       3031 :                 (match_operand:V16HI 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   10497 </span><span class="lineCov">       3031 :                 (parallel [(const_int 0) (const_int 2)</span>
<span class="lineNum">   10498 </span><span class="lineCov">       3067 :                            (const_int 4) (const_int 6)</span>
<span class="lineNum">   10499 </span><span class="lineCov">       3031 :                            (const_int 8) (const_int 10)</span>
<span class="lineNum">   10500 </span><span class="lineCov">       3031 :                            (const_int 12) (const_int 14)])))</span>
<span class="lineNum">   10501 </span><span class="lineCov">       3007 :             (sign_extend:V8SI</span>
<span class="lineNum">   10502 </span><span class="lineCov">       3067 :               (vec_select:V8HI</span>
<span class="lineNum">   10503 </span><span class="lineCov">         24 :                 (match_operand:V16HI 2 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   10504 </span><span class="lineCov">         73 :                 (parallel [(const_int 0) (const_int 2)</span>
<span class="lineNum">   10505 </span><span class="lineCov">        110 :                            (const_int 4) (const_int 6)</span>
<span class="lineNum">   10506 </span><span class="lineNoCov">          0 :                            (const_int 8) (const_int 10)</span>
<span class="lineNum">   10507 </span><span class="lineCov">         36 :                            (const_int 12) (const_int 14)]))))</span>
<span class="lineNum">   10508 </span><span class="lineNoCov">          0 :           (mult:V8SI</span>
<span class="lineNum">   10509 </span><span class="lineCov">         36 :             (sign_extend:V8SI</span>
<span class="lineNum">   10510 </span><span class="lineCov">         36 :               (vec_select:V8HI (match_dup 1)</span>
<span class="lineNum">   10511 </span>            :                 (parallel [(const_int 1) (const_int 3)
<span class="lineNum">   10512 </span><span class="lineCov">         36 :                            (const_int 5) (const_int 7)</span>
<span class="lineNum">   10513 </span>            :                            (const_int 9) (const_int 11)
<span class="lineNum">   10514 </span>            :                            (const_int 13) (const_int 15)])))
<span class="lineNum">   10515 </span>            :             (sign_extend:V8SI
<span class="lineNum">   10516 </span>            :               (vec_select:V8HI (match_dup 2)
<span class="lineNum">   10517 </span>            :                 (parallel [(const_int 1) (const_int 3)
<span class="lineNum">   10518 </span>            :                            (const_int 5) (const_int 7)
<span class="lineNum">   10519 </span>            :                            (const_int 9) (const_int 11)
<span class="lineNum">   10520 </span>            :                            (const_int 13) (const_int 15)]))))))]
<span class="lineNum">   10521 </span>            :   &quot;TARGET_AVX2&quot;
<span class="lineNum">   10522 </span>            :   &quot;ix86_fixup_binary_operands_no_copy (MULT, V16HImode, operands);&quot;)
<span class="lineNum">   10523 </span>            : 
<span class="lineNum">   10524 </span>            : (define_insn &quot;*avx2_pmaddwd&quot;
<span class="lineNum">   10525 </span>            :   [(set (match_operand:V8SI 0 &quot;register_operand&quot; &quot;=x,v&quot;)
<span class="lineNum">   10526 </span>            :         (plus:V8SI
<span class="lineNum">   10527 </span>            :           (mult:V8SI
<span class="lineNum">   10528 </span>            :             (sign_extend:V8SI
<span class="lineNum">   10529 </span>            :               (vec_select:V8HI
<span class="lineNum">   10530 </span>            :                 (match_operand:V16HI 1 &quot;nonimmediate_operand&quot; &quot;%x,v&quot;)
<span class="lineNum">   10531 </span>            :                 (parallel [(const_int 0) (const_int 2)
<span class="lineNum">   10532 </span>            :                            (const_int 4) (const_int 6)
<span class="lineNum">   10533 </span>            :                            (const_int 8) (const_int 10)
<span class="lineNum">   10534 </span>            :                            (const_int 12) (const_int 14)])))
<span class="lineNum">   10535 </span>            :             (sign_extend:V8SI
<span class="lineNum">   10536 </span><span class="lineNoCov">          0 :               (vec_select:V8HI</span>
<span class="lineNum">   10537 </span><span class="lineNoCov">          0 :                 (match_operand:V16HI 2 &quot;nonimmediate_operand&quot; &quot;xm,vm&quot;)</span>
<span class="lineNum">   10538 </span><span class="lineCov">         75 :                 (parallel [(const_int 0) (const_int 2)</span>
<span class="lineNum">   10539 </span>            :                            (const_int 4) (const_int 6)
<span class="lineNum">   10540 </span>            :                            (const_int 8) (const_int 10)
<span class="lineNum">   10541 </span><span class="lineCov">         75 :                            (const_int 12) (const_int 14)]))))</span>
<span class="lineNum">   10542 </span><span class="lineCov">         75 :           (mult:V8SI</span>
<span class="lineNum">   10543 </span><span class="lineCov">         36 :             (sign_extend:V8SI</span>
<span class="lineNum">   10544 </span><span class="lineCov">         36 :               (vec_select:V8HI (match_dup 1)</span>
<span class="lineNum">   10545 </span><span class="lineCov">        111 :                 (parallel [(const_int 1) (const_int 3)</span>
<span class="lineNum">   10546 </span><span class="lineCov">         75 :                            (const_int 5) (const_int 7)</span>
<span class="lineNum">   10547 </span><span class="lineCov">         24 :                            (const_int 9) (const_int 11)</span>
<span class="lineNum">   10548 </span><span class="lineCov">         51 :                            (const_int 13) (const_int 15)])))</span>
<span class="lineNum">   10549 </span><span class="lineCov">         60 :             (sign_extend:V8SI</span>
<span class="lineNum">   10550 </span><span class="lineCov">         36 :               (vec_select:V8HI (match_dup 2)</span>
<span class="lineNum">   10551 </span><span class="lineCov">         36 :                 (parallel [(const_int 1) (const_int 3)</span>
<span class="lineNum">   10552 </span><span class="lineCov">         24 :                            (const_int 5) (const_int 7)</span>
<span class="lineNum">   10553 </span><span class="lineCov">         36 :                            (const_int 9) (const_int 11)</span>
<span class="lineNum">   10554 </span><span class="lineCov">         87 :                            (const_int 13) (const_int 15)]))))))]</span>
<span class="lineNum">   10555 </span><span class="lineCov">         84 :   &quot;TARGET_AVX2 &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">   10556 </span><span class="lineCov">         89 :   &quot;vpmaddwd\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   10557 </span><span class="lineCov">         36 :   [(set_attr &quot;type&quot; &quot;sseiadd&quot;)</span>
<span class="lineNum">   10558 </span><span class="lineCov">         51 :    (set_attr &quot;isa&quot; &quot;*,avx512bw&quot;)</span>
<span class="lineNum">   10559 </span><span class="lineCov">        429 :    (set_attr &quot;prefix&quot; &quot;vex,evex&quot;)</span>
<span class="lineNum">   10560 </span><span class="lineCov">        429 :    (set_attr &quot;mode&quot; &quot;OI&quot;)])</span>
<span class="lineNum">   10561 </span><span class="lineCov">        378 : </span>
<span class="lineNum">   10562 </span>            : (define_expand &quot;sse2_pmaddwd&quot;
<span class="lineNum">   10563 </span><span class="lineCov">        378 :   [(set (match_operand:V4SI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   10564 </span><span class="lineCov">        378 :         (plus:V4SI</span>
<span class="lineNum">   10565 </span>            :           (mult:V4SI
<span class="lineNum">   10566 </span><span class="lineCov">        378 :             (sign_extend:V4SI</span>
<span class="lineNum">   10567 </span><span class="lineCov">        378 :               (vec_select:V4HI</span>
<span class="lineNum">   10568 </span><span class="lineCov">         51 :                 (match_operand:V8HI 1 &quot;vector_operand&quot;)</span>
<span class="lineNum">   10569 </span><span class="lineCov">        429 :                 (parallel [(const_int 0) (const_int 2)</span>
<span class="lineNum">   10570 </span><span class="lineCov">        429 :                            (const_int 4) (const_int 6)])))</span>
<span class="lineNum">   10571 </span>            :             (sign_extend:V4SI
<span class="lineNum">   10572 </span><span class="lineCov">        561 :               (vec_select:V4HI</span>
<span class="lineNum">   10573 </span><span class="lineCov">        378 :                 (match_operand:V8HI 2 &quot;vector_operand&quot;)</span>
<span class="lineNum">   10574 </span><span class="lineCov">        378 :                 (parallel [(const_int 0) (const_int 2)</span>
<span class="lineNum">   10575 </span><span class="lineCov">        402 :                            (const_int 4) (const_int 6)]))))</span>
<span class="lineNum">   10576 </span><span class="lineCov">         24 :           (mult:V4SI</span>
<span class="lineNum">   10577 </span><span class="lineCov">        585 :             (sign_extend:V4SI</span>
<span class="lineNum">   10578 </span><span class="lineCov">        561 :               (vec_select:V4HI (match_dup 1)</span>
<span class="lineNum">   10579 </span><span class="lineCov">        183 :                 (parallel [(const_int 1) (const_int 3)</span>
<span class="lineNum">   10580 </span><span class="lineCov">        561 :                            (const_int 5) (const_int 7)])))</span>
<span class="lineNum">   10581 </span><span class="lineCov">        426 :             (sign_extend:V4SI</span>
<span class="lineNum">   10582 </span><span class="lineCov">        183 :               (vec_select:V4HI (match_dup 2)</span>
<span class="lineNum">   10583 </span><span class="lineCov">        426 :                 (parallel [(const_int 1) (const_int 3)</span>
<span class="lineNum">   10584 </span><span class="lineCov">        426 :                            (const_int 5) (const_int 7)]))))))]</span>
<span class="lineNum">   10585 </span><span class="lineCov">         24 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">   10586 </span><span class="lineCov">        402 :   &quot;ix86_fixup_binary_operands_no_copy (MULT, V8HImode, operands);&quot;)</span>
<span class="lineNum">   10587 </span><span class="lineCov">        537 : </span>
<span class="lineNum">   10588 </span><span class="lineCov">        561 : (define_insn &quot;*sse2_pmaddwd&quot;</span>
<span class="lineNum">   10589 </span><span class="lineCov">        371 :   [(set (match_operand:V4SI 0 &quot;register_operand&quot; &quot;=x,x,v&quot;)</span>
<span class="lineNum">   10590 </span><span class="lineCov">        506 :         (plus:V4SI</span>
<span class="lineNum">   10591 </span><span class="lineCov">        506 :           (mult:V4SI</span>
<span class="lineNum">   10592 </span><span class="lineCov">        506 :             (sign_extend:V4SI</span>
<span class="lineNum">   10593 </span><span class="lineCov">        347 :               (vec_select:V4HI</span>
<span class="lineNum">   10594 </span><span class="lineCov">        725 :                 (match_operand:V8HI 1 &quot;vector_operand&quot; &quot;%0,x,v&quot;)</span>
<span class="lineNum">   10595 </span><span class="lineCov">         31 :                 (parallel [(const_int 0) (const_int 2)</span>
<span class="lineNum">   10596 </span><span class="lineCov">        347 :                            (const_int 4) (const_int 6)])))</span>
<span class="lineNum">   10597 </span>            :             (sign_extend:V4SI
<span class="lineNum">   10598 </span><span class="lineCov">        473 :               (vec_select:V4HI</span>
<span class="lineNum">   10599 </span><span class="lineCov">        473 :                 (match_operand:V8HI 2 &quot;vector_operand&quot; &quot;xBm,xm,vm&quot;)</span>
<span class="lineNum">   10600 </span><span class="lineCov">        473 :                 (parallel [(const_int 0) (const_int 2)</span>
<span class="lineNum">   10601 </span><span class="lineCov">        314 :                            (const_int 4) (const_int 6)]))))</span>
<span class="lineNum">   10602 </span><span class="lineCov">        314 :           (mult:V4SI</span>
<span class="lineNum">   10603 </span><span class="lineCov">        314 :             (sign_extend:V4SI</span>
<span class="lineNum">   10604 </span><span class="lineCov">        314 :               (vec_select:V4HI (match_dup 1)</span>
<span class="lineNum">   10605 </span><span class="lineCov">        338 :                 (parallel [(const_int 1) (const_int 3)</span>
<span class="lineNum">   10606 </span><span class="lineCov">         24 :                            (const_int 5) (const_int 7)])))</span>
<span class="lineNum">   10607 </span><span class="lineCov">        338 :             (sign_extend:V4SI</span>
<span class="lineNum">   10608 </span><span class="lineCov">        314 :               (vec_select:V4HI (match_dup 2)</span>
<span class="lineNum">   10609 </span><span class="lineCov">        314 :                 (parallel [(const_int 1) (const_int 3)</span>
<span class="lineNum">   10610 </span><span class="lineCov">        558 :                            (const_int 5) (const_int 7)]))))))]</span>
<span class="lineNum">   10611 </span><span class="lineCov">        137 :   &quot;TARGET_SSE2 &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">   10612 </span><span class="lineCov">         47 :   &quot;@</span>
<span class="lineNum">   10613 </span><span class="lineCov">        264 :    pmaddwd\t{%2, %0|%0, %2}</span>
<span class="lineNum">   10614 </span><span class="lineCov">        264 :    vpmaddwd\t{%2, %1, %0|%0, %1, %2}</span>
<span class="lineNum">   10615 </span><span class="lineCov">        264 :    vpmaddwd\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   10616 </span><span class="lineCov">         72 :   [(set_attr &quot;isa&quot; &quot;noavx,avx,avx512bw&quot;)</span>
<span class="lineNum">   10617 </span><span class="lineCov">         48 :    (set_attr &quot;type&quot; &quot;sseiadd&quot;)</span>
<span class="lineNum">   10618 </span><span class="lineCov">         72 :    (set_attr &quot;atom_unit&quot; &quot;simul&quot;)</span>
<span class="lineNum">   10619 </span><span class="lineCov">         57 :    (set_attr &quot;prefix_data16&quot; &quot;1,*,*&quot;)</span>
<span class="lineNum">   10620 </span><span class="lineCov">        288 :    (set_attr &quot;prefix&quot; &quot;orig,vex,evex&quot;)</span>
<span class="lineNum">   10621 </span><span class="lineCov">        288 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   10622 </span><span class="lineCov">         48 : </span>
<span class="lineNum">   10623 </span><span class="lineCov">         33 : (define_insn &quot;avx512dq_mul&lt;mode&gt;3&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   10624 </span><span class="lineCov">         66 :   [(set (match_operand:VI8 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   10625 </span><span class="lineNoCov">          0 :         (mult:VI8</span>
<span class="lineNum">   10626 </span><span class="lineCov">         33 :           (match_operand:VI8 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   10627 </span><span class="lineCov">         33 :           (match_operand:VI8 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;)))]</span>
<span class="lineNum">   10628 </span><span class="lineCov">        221 :   &quot;TARGET_AVX512DQ &amp;&amp; &lt;mask_mode512bit_condition&gt;&quot;</span>
<span class="lineNum">   10629 </span><span class="lineCov">        189 :   &quot;vpmullq\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   10630 </span>            :   [(set_attr &quot;type&quot; &quot;sseimul&quot;)
<span class="lineNum">   10631 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">   10632 </span><span class="lineCov">       2286 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   10633 </span><span class="lineCov">       2286 : </span>
<span class="lineNum">   10634 </span><span class="lineCov">       4278 : (define_expand &quot;mul&lt;mode&gt;3&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   10635 </span>            :   [(set (match_operand:VI4_AVX512F 0 &quot;register_operand&quot;)
<span class="lineNum">   10636 </span>            :         (mult:VI4_AVX512F
<span class="lineNum">   10637 </span>            :           (match_operand:VI4_AVX512F 1 &quot;general_vector_operand&quot;)
<span class="lineNum">   10638 </span>            :           (match_operand:VI4_AVX512F 2 &quot;general_vector_operand&quot;)))]
<span class="lineNum">   10639 </span>            :   &quot;TARGET_SSE2 &amp;&amp; &lt;mask_mode512bit_condition&gt;&quot;
<span class="lineNum">   10640 </span>            : {
<span class="lineNum">   10641 </span>            :   if (TARGET_SSE4_1)
<span class="lineNum">   10642 </span><span class="lineCov">         15 :     {</span>
<span class="lineNum">   10643 </span>            :       if (!vector_operand (operands[1], &lt;MODE&gt;mode))
<span class="lineNum">   10644 </span>            :         operands[1] = force_reg (&lt;MODE&gt;mode, operands[1]);
<span class="lineNum">   10645 </span><span class="lineCov">         15 :       if (!vector_operand (operands[2], &lt;MODE&gt;mode))</span>
<span class="lineNum">   10646 </span><span class="lineCov">         15 :         operands[2] = force_reg (&lt;MODE&gt;mode, operands[2]);</span>
<span class="lineNum">   10647 </span><span class="lineCov">         15 :       ix86_fixup_binary_operands_no_copy (MULT, &lt;MODE&gt;mode, operands);</span>
<span class="lineNum">   10648 </span><span class="lineCov">         15 :     }</span>
<span class="lineNum">   10649 </span><span class="lineCov">         15 :   else</span>
<span class="lineNum">   10650 </span><span class="lineCov">         15 :     {</span>
<span class="lineNum">   10651 </span>            :       ix86_expand_sse2_mulv4si3 (operands[0], operands[1], operands[2]);
<span class="lineNum">   10652 </span><span class="lineCov">         15 :       DONE;</span>
<span class="lineNum">   10653 </span>            :     }
<span class="lineNum">   10654 </span>            : })
<span class="lineNum">   10655 </span>            : 
<span class="lineNum">   10656 </span>            : (define_insn &quot;*&lt;sse4_1_avx2&gt;_mul&lt;mode&gt;3&lt;mask_name&gt;&quot;
<span class="lineNum">   10657 </span>            :   [(set (match_operand:VI4_AVX512F 0 &quot;register_operand&quot; &quot;=Yr,*x,v&quot;)
<span class="lineNum">   10658 </span>            :         (mult:VI4_AVX512F
<span class="lineNum">   10659 </span>            :           (match_operand:VI4_AVX512F 1 &quot;vector_operand&quot; &quot;%0,0,v&quot;)
<span class="lineNum">   10660 </span>            :           (match_operand:VI4_AVX512F 2 &quot;vector_operand&quot; &quot;YrBm,*xBm,vm&quot;)))]
<span class="lineNum">   10661 </span><span class="lineCov">      12991 :   &quot;TARGET_SSE4_1 &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))</span>
<span class="lineNum">   10662 </span><span class="lineCov">        261 :    &amp;&amp; &lt;mask_mode512bit_condition&gt;&quot;</span>
<span class="lineNum">   10663 </span><span class="lineCov">       1189 :   &quot;@</span>
<span class="lineNum">   10664 </span>            :    pmulld\t{%2, %0|%0, %2}
<span class="lineNum">   10665 </span>            :    pmulld\t{%2, %0|%0, %2}
<span class="lineNum">   10666 </span>            :    vpmulld\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;
<span class="lineNum">   10667 </span>            :   [(set_attr &quot;isa&quot; &quot;noavx,noavx,avx&quot;)
<span class="lineNum">   10668 </span>            :    (set_attr &quot;type&quot; &quot;sseimul&quot;)
<span class="lineNum">   10669 </span>            :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)
<span class="lineNum">   10670 </span><span class="lineCov">     113747 :    (set_attr &quot;prefix&quot; &quot;&lt;mask_prefix4&gt;&quot;)</span>
<span class="lineNum">   10671 </span><span class="lineCov">     113747 :    (set_attr &quot;btver2_decode&quot; &quot;vector,vector,vector&quot;)</span>
<span class="lineNum">   10672 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])
<span class="lineNum">   10673 </span><span class="lineCov">       2624 : </span>
<span class="lineNum">   10674 </span><span class="lineCov">       2624 : (define_expand &quot;mul&lt;mode&gt;3&quot;</span>
<span class="lineNum">   10675 </span>            :   [(set (match_operand:VI8_AVX2_AVX512F 0 &quot;register_operand&quot;)
<span class="lineNum">   10676 </span>            :         (mult:VI8_AVX2_AVX512F
<span class="lineNum">   10677 </span>            :           (match_operand:VI8_AVX2_AVX512F 1 &quot;register_operand&quot;)
<span class="lineNum">   10678 </span>            :           (match_operand:VI8_AVX2_AVX512F 2 &quot;register_operand&quot;)))]
<span class="lineNum">   10679 </span>            :   &quot;TARGET_SSE2&quot;
<a name="10680"><span class="lineNum">   10680 </span>            : {</a>
<span class="lineNum">   10681 </span>            :   ix86_expand_sse2_mulvxdi3 (operands[0], operands[1], operands[2]);
<span class="lineNum">   10682 </span>            :   DONE;
<span class="lineNum">   10683 </span>            : })
<span class="lineNum">   10684 </span>            : 
<span class="lineNum">   10685 </span>            : (define_expand &quot;vec_widen_&lt;s&gt;mult_hi_&lt;mode&gt;&quot;
<span class="lineNum">   10686 </span>            :   [(match_operand:&lt;sseunpackmode&gt; 0 &quot;register_operand&quot;)
<span class="lineNum">   10687 </span>            :    (any_extend:&lt;sseunpackmode&gt;
<span class="lineNum">   10688 </span>            :      (match_operand:VI124_AVX2 1 &quot;register_operand&quot;))
<span class="lineNum">   10689 </span>            :    (match_operand:VI124_AVX2 2 &quot;register_operand&quot;)]
<span class="lineNum">   10690 </span>            :   &quot;TARGET_SSE2&quot;
<span class="lineNum">   10691 </span>            : {
<span class="lineNum">   10692 </span>            :   ix86_expand_mul_widen_hilo (operands[0], operands[1], operands[2],
<span class="lineNum">   10693 </span>            :                               &lt;u_bool&gt;, true);
<span class="lineNum">   10694 </span>            :   DONE;
<span class="lineNum">   10695 </span>            : })
<span class="lineNum">   10696 </span>            : 
<span class="lineNum">   10697 </span>            : (define_expand &quot;vec_widen_&lt;s&gt;mult_lo_&lt;mode&gt;&quot;
<span class="lineNum">   10698 </span>            :   [(match_operand:&lt;sseunpackmode&gt; 0 &quot;register_operand&quot;)
<span class="lineNum">   10699 </span>            :    (any_extend:&lt;sseunpackmode&gt;
<span class="lineNum">   10700 </span>            :      (match_operand:VI124_AVX2 1 &quot;register_operand&quot;))
<span class="lineNum">   10701 </span>            :    (match_operand:VI124_AVX2 2 &quot;register_operand&quot;)]
<a name="10702"><span class="lineNum">   10702 </span>            :   &quot;TARGET_SSE2&quot;</a>
<span class="lineNum">   10703 </span>            : {
<span class="lineNum">   10704 </span>            :   ix86_expand_mul_widen_hilo (operands[0], operands[1], operands[2],
<span class="lineNum">   10705 </span>            :                               &lt;u_bool&gt;, false);
<span class="lineNum">   10706 </span><span class="lineCov">         43 :   DONE;</span>
<span class="lineNum">   10707 </span>            : })
<span class="lineNum">   10708 </span><span class="lineCov">         15 : </span>
<span class="lineNum">   10709 </span><span class="lineCov">         15 : ;; Most widen_&lt;s&gt;mult_even_&lt;mode&gt; can be handled directly from other</span>
<span class="lineNum">   10710 </span><span class="lineCov">         58 : ;; named patterns, but signed V4SI needs special help for plain SSE2.</span>
<span class="lineNum">   10711 </span><span class="lineCov">         43 : (define_expand &quot;vec_widen_smult_even_v4si&quot;</span>
<span class="lineNum">   10712 </span><span class="lineCov">         43 :   [(match_operand:V2DI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   10713 </span><span class="lineCov">         43 :    (match_operand:V4SI 1 &quot;vector_operand&quot;)</span>
<a name="10714"><span class="lineNum">   10714 </span><span class="lineCov">         43 :    (match_operand:V4SI 2 &quot;vector_operand&quot;)]</span></a>
<span class="lineNum">   10715 </span><span class="lineCov">         43 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">   10716 </span><span class="lineCov">         43 : {</span>
<span class="lineNum">   10717 </span>            :   ix86_expand_mul_widen_evenodd (operands[0], operands[1], operands[2],
<span class="lineNum">   10718 </span>            :                                  false, false);
<span class="lineNum">   10719 </span><span class="lineCov">         43 :   DONE;</span>
<span class="lineNum">   10720 </span><span class="lineCov">         43 : })</span>
<span class="lineNum">   10721 </span><span class="lineCov">         43 : </span>
<span class="lineNum">   10722 </span><span class="lineCov">         43 : (define_expand &quot;vec_widen_&lt;s&gt;mult_odd_&lt;mode&gt;&quot;</span>
<span class="lineNum">   10723 </span><span class="lineCov">         43 :   [(match_operand:&lt;sseunpackmode&gt; 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   10724 </span><span class="lineCov">         43 :    (any_extend:&lt;sseunpackmode&gt;</span>
<span class="lineNum">   10725 </span><span class="lineCov">         43 :      (match_operand:VI4_AVX512F 1 &quot;general_vector_operand&quot;))</span>
<a name="10726"><span class="lineNum">   10726 </span>            :    (match_operand:VI4_AVX512F 2 &quot;general_vector_operand&quot;)]</a>
<span class="lineNum">   10727 </span>            :   &quot;TARGET_SSE2&quot;
<span class="lineNum">   10728 </span>            : {
<span class="lineNum">   10729 </span>            :   ix86_expand_mul_widen_evenodd (operands[0], operands[1], operands[2],
<span class="lineNum">   10730 </span>            :                                  &lt;u_bool&gt;, true);
<span class="lineNum">   10731 </span>            :   DONE;
<span class="lineNum">   10732 </span>            : })
<span class="lineNum">   10733 </span>            : 
<span class="lineNum">   10734 </span>            : (define_mode_attr SDOT_PMADD_SUF
<span class="lineNum">   10735 </span>            :   [(V32HI &quot;512v32hi&quot;) (V16HI &quot;&quot;) (V8HI &quot;&quot;)])
<span class="lineNum">   10736 </span>            : 
<span class="lineNum">   10737 </span>            : (define_expand &quot;sdot_prod&lt;mode&gt;&quot;
<a name="10738"><span class="lineNum">   10738 </span>            :   [(match_operand:&lt;sseunpackmode&gt; 0 &quot;register_operand&quot;)</a>
<span class="lineNum">   10739 </span>            :    (match_operand:VI2_AVX2 1 &quot;register_operand&quot;)
<span class="lineNum">   10740 </span>            :    (match_operand:VI2_AVX2 2 &quot;register_operand&quot;)
<span class="lineNum">   10741 </span>            :    (match_operand:&lt;sseunpackmode&gt; 3 &quot;register_operand&quot;)]
<span class="lineNum">   10742 </span>            :   &quot;TARGET_SSE2&quot;
<span class="lineNum">   10743 </span>            : {
<span class="lineNum">   10744 </span>            :   rtx t = gen_reg_rtx (&lt;sseunpackmode&gt;mode);
<span class="lineNum">   10745 </span>            :   emit_insn (gen_&lt;sse2_avx2&gt;_pmaddwd&lt;SDOT_PMADD_SUF&gt; (t, operands[1], operands[2]));
<span class="lineNum">   10746 </span>            :   emit_insn (gen_rtx_SET (operands[0],
<span class="lineNum">   10747 </span>            :                           gen_rtx_PLUS (&lt;sseunpackmode&gt;mode,
<span class="lineNum">   10748 </span>            :                                         operands[3], t)));
<span class="lineNum">   10749 </span>            :   DONE;
<span class="lineNum">   10750 </span>            : })
<a name="10751"><span class="lineNum">   10751 </span>            : </a>
<span class="lineNum">   10752 </span>            : ;; Normally we use widen_mul_even/odd, but combine can't quite get it all
<span class="lineNum">   10753 </span>            : ;; back together when madd is available.
<span class="lineNum">   10754 </span>            : (define_expand &quot;sdot_prodv4si&quot;
<span class="lineNum">   10755 </span>            :   [(match_operand:V2DI 0 &quot;register_operand&quot;)
<span class="lineNum">   10756 </span><span class="lineCov">         43 :    (match_operand:V4SI 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   10757 </span><span class="lineCov">         43 :    (match_operand:V4SI 2 &quot;register_operand&quot;)</span>
<span class="lineNum">   10758 </span><span class="lineCov">         43 :    (match_operand:V2DI 3 &quot;register_operand&quot;)]</span>
<span class="lineNum">   10759 </span>            :   &quot;TARGET_XOP&quot;
<span class="lineNum">   10760 </span><span class="lineCov">       3026 : {</span>
<span class="lineNum">   10761 </span><span class="lineCov">       3026 :   rtx t = gen_reg_rtx (V2DImode);</span>
<span class="lineNum">   10762 </span>            :   emit_insn (gen_xop_pmacsdqh (t, operands[1], operands[2], operands[3]));
<span class="lineNum">   10763 </span><span class="lineCov">        896 :   emit_insn (gen_xop_pmacsdql (operands[0], operands[1], operands[2], t));</span>
<span class="lineNum">   10764 </span><span class="lineNoCov">          0 :   DONE;</span>
<span class="lineNum">   10765 </span><span class="lineCov">        896 : })</span>
<span class="lineNum">   10766 </span><span class="lineCov">          9 : </span>
<span class="lineNum">   10767 </span><span class="lineCov">        896 : (define_expand &quot;uavg&lt;mode&gt;3_ceil&quot;</span>
<span class="lineNum">   10768 </span><span class="lineCov">        154 :   [(set (match_operand:VI12_AVX2 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   10769 </span><span class="lineCov">        154 :         (truncate:VI12_AVX2</span>
<span class="lineNum">   10770 </span><span class="lineCov">        154 :           (lshiftrt:&lt;ssedoublemode&gt;</span>
<a name="10771"><span class="lineNum">   10771 </span><span class="lineCov">       2130 :             (plus:&lt;ssedoublemode&gt;</span></a>
<span class="lineNum">   10772 </span><span class="lineCov">       4260 :               (plus:&lt;ssedoublemode&gt;</span>
<span class="lineNum">   10773 </span><span class="lineCov">        154 :                 (zero_extend:&lt;ssedoublemode&gt;</span>
<span class="lineNum">   10774 </span>            :                   (match_operand:VI12_AVX2 1 &quot;vector_operand&quot;))
<span class="lineNum">   10775 </span>            :                 (zero_extend:&lt;ssedoublemode&gt;
<span class="lineNum">   10776 </span>            :                   (match_operand:VI12_AVX2 2 &quot;vector_operand&quot;)))
<span class="lineNum">   10777 </span><span class="lineCov">        896 :               (match_dup 3))</span>
<span class="lineNum">   10778 </span><span class="lineCov">        896 :             (const_int 1))))]</span>
<span class="lineNum">   10779 </span><span class="lineCov">        896 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">   10780 </span><span class="lineCov">        896 : {</span>
<span class="lineNum">   10781 </span><span class="lineCov">        896 :   operands[3] = CONST1_RTX(&lt;MODE&gt;mode);</span>
<span class="lineNum">   10782 </span><span class="lineCov">        896 :   ix86_fixup_binary_operands_no_copy (PLUS, &lt;MODE&gt;mode, operands);</span>
<span class="lineNum">   10783 </span><span class="lineCov">         72 : })</span>
<span class="lineNum">   10784 </span><span class="lineCov">        824 : </span>
<span class="lineNum">   10785 </span><span class="lineCov">         72 : (define_expand &quot;usadv16qi&quot;</span>
<span class="lineNum">   10786 </span><span class="lineCov">         72 :   [(match_operand:V4SI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   10787 </span>            :    (match_operand:V16QI 1 &quot;register_operand&quot;)
<span class="lineNum">   10788 </span><span class="lineCov">        896 :    (match_operand:V16QI 2 &quot;vector_operand&quot;)</span>
<span class="lineNum">   10789 </span><span class="lineCov">        824 :    (match_operand:V4SI 3 &quot;vector_operand&quot;)]</span>
<span class="lineNum">   10790 </span><span class="lineCov">        824 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">   10791 </span>            : {
<span class="lineNum">   10792 </span>            :   rtx t1 = gen_reg_rtx (V2DImode);
<span class="lineNum">   10793 </span>            :   rtx t2 = gen_reg_rtx (V4SImode);
<span class="lineNum">   10794 </span>            :   emit_insn (gen_sse2_psadbw (t1, operands[1], operands[2]));
<span class="lineNum">   10795 </span><span class="lineCov">         72 :   convert_move (t2, t1, 0);</span>
<span class="lineNum">   10796 </span><span class="lineCov">         72 :   emit_insn (gen_addv4si3 (operands[0], t2, operands[3]));</span>
<span class="lineNum">   10797 </span><span class="lineCov">         72 :   DONE;</span>
<span class="lineNum">   10798 </span>            : })
<span class="lineNum">   10799 </span>            : 
<span class="lineNum">   10800 </span><span class="lineCov">        969 : (define_expand &quot;usadv32qi&quot;</span>
<span class="lineNum">   10801 </span><span class="lineCov">       1041 :   [(match_operand:V8SI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   10802 </span><span class="lineCov">       4810 :    (match_operand:V32QI 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   10803 </span><span class="lineCov">         72 :    (match_operand:V32QI 2 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   10804 </span><span class="lineCov">         72 :    (match_operand:V8SI 3 &quot;nonimmediate_operand&quot;)]</span>
<span class="lineNum">   10805 </span><span class="lineCov">         72 :   &quot;TARGET_AVX2&quot;</span>
<span class="lineNum">   10806 </span><span class="lineCov">       3022 : {</span>
<span class="lineNum">   10807 </span><span class="lineCov">       2950 :   rtx t1 = gen_reg_rtx (V4DImode);</span>
<span class="lineNum">   10808 </span><span class="lineCov">       3022 :   rtx t2 = gen_reg_rtx (V8SImode);</span>
<span class="lineNum">   10809 </span><span class="lineCov">         72 :   emit_insn (gen_avx2_psadbw (t1, operands[1], operands[2]));</span>
<span class="lineNum">   10810 </span><span class="lineCov">       2950 :   convert_move (t2, t1, 0);</span>
<a name="10811"><span class="lineNum">   10811 </span><span class="lineCov">       3513 :   emit_insn (gen_addv8si3 (operands[0], t2, operands[3]));</span></a>
<span class="lineNum">   10812 </span><span class="lineCov">       2950 :   DONE;</span>
<span class="lineNum">   10813 </span>            : })
<span class="lineNum">   10814 </span><span class="lineCov">       1126 : </span>
<span class="lineNum">   10815 </span>            : (define_expand &quot;usadv64qi&quot;
<span class="lineNum">   10816 </span>            :   [(match_operand:V16SI 0 &quot;register_operand&quot;)
<span class="lineNum">   10817 </span>            :    (match_operand:V64QI 1 &quot;register_operand&quot;)
<span class="lineNum">   10818 </span>            :    (match_operand:V64QI 2 &quot;nonimmediate_operand&quot;)
<a name="10819"><span class="lineNum">   10819 </span>            :    (match_operand:V16SI 3 &quot;nonimmediate_operand&quot;)]</a>
<span class="lineNum">   10820 </span>            :   &quot;TARGET_AVX512BW&quot;
<span class="lineNum">   10821 </span>            : {
<span class="lineNum">   10822 </span>            :   rtx t1 = gen_reg_rtx (V8DImode);
<span class="lineNum">   10823 </span><span class="lineCov">        561 :   rtx t2 = gen_reg_rtx (V16SImode);</span>
<span class="lineNum">   10824 </span><span class="lineCov">       1380 :   emit_insn (gen_avx512f_psadbw (t1, operands[1], operands[2]));</span>
<span class="lineNum">   10825 </span>            :   convert_move (t2, t1, 0);
<span class="lineNum">   10826 </span><span class="lineCov">       1122 :   emit_insn (gen_addv16si3 (operands[0], t2, operands[3]));</span>
<span class="lineNum">   10827 </span>            :   DONE;
<span class="lineNum">   10828 </span><span class="lineCov">        819 : })</span>
<span class="lineNum">   10829 </span><span class="lineCov">        819 : </span>
<span class="lineNum">   10830 </span><span class="lineCov">        819 : (define_insn &quot;&lt;mask_codefor&gt;ashr&lt;mode&gt;3&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   10831 </span><span class="lineCov">        819 :   [(set (match_operand:VI248_AVX512BW_1 0 &quot;register_operand&quot; &quot;=v,v&quot;)</span>
<span class="lineNum">   10832 </span><span class="lineCov">        819 :         (ashiftrt:VI248_AVX512BW_1</span>
<span class="lineNum">   10833 </span><span class="lineCov">        819 :           (match_operand:VI248_AVX512BW_1 1 &quot;nonimmediate_operand&quot; &quot;v,vm&quot;)</span>
<a name="10834"><span class="lineNum">   10834 </span><span class="lineCov">        819 :           (match_operand:DI 2 &quot;nonmemory_operand&quot; &quot;v,N&quot;)))]</span></a>
<span class="lineNum">   10835 </span><span class="lineCov">       1162 :   &quot;TARGET_AVX512VL&quot;</span>
<span class="lineNum">   10836 </span><span class="lineCov">        617 :   &quot;vpsra&lt;ssemodesuffix&gt;\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   10837 </span><span class="lineCov">       5472 :   [(set_attr &quot;type&quot; &quot;sseishft&quot;)</span>
<span class="lineNum">   10838 </span><span class="lineCov">        398 :    (set (attr &quot;length_immediate&quot;)</span>
<span class="lineNum">   10839 </span><span class="lineCov">       3573 :      (if_then_else (match_operand 2 &quot;const_int_operand&quot;)</span>
<span class="lineNum">   10840 </span><span class="lineCov">       3251 :        (const_string &quot;1&quot;)</span>
<span class="lineNum">   10841 </span><span class="lineCov">        563 :        (const_string &quot;0&quot;)))</span>
<span class="lineNum">   10842 </span><span class="lineCov">        563 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   10843 </span><span class="lineCov">        563 : </span>
<span class="lineNum">   10844 </span><span class="lineCov">        563 : (define_insn &quot;ashr&lt;mode&gt;3&quot;</span>
<span class="lineNum">   10845 </span><span class="lineCov">        563 :   [(set (match_operand:VI24_AVX2 0 &quot;register_operand&quot; &quot;=x,x&quot;)</span>
<span class="lineNum">   10846 </span><span class="lineCov">        563 :         (ashiftrt:VI24_AVX2</span>
<span class="lineNum">   10847 </span>            :           (match_operand:VI24_AVX2 1 &quot;register_operand&quot; &quot;0,x&quot;)
<span class="lineNum">   10848 </span><span class="lineCov">        688 :           (match_operand:DI 2 &quot;nonmemory_operand&quot; &quot;xN,xN&quot;)))]</span>
<span class="lineNum">   10849 </span><span class="lineCov">       3339 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">   10850 </span>            :   &quot;@
<span class="lineNum">   10851 </span><span class="lineCov">        230 :    psra&lt;ssemodesuffix&gt;\t{%2, %0|%0, %2}</span>
<span class="lineNum">   10852 </span><span class="lineCov">        699 :    vpsra&lt;ssemodesuffix&gt;\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   10853 </span><span class="lineCov">        615 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<span class="lineNum">   10854 </span><span class="lineCov">        615 :    (set_attr &quot;type&quot; &quot;sseishft&quot;)</span>
<span class="lineNum">   10855 </span><span class="lineCov">        615 :    (set (attr &quot;length_immediate&quot;)</span>
<span class="lineNum">   10856 </span><span class="lineCov">        615 :      (if_then_else (match_operand 2 &quot;const_int_operand&quot;)</span>
<span class="lineNum">   10857 </span><span class="lineCov">        615 :        (const_string &quot;1&quot;)</span>
<span class="lineNum">   10858 </span><span class="lineCov">        615 :        (const_string &quot;0&quot;)))</span>
<span class="lineNum">   10859 </span>            :    (set_attr &quot;prefix_data16&quot; &quot;1,*&quot;)
<span class="lineNum">   10860 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix&quot; &quot;orig,vex&quot;)</span>
<span class="lineNum">   10861 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])
<span class="lineNum">   10862 </span>            : 
<span class="lineNum">   10863 </span><span class="lineCov">         28 : (define_insn &quot;ashr&lt;mode&gt;3&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   10864 </span><span class="lineCov">         56 :   [(set (match_operand:VI248_AVX512BW_AVX512VL 0 &quot;register_operand&quot; &quot;=v,v&quot;)</span>
<span class="lineNum">   10865 </span><span class="lineCov">         28 :         (ashiftrt:VI248_AVX512BW_AVX512VL</span>
<span class="lineNum">   10866 </span><span class="lineCov">         28 :           (match_operand:VI248_AVX512BW_AVX512VL 1 &quot;nonimmediate_operand&quot; &quot;v,vm&quot;)</span>
<span class="lineNum">   10867 </span><span class="lineNoCov">          0 :           (match_operand:DI 2 &quot;nonmemory_operand&quot; &quot;v,N&quot;)))]</span>
<span class="lineNum">   10868 </span><span class="lineCov">        161 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   10869 </span><span class="lineCov">         56 :   &quot;vpsra&lt;ssemodesuffix&gt;\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   10870 </span><span class="lineCov">         77 :   [(set_attr &quot;type&quot; &quot;sseishft&quot;)</span>
<span class="lineNum">   10871 </span><span class="lineCov">         70 :    (set (attr &quot;length_immediate&quot;)</span>
<span class="lineNum">   10872 </span><span class="lineCov">        138 :      (if_then_else (match_operand 2 &quot;const_int_operand&quot;)</span>
<span class="lineNum">   10873 </span><span class="lineCov">         73 :        (const_string &quot;1&quot;)</span>
<span class="lineNum">   10874 </span>            :        (const_string &quot;0&quot;)))
<span class="lineNum">   10875 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])
<span class="lineNum">   10876 </span>            : 
<span class="lineNum">   10877 </span><span class="lineCov">         73 : (define_insn &quot;&lt;mask_codefor&gt;&lt;shift_insn&gt;&lt;mode&gt;3&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   10878 </span><span class="lineCov">         73 :   [(set (match_operand:VI248_AVX512BW_2 0 &quot;register_operand&quot; &quot;=v,v&quot;)</span>
<span class="lineNum">   10879 </span><span class="lineNoCov">          0 :         (any_lshift:VI248_AVX512BW_2</span>
<span class="lineNum">   10880 </span><span class="lineCov">         74 :           (match_operand:VI248_AVX512BW_2 1 &quot;nonimmediate_operand&quot; &quot;v,vm&quot;)</span>
<span class="lineNum">   10881 </span><span class="lineCov">         75 :           (match_operand:DI 2 &quot;nonmemory_operand&quot; &quot;v,N&quot;)))]</span>
<span class="lineNum">   10882 </span><span class="lineCov">       7020 :   &quot;TARGET_AVX512VL&quot;</span>
<span class="lineNum">   10883 </span><span class="lineCov">         74 :   &quot;vp&lt;vshift&gt;&lt;ssemodesuffix&gt;\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   10884 </span><span class="lineCov">      68097 :   [(set_attr &quot;type&quot; &quot;sseishft&quot;)</span>
<span class="lineNum">   10885 </span><span class="lineCov">        836 :    (set (attr &quot;length_immediate&quot;)</span>
<span class="lineNum">   10886 </span><span class="lineCov">      52586 :      (if_then_else (match_operand 2 &quot;const_int_operand&quot;)</span>
<span class="lineNum">   10887 </span><span class="lineCov">      50914 :        (const_string &quot;1&quot;)</span>
<span class="lineNum">   10888 </span>            :        (const_string &quot;0&quot;)))
<span class="lineNum">   10889 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])
<span class="lineNum">   10890 </span>            : 
<span class="lineNum">   10891 </span>            : (define_insn &quot;&lt;shift_insn&gt;&lt;mode&gt;3&quot;
<span class="lineNum">   10892 </span>            :   [(set (match_operand:VI248_AVX2 0 &quot;register_operand&quot; &quot;=x,x&quot;)
<span class="lineNum">   10893 </span><span class="lineCov">         29 :         (any_lshift:VI248_AVX2</span>
<span class="lineNum">   10894 </span>            :           (match_operand:VI248_AVX2 1 &quot;register_operand&quot; &quot;0,x&quot;)
<span class="lineNum">   10895 </span>            :           (match_operand:DI 2 &quot;nonmemory_operand&quot; &quot;xN,xN&quot;)))]
<span class="lineNum">   10896 </span><span class="lineCov">      55895 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">   10897 </span>            :   &quot;@
<span class="lineNum">   10898 </span><span class="lineCov">        340 :    p&lt;vshift&gt;&lt;ssemodesuffix&gt;\t{%2, %0|%0, %2}</span>
<span class="lineNum">   10899 </span><span class="lineCov">        340 :    vp&lt;vshift&gt;&lt;ssemodesuffix&gt;\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   10900 </span><span class="lineCov">         40 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<span class="lineNum">   10901 </span><span class="lineCov">         40 :    (set_attr &quot;type&quot; &quot;sseishft&quot;)</span>
<span class="lineNum">   10902 </span><span class="lineCov">         40 :    (set (attr &quot;length_immediate&quot;)</span>
<span class="lineNum">   10903 </span><span class="lineCov">         29 :      (if_then_else (match_operand 2 &quot;const_int_operand&quot;)</span>
<span class="lineNum">   10904 </span><span class="lineCov">         29 :        (const_string &quot;1&quot;)</span>
<span class="lineNum">   10905 </span><span class="lineCov">         29 :        (const_string &quot;0&quot;)))</span>
<span class="lineNum">   10906 </span><span class="lineCov">         11 :    (set_attr &quot;prefix_data16&quot; &quot;1,*&quot;)</span>
<span class="lineNum">   10907 </span><span class="lineCov">         11 :    (set_attr &quot;prefix&quot; &quot;orig,vex&quot;)</span>
<span class="lineNum">   10908 </span><span class="lineCov">         11 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   10909 </span><span class="lineCov">         11 : </span>
<span class="lineNum">   10910 </span><span class="lineCov">         11 : (define_insn &quot;&lt;shift_insn&gt;&lt;mode&gt;3&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   10911 </span><span class="lineCov">         94 :   [(set (match_operand:VI248_AVX512BW 0 &quot;register_operand&quot; &quot;=v,v&quot;)</span>
<span class="lineNum">   10912 </span><span class="lineCov">        177 :         (any_lshift:VI248_AVX512BW</span>
<span class="lineNum">   10913 </span><span class="lineCov">         83 :           (match_operand:VI248_AVX512BW 1 &quot;nonimmediate_operand&quot; &quot;v,m&quot;)</span>
<span class="lineNum">   10914 </span><span class="lineCov">         83 :           (match_operand:DI 2 &quot;nonmemory_operand&quot; &quot;vN,N&quot;)))]</span>
<span class="lineNum">   10915 </span><span class="lineCov">       2199 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   10916 </span><span class="lineCov">         83 :   &quot;vp&lt;vshift&gt;&lt;ssemodesuffix&gt;\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   10917 </span><span class="lineCov">       1320 :   [(set_attr &quot;type&quot; &quot;sseishft&quot;)</span>
<span class="lineNum">   10918 </span><span class="lineCov">        295 :    (set (attr &quot;length_immediate&quot;)</span>
<span class="lineNum">   10919 </span><span class="lineCov">       1358 :      (if_then_else (match_operand 2 &quot;const_int_operand&quot;)</span>
<span class="lineNum">   10920 </span>            :        (const_string &quot;1&quot;)
<span class="lineNum">   10921 </span>            :        (const_string &quot;0&quot;)))
<span class="lineNum">   10922 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])
<span class="lineNum">   10923 </span>            : 
<span class="lineNum">   10924 </span>            : 
<span class="lineNum">   10925 </span>            : (define_expand &quot;vec_shr_&lt;mode&gt;&quot;
<span class="lineNum">   10926 </span><span class="lineCov">         11 :   [(set (match_dup 3)</span>
<span class="lineNum">   10927 </span><span class="lineCov">         11 :         (lshiftrt:V1TI</span>
<span class="lineNum">   10928 </span><span class="lineNoCov">          0 :          (match_operand:VI_128 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   10929 </span><span class="lineNoCov">          0 :          (match_operand:SI 2 &quot;const_0_to_255_mul_8_operand&quot;)))</span>
<span class="lineNum">   10930 </span><span class="lineNoCov">          0 :    (set (match_operand:VI_128 0 &quot;register_operand&quot;) (match_dup 4))]</span>
<span class="lineNum">   10931 </span><span class="lineNoCov">          0 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">   10932 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">   10933 </span><span class="lineCov">         94 :   operands[1] = gen_lowpart (V1TImode, operands[1]);</span>
<span class="lineNum">   10934 </span>            :   operands[3] = gen_reg_rtx (V1TImode);
<span class="lineNum">   10935 </span>            :   operands[4] = gen_lowpart (&lt;MODE&gt;mode, operands[3]);
<span class="lineNum">   10936 </span>            : })
<span class="lineNum">   10937 </span><span class="lineCov">         11 : </span>
<span class="lineNum">   10938 </span><span class="lineCov">         94 : (define_insn &quot;avx512bw_&lt;shift_insn&gt;&lt;mode&gt;3&quot;</span>
<span class="lineNum">   10939 </span><span class="lineCov">         94 :   [(set (match_operand:VIMAX_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   10940 </span><span class="lineCov">         94 :         (any_lshift:VIMAX_AVX512VL</span>
<span class="lineNum">   10941 </span><span class="lineCov">         94 :          (match_operand:VIMAX_AVX512VL 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)</span>
<span class="lineNum">   10942 </span><span class="lineCov">         94 :          (match_operand:SI 2 &quot;const_0_to_255_mul_8_operand&quot; &quot;n&quot;)))]</span>
<span class="lineNum">   10943 </span><span class="lineCov">      24179 :   &quot;TARGET_AVX512BW&quot;</span>
<span class="lineNum">   10944 </span><span class="lineCov">         79 : {</span>
<span class="lineNum">   10945 </span><span class="lineCov">         91 :   operands[2] = GEN_INT (INTVAL (operands[2]) / 8);</span>
<span class="lineNum">   10946 </span><span class="lineCov">         68 :   return &quot;vp&lt;vshift&gt;dq\t{%2, %1, %0|%0, %1, %2}&quot;;</span>
<span class="lineNum">   10947 </span><span class="lineCov">        118 : }</span>
<span class="lineNum">   10948 </span><span class="lineCov">        118 :   [(set_attr &quot;type&quot; &quot;sseishft&quot;)</span>
<a name="10949"><span class="lineNum">   10949 </span><span class="lineCov">        118 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span></a>
<span class="lineNum">   10950 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix&quot; &quot;maybe_evex&quot;)</span>
<span class="lineNum">   10951 </span><span class="lineCov">         66 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   10952 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   10953 </span><span class="lineNoCov">          0 : (define_insn &quot;&lt;sse2_avx2&gt;_&lt;shift_insn&gt;&lt;mode&gt;3&quot;</span>
<span class="lineNum">   10954 </span>            :   [(set (match_operand:VIMAX_AVX2 0 &quot;register_operand&quot; &quot;=x,v&quot;)
<span class="lineNum">   10955 </span>            :         (any_lshift:VIMAX_AVX2
<span class="lineNum">   10956 </span><span class="lineNoCov">          0 :          (match_operand:VIMAX_AVX2 1 &quot;register_operand&quot; &quot;0,v&quot;)</span>
<span class="lineNum">   10957 </span>            :          (match_operand:SI 2 &quot;const_0_to_255_mul_8_operand&quot; &quot;n,n&quot;)))]
<span class="lineNum">   10958 </span><span class="lineCov">      24059 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">   10959 </span><span class="lineCov">       8933 : {</span>
<span class="lineNum">   10960 </span><span class="lineCov">          6 :   operands[2] = GEN_INT (INTVAL (operands[2]) / 8);</span>
<span class="lineNum">   10961 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   10962 </span><span class="lineCov">       5810 :   switch (which_alternative)</span>
<span class="lineNum">   10963 </span><span class="lineNoCov">          0 :     {</span>
<span class="lineNum">   10964 </span><span class="lineNoCov">          0 :     case 0:</span>
<span class="lineNum">   10965 </span><span class="lineNoCov">          0 :       return &quot;p&lt;vshift&gt;dq\t{%2, %0|%0, %2}&quot;;</span>
<a name="10966"><span class="lineNum">   10966 </span><span class="lineCov">       2266 :     case 1:</span></a>
<span class="lineNum">   10967 </span><span class="lineCov">       2266 :       return &quot;vp&lt;vshift&gt;dq\t{%2, %1, %0|%0, %1, %2}&quot;;</span>
<span class="lineNum">   10968 </span><span class="lineCov">    1132634 :     default:</span>
<span class="lineNum">   10969 </span><span class="lineNoCov">          0 :       gcc_unreachable ();</span>
<span class="lineNum">   10970 </span>            :     }
<span class="lineNum">   10971 </span><span class="lineCov">        690 : }</span>
<span class="lineNum">   10972 </span><span class="lineCov">    1132634 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<a name="10973"><span class="lineNum">   10973 </span><span class="lineCov">    1132634 :    (set_attr &quot;type&quot; &quot;sseishft&quot;)</span></a>
<span class="lineNum">   10974 </span><span class="lineCov">     441292 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   10975 </span><span class="lineCov">     697836 :    (set_attr &quot;atom_unit&quot; &quot;sishuf&quot;)</span>
<span class="lineNum">   10976 </span><span class="lineCov">     692169 :    (set_attr &quot;prefix_data16&quot; &quot;1,*&quot;)</span>
<span class="lineNum">   10977 </span><span class="lineCov">        827 :    (set_attr &quot;prefix&quot; &quot;orig,vex&quot;)</span>
<span class="lineNum">   10978 </span><span class="lineCov">        821 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   10979 </span><span class="lineCov">        918 : </span>
<span class="lineNum">   10980 </span><span class="lineCov">     692032 : (define_insn &quot;&lt;avx512&gt;_&lt;rotate&gt;v&lt;mode&gt;&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   10981 </span><span class="lineCov">     692032 :   [(set (match_operand:VI48_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   10982 </span><span class="lineCov">        690 :         (any_rotate:VI48_AVX512VL</span>
<span class="lineNum">   10983 </span><span class="lineCov">      35996 :           (match_operand:VI48_AVX512VL 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   10984 </span><span class="lineCov">      35306 :           (match_operand:VI48_AVX512VL 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;)))]</span>
<span class="lineNum">   10985 </span><span class="lineCov">         70 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   10986 </span><span class="lineCov">      35306 :   &quot;vp&lt;rotate&gt;v&lt;ssemodesuffix&gt;\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   10987 </span>            :   [(set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">   10988 </span><span class="lineCov">         64 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   10989 </span><span class="lineCov">         64 : </span>
<span class="lineNum">   10990 </span><span class="lineCov">        158 : (define_insn &quot;&lt;avx512&gt;_&lt;rotate&gt;&lt;mode&gt;&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   10991 </span>            :   [(set (match_operand:VI48_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   10992 </span>            :         (any_rotate:VI48_AVX512VL
<span class="lineNum">   10993 </span>            :           (match_operand:VI48_AVX512VL 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)
<span class="lineNum">   10994 </span>            :           (match_operand:SI 2 &quot;const_0_to_255_operand&quot;)))]
<span class="lineNum">   10995 </span><span class="lineCov">        440 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   10996 </span><span class="lineNoCov">          0 :   &quot;vp&lt;rotate&gt;&lt;ssemodesuffix&gt;\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   10997 </span>            :   [(set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">   10998 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])
<span class="lineNum">   10999 </span><span class="lineCov">         76 : </span>
<span class="lineNum">   11000 </span><span class="lineCov">         76 : (define_expand &quot;&lt;code&gt;&lt;mode&gt;3&quot;</span>
<span class="lineNum">   11001 </span>            :   [(set (match_operand:VI124_256_AVX512F_AVX512BW 0 &quot;register_operand&quot;)
<span class="lineNum">   11002 </span>            :         (maxmin:VI124_256_AVX512F_AVX512BW
<span class="lineNum">   11003 </span>            :           (match_operand:VI124_256_AVX512F_AVX512BW 1 &quot;nonimmediate_operand&quot;)
<span class="lineNum">   11004 </span>            :           (match_operand:VI124_256_AVX512F_AVX512BW 2 &quot;nonimmediate_operand&quot;)))]
<span class="lineNum">   11005 </span>            :   &quot;TARGET_AVX2&quot;
<span class="lineNum">   11006 </span>            :   &quot;ix86_fixup_binary_operands_no_copy (&lt;CODE&gt;, &lt;MODE&gt;mode, operands);&quot;)
<span class="lineNum">   11007 </span>            : 
<span class="lineNum">   11008 </span>            : (define_insn &quot;*avx2_&lt;code&gt;&lt;mode&gt;3&quot;
<span class="lineNum">   11009 </span>            :   [(set (match_operand:VI124_256 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   11010 </span>            :         (maxmin:VI124_256
<span class="lineNum">   11011 </span>            :           (match_operand:VI124_256 1 &quot;nonimmediate_operand&quot; &quot;%v&quot;)
<span class="lineNum">   11012 </span>            :           (match_operand:VI124_256 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;)))]
<span class="lineNum">   11013 </span><span class="lineCov">        547 :   &quot;TARGET_AVX2 &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">   11014 </span>            :   &quot;vp&lt;maxmin_int&gt;&lt;ssemodesuffix&gt;\t{%2, %1, %0|%0, %1, %2}&quot;
<span class="lineNum">   11015 </span><span class="lineCov">         24 :   [(set_attr &quot;type&quot; &quot;sseiadd&quot;)</span>
<span class="lineNum">   11016 </span><span class="lineCov">         24 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   11017 </span>            :    (set_attr &quot;prefix&quot; &quot;vex&quot;)
<span class="lineNum">   11018 </span>            :    (set_attr &quot;mode&quot; &quot;OI&quot;)])
<span class="lineNum">   11019 </span>            : 
<span class="lineNum">   11020 </span>            : (define_expand &quot;&lt;code&gt;&lt;mode&gt;3_mask&quot;
<span class="lineNum">   11021 </span>            :   [(set (match_operand:VI48_AVX512VL 0 &quot;register_operand&quot;)
<span class="lineNum">   11022 </span>            :         (vec_merge:VI48_AVX512VL
<span class="lineNum">   11023 </span>            :           (maxmin:VI48_AVX512VL
<span class="lineNum">   11024 </span>            :             (match_operand:VI48_AVX512VL 1 &quot;nonimmediate_operand&quot;)
<span class="lineNum">   11025 </span>            :             (match_operand:VI48_AVX512VL 2 &quot;nonimmediate_operand&quot;))
<span class="lineNum">   11026 </span>            :           (match_operand:VI48_AVX512VL 3 &quot;vector_move_operand&quot;)
<span class="lineNum">   11027 </span>            :           (match_operand:&lt;avx512fmaskmode&gt; 4 &quot;register_operand&quot;)))]
<span class="lineNum">   11028 </span>            :   &quot;TARGET_AVX512F&quot;
<span class="lineNum">   11029 </span>            :   &quot;ix86_fixup_binary_operands_no_copy (&lt;CODE&gt;, &lt;MODE&gt;mode, operands);&quot;)
<span class="lineNum">   11030 </span>            : 
<span class="lineNum">   11031 </span>            : (define_insn &quot;*avx512f_&lt;code&gt;&lt;mode&gt;3&lt;mask_name&gt;&quot;
<span class="lineNum">   11032 </span>            :   [(set (match_operand:VI48_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   11033 </span>            :         (maxmin:VI48_AVX512VL
<span class="lineNum">   11034 </span>            :           (match_operand:VI48_AVX512VL 1 &quot;nonimmediate_operand&quot; &quot;%v&quot;)
<span class="lineNum">   11035 </span>            :           (match_operand:VI48_AVX512VL 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;)))]
<span class="lineNum">   11036 </span><span class="lineCov">       5060 :   &quot;TARGET_AVX512F &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">   11037 </span><span class="lineNoCov">          0 :   &quot;vp&lt;maxmin_int&gt;&lt;ssemodesuffix&gt;\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   11038 </span>            :   [(set_attr &quot;type&quot; &quot;sseiadd&quot;)
<span class="lineNum">   11039 </span>            :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)
<span class="lineNum">   11040 </span><span class="lineCov">       2483 :    (set_attr &quot;prefix&quot; &quot;maybe_evex&quot;)</span>
<span class="lineNum">   11041 </span><span class="lineCov">       3531 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   11042 </span><span class="lineCov">        946 : </span>
<span class="lineNum">   11043 </span><span class="lineCov">       2360 : (define_insn &quot;&lt;mask_codefor&gt;&lt;code&gt;&lt;mode&gt;3&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   11044 </span>            :   [(set (match_operand:VI12_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   11045 </span>            :         (maxmin:VI12_AVX512VL
<span class="lineNum">   11046 </span>            :           (match_operand:VI12_AVX512VL 1 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">   11047 </span>            :           (match_operand:VI12_AVX512VL 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;)))]
<span class="lineNum">   11048 </span><span class="lineCov">        144 :   &quot;TARGET_AVX512BW&quot;</span>
<span class="lineNum">   11049 </span><span class="lineNoCov">          0 :   &quot;vp&lt;maxmin_int&gt;&lt;ssemodesuffix&gt;\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   11050 </span>            :   [(set_attr &quot;type&quot; &quot;sseiadd&quot;)
<span class="lineNum">   11051 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">   11052 </span><span class="lineCov">       9050 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   11053 </span><span class="lineCov">       4525 : </span>
<span class="lineNum">   11054 </span><span class="lineCov">       7030 : (define_expand &quot;&lt;code&gt;&lt;mode&gt;3&quot;</span>
<span class="lineNum">   11055 </span><span class="lineCov">      10077 :   [(set (match_operand:VI8_AVX2_AVX512F 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   11056 </span>            :         (maxmin:VI8_AVX2_AVX512F
<span class="lineNum">   11057 </span>            :           (match_operand:VI8_AVX2_AVX512F 1 &quot;register_operand&quot;)
<span class="lineNum">   11058 </span>            :           (match_operand:VI8_AVX2_AVX512F 2 &quot;register_operand&quot;)))]
<span class="lineNum">   11059 </span><span class="lineCov">       5215 :   &quot;TARGET_SSE4_2&quot;</span>
<span class="lineNum">   11060 </span><span class="lineCov">       5215 : {</span>
<span class="lineNum">   11061 </span><span class="lineCov">       5215 :   if (TARGET_AVX512F</span>
<span class="lineNum">   11062 </span><span class="lineCov">       5215 :       &amp;&amp; (&lt;MODE&gt;mode == V8DImode || TARGET_AVX512VL))</span>
<span class="lineNum">   11063 </span><span class="lineCov">       5215 :     ix86_fixup_binary_operands_no_copy (&lt;CODE&gt;, &lt;MODE&gt;mode, operands);</span>
<span class="lineNum">   11064 </span><span class="lineCov">       5215 :   else </span>
<span class="lineNum">   11065 </span><span class="lineCov">       5215 :     {</span>
<span class="lineNum">   11066 </span><span class="lineCov">       5215 :       enum rtx_code code;</span>
<span class="lineNum">   11067 </span><span class="lineCov">       5215 :       rtx xops[6];</span>
<span class="lineNum">   11068 </span><span class="lineCov">       5215 :       bool ok;</span>
<span class="lineNum">   11069 </span>            : 
<span class="lineNum">   11070 </span><span class="lineCov">       5215 : </span>
<span class="lineNum">   11071 </span>            :       xops[0] = operands[0];
<span class="lineNum">   11072 </span>            : 
<span class="lineNum">   11073 </span>            :       if (&lt;CODE&gt; == SMAX || &lt;CODE&gt; == UMAX)
<span class="lineNum">   11074 </span><span class="lineCov">       5215 :         {</span>
<span class="lineNum">   11075 </span>            :           xops[1] = operands[1];
<span class="lineNum">   11076 </span><span class="lineCov">       5215 :           xops[2] = operands[2];</span>
<span class="lineNum">   11077 </span><span class="lineCov">       5215 :         }</span>
<span class="lineNum">   11078 </span><span class="lineCov">       5215 :       else</span>
<span class="lineNum">   11079 </span>            :         {
<span class="lineNum">   11080 </span>            :           xops[1] = operands[2];
<span class="lineNum">   11081 </span>            :           xops[2] = operands[1];
<span class="lineNum">   11082 </span>            :         }
<span class="lineNum">   11083 </span><span class="lineCov">       4538 : </span>
<span class="lineNum">   11084 </span>            :       code = (&lt;CODE&gt; == UMAX || &lt;CODE&gt; == UMIN) ? GTU : GT;
<span class="lineNum">   11085 </span>            : 
<span class="lineNum">   11086 </span>            :       xops[3] = gen_rtx_fmt_ee (code, VOIDmode, operands[1], operands[2]);
<span class="lineNum">   11087 </span><span class="lineCov">       4538 :       xops[4] = operands[1];</span>
<span class="lineNum">   11088 </span><span class="lineCov">         13 :       xops[5] = operands[2];</span>
<span class="lineNum">   11089 </span><span class="lineCov">       4538 : </span>
<span class="lineNum">   11090 </span><span class="lineCov">       4525 :       ok = ix86_expand_int_vcond (xops);</span>
<span class="lineNum">   11091 </span><span class="lineCov">       4538 :       gcc_assert (ok);</span>
<span class="lineNum">   11092 </span><span class="lineCov">       4538 :       DONE;</span>
<span class="lineNum">   11093 </span><span class="lineCov">       4538 :     }</span>
<span class="lineNum">   11094 </span><span class="lineCov">       4525 : })</span>
<span class="lineNum">   11095 </span><span class="lineCov">       4525 : </span>
<span class="lineNum">   11096 </span>            : (define_expand &quot;&lt;code&gt;&lt;mode&gt;3&quot;
<span class="lineNum">   11097 </span>            :   [(set (match_operand:VI124_128 0 &quot;register_operand&quot;)
<span class="lineNum">   11098 </span>            :         (smaxmin:VI124_128
<span class="lineNum">   11099 </span>            :           (match_operand:VI124_128 1 &quot;vector_operand&quot;)
<span class="lineNum">   11100 </span>            :           (match_operand:VI124_128 2 &quot;vector_operand&quot;)))]
<span class="lineNum">   11101 </span>            :   &quot;TARGET_SSE2&quot;
<span class="lineNum">   11102 </span>            : {
<span class="lineNum">   11103 </span>            :   if (TARGET_SSE4_1 || &lt;MODE&gt;mode == V8HImode)
<span class="lineNum">   11104 </span>            :     ix86_fixup_binary_operands_no_copy (&lt;CODE&gt;, &lt;MODE&gt;mode, operands);
<span class="lineNum">   11105 </span>            :   else
<span class="lineNum">   11106 </span>            :     {
<span class="lineNum">   11107 </span>            :       rtx xops[6];
<span class="lineNum">   11108 </span>            :       bool ok;
<span class="lineNum">   11109 </span>            : 
<span class="lineNum">   11110 </span>            :       xops[0] = operands[0];
<span class="lineNum">   11111 </span>            :       operands[1] = force_reg (&lt;MODE&gt;mode, operands[1]);
<span class="lineNum">   11112 </span>            :       operands[2] = force_reg (&lt;MODE&gt;mode, operands[2]);
<span class="lineNum">   11113 </span>            : 
<span class="lineNum">   11114 </span>            :       if (&lt;CODE&gt; == SMAX)
<span class="lineNum">   11115 </span>            :         {
<span class="lineNum">   11116 </span>            :           xops[1] = operands[1];
<span class="lineNum">   11117 </span>            :           xops[2] = operands[2];
<span class="lineNum">   11118 </span>            :         }
<span class="lineNum">   11119 </span>            :       else
<span class="lineNum">   11120 </span>            :         {
<span class="lineNum">   11121 </span>            :           xops[1] = operands[2];
<span class="lineNum">   11122 </span>            :           xops[2] = operands[1];
<span class="lineNum">   11123 </span>            :         }
<span class="lineNum">   11124 </span>            : 
<span class="lineNum">   11125 </span>            :       xops[3] = gen_rtx_GT (VOIDmode, operands[1], operands[2]);
<span class="lineNum">   11126 </span><span class="lineCov">         13 :       xops[4] = operands[1];</span>
<span class="lineNum">   11127 </span>            :       xops[5] = operands[2];
<span class="lineNum">   11128 </span>            : 
<span class="lineNum">   11129 </span><span class="lineCov">        271 :       ok = ix86_expand_int_vcond (xops);</span>
<span class="lineNum">   11130 </span><span class="lineCov">        271 :       gcc_assert (ok);</span>
<span class="lineNum">   11131 </span><span class="lineCov">        271 :       DONE;</span>
<span class="lineNum">   11132 </span><span class="lineCov">        271 :     }</span>
<span class="lineNum">   11133 </span><span class="lineCov">        271 : })</span>
<span class="lineNum">   11134 </span><span class="lineCov">        271 : </span>
<span class="lineNum">   11135 </span>            : (define_insn &quot;*sse4_1_&lt;code&gt;&lt;mode&gt;3&lt;mask_name&gt;&quot;
<span class="lineNum">   11136 </span><span class="lineCov">        271 :   [(set (match_operand:VI14_128 0 &quot;register_operand&quot; &quot;=Yr,*x,v&quot;)</span>
<span class="lineNum">   11137 </span>            :         (smaxmin:VI14_128
<span class="lineNum">   11138 </span>            :           (match_operand:VI14_128 1 &quot;vector_operand&quot; &quot;%0,0,v&quot;)
<span class="lineNum">   11139 </span>            :           (match_operand:VI14_128 2 &quot;vector_operand&quot; &quot;YrBm,*xBm,vm&quot;)))]
<span class="lineNum">   11140 </span><span class="lineCov">        561 :   &quot;TARGET_SSE4_1</span>
<span class="lineNum">   11141 </span><span class="lineCov">        271 :    &amp;&amp; &lt;mask_mode512bit_condition&gt;</span>
<span class="lineNum">   11142 </span><span class="lineCov">        553 :    &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">   11143 </span><span class="lineCov">        259 :   &quot;@</span>
<span class="lineNum">   11144 </span>            :    p&lt;maxmin_int&gt;&lt;ssemodesuffix&gt;\t{%2, %0|%0, %2}
<span class="lineNum">   11145 </span>            :    p&lt;maxmin_int&gt;&lt;ssemodesuffix&gt;\t{%2, %0|%0, %2}
<span class="lineNum">   11146 </span><span class="lineCov">       1210 :    vp&lt;maxmin_int&gt;&lt;ssemodesuffix&gt;\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   11147 </span><span class="lineCov">       2154 :   [(set_attr &quot;isa&quot; &quot;noavx,noavx,avx&quot;)</span>
<span class="lineNum">   11148 </span>            :    (set_attr &quot;type&quot; &quot;sseiadd&quot;)
<span class="lineNum">   11149 </span><span class="lineCov">       1104 :    (set_attr &quot;prefix_extra&quot; &quot;1,1,*&quot;)</span>
<span class="lineNum">   11150 </span>            :    (set_attr &quot;prefix&quot; &quot;orig,orig,vex&quot;)
<span class="lineNum">   11151 </span><span class="lineCov">        258 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   11152 </span><span class="lineCov">        258 : </span>
<span class="lineNum">   11153 </span><span class="lineCov">       1398 : (define_insn &quot;*&lt;code&gt;v8hi3&quot;</span>
<span class="lineNum">   11154 </span><span class="lineCov">         36 :   [(set (match_operand:V8HI 0 &quot;register_operand&quot; &quot;=x,x,v&quot;)</span>
<span class="lineNum">   11155 </span><span class="lineCov">       1398 :         (smaxmin:V8HI</span>
<span class="lineNum">   11156 </span><span class="lineCov">       1398 :           (match_operand:V8HI 1 &quot;vector_operand&quot; &quot;%0,x,v&quot;)</span>
<span class="lineNum">   11157 </span><span class="lineCov">        258 :           (match_operand:V8HI 2 &quot;vector_operand&quot; &quot;xBm,xm,vm&quot;)))]</span>
<span class="lineNum">   11158 </span><span class="lineCov">       1695 :   &quot;TARGET_SSE2 &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">   11159 </span><span class="lineCov">       1666 :   &quot;@</span>
<span class="lineNum">   11160 </span><span class="lineCov">       1140 :    p&lt;maxmin_int&gt;w\t{%2, %0|%0, %2}</span>
<span class="lineNum">   11161 </span><span class="lineCov">         36 :    vp&lt;maxmin_int&gt;w\t{%2, %1, %0|%0, %1, %2}</span>
<span class="lineNum">   11162 </span>            :    vp&lt;maxmin_int&gt;w\t{%2, %1, %0|%0, %1, %2}&quot;
<span class="lineNum">   11163 </span><span class="lineCov">       1104 :   [(set_attr &quot;isa&quot; &quot;noavx,avx,avx512bw&quot;)</span>
<span class="lineNum">   11164 </span>            :    (set_attr &quot;type&quot; &quot;sseiadd&quot;)
<span class="lineNum">   11165 </span>            :    (set_attr &quot;prefix_data16&quot; &quot;1,*,*&quot;)
<a name="11166"><span class="lineNum">   11166 </span>            :    (set_attr &quot;prefix_extra&quot; &quot;*,1,1&quot;)</a>
<span class="lineNum">   11167 </span>            :    (set_attr &quot;prefix&quot; &quot;orig,vex,evex&quot;)
<span class="lineNum">   11168 </span><span class="lineCov">     604557 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   11169 </span>            : 
<span class="lineNum">   11170 </span><span class="lineCov">       1104 : (define_expand &quot;&lt;code&gt;&lt;mode&gt;3&quot;</span>
<span class="lineNum">   11171 </span><span class="lineCov">       1104 :   [(set (match_operand:VI124_128 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   11172 </span><span class="lineCov">     605661 :         (umaxmin:VI124_128</span>
<span class="lineNum">   11173 </span><span class="lineCov">     604557 :           (match_operand:VI124_128 1 &quot;vector_operand&quot;)</span>
<span class="lineNum">   11174 </span><span class="lineCov">      19279 :           (match_operand:VI124_128 2 &quot;vector_operand&quot;)))]</span>
<span class="lineNum">   11175 </span><span class="lineCov">     585278 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">   11176 </span><span class="lineCov">     585278 : {</span>
<span class="lineNum">   11177 </span><span class="lineCov">       1068 :   if (TARGET_SSE4_1 || &lt;MODE&gt;mode == V16QImode)</span>
<span class="lineNum">   11178 </span><span class="lineCov">     585278 :     ix86_fixup_binary_operands_no_copy (&lt;CODE&gt;, &lt;MODE&gt;mode, operands);</span>
<span class="lineNum">   11179 </span><span class="lineCov">     585278 :   else if (&lt;CODE&gt; == UMAX &amp;&amp; &lt;MODE&gt;mode == V8HImode)</span>
<span class="lineNum">   11180 </span><span class="lineCov">         36 :     {</span>
<span class="lineNum">   11181 </span><span class="lineCov">     232602 :       rtx op0 = operands[0], op2 = operands[2], op3 = op0;</span>
<span class="lineNum">   11182 </span><span class="lineCov">     232566 :       operands[1] = force_reg (&lt;MODE&gt;mode, operands[1]);</span>
<span class="lineNum">   11183 </span><span class="lineCov">     232568 :       if (rtx_equal_p (op3, op2))</span>
<span class="lineNum">   11184 </span><span class="lineCov">     233634 :         op3 = gen_reg_rtx (V8HImode);</span>
<span class="lineNum">   11185 </span><span class="lineCov">     233634 :       emit_insn (gen_sse2_ussubv8hi3 (op3, operands[1], op2));</span>
<span class="lineNum">   11186 </span><span class="lineCov">     233668 :       emit_insn (gen_addv8hi3 (op0, op3, op2));</span>
<span class="lineNum">   11187 </span><span class="lineCov">     232566 :       DONE;</span>
<span class="lineNum">   11188 </span><span class="lineCov">       1102 :     }</span>
<span class="lineNum">   11189 </span><span class="lineCov">       2792 :   else</span>
<span class="lineNum">   11190 </span><span class="lineCov">       2792 :     {</span>
<span class="lineNum">   11191 </span><span class="lineCov">       4400 :       rtx xops[6];</span>
<span class="lineNum">   11192 </span>            :       bool ok;
<span class="lineNum">   11193 </span><span class="lineCov">         34 : </span>
<span class="lineNum">   11194 </span>            :       operands[1] = force_reg (&lt;MODE&gt;mode, operands[1]);
<span class="lineNum">   11195 </span><span class="lineCov">         22 :       operands[2] = force_reg (&lt;MODE&gt;mode, operands[2]);</span>
<span class="lineNum">   11196 </span><span class="lineCov">         22 : </span>
<span class="lineNum">   11197 </span>            :       xops[0] = operands[0];
<span class="lineNum">   11198 </span>            : 
<span class="lineNum">   11199 </span>            :       if (&lt;CODE&gt; == UMAX)
<span class="lineNum">   11200 </span><span class="lineCov">         12 :         {</span>
<span class="lineNum">   11201 </span><span class="lineCov">         12 :           xops[1] = operands[1];</span>
<span class="lineNum">   11202 </span>            :           xops[2] = operands[2];
<span class="lineNum">   11203 </span>            :         }
<span class="lineNum">   11204 </span><span class="lineCov">         34 :       else</span>
<span class="lineNum">   11205 </span>            :         {
<span class="lineNum">   11206 </span><span class="lineCov">         34 :           xops[1] = operands[2];</span>
<span class="lineNum">   11207 </span><span class="lineCov">         34 :           xops[2] = operands[1];</span>
<span class="lineNum">   11208 </span><span class="lineCov">         34 :         }</span>
<span class="lineNum">   11209 </span>            : 
<span class="lineNum">   11210 </span><span class="lineCov">         34 :       xops[3] = gen_rtx_GTU (VOIDmode, operands[1], operands[2]);</span>
<span class="lineNum">   11211 </span><span class="lineCov">         34 :       xops[4] = operands[1];</span>
<span class="lineNum">   11212 </span><span class="lineCov">         68 :       xops[5] = operands[2];</span>
<span class="lineNum">   11213 </span>            : 
<span class="lineNum">   11214 </span>            :       ok = ix86_expand_int_vcond (xops);
<span class="lineNum">   11215 </span>            :       gcc_assert (ok);
<span class="lineNum">   11216 </span>            :       DONE;
<span class="lineNum">   11217 </span><span class="lineCov">          2 :     }</span>
<span class="lineNum">   11218 </span><span class="lineCov">          2 : })</span>
<span class="lineNum">   11219 </span><span class="lineCov">          2 : </span>
<span class="lineNum">   11220 </span><span class="lineCov">          2 : (define_insn &quot;*sse4_1_&lt;code&gt;&lt;mode&gt;3&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   11221 </span><span class="lineCov">          2 :   [(set (match_operand:VI24_128 0 &quot;register_operand&quot; &quot;=Yr,*x,v&quot;)</span>
<span class="lineNum">   11222 </span><span class="lineCov">        951 :         (umaxmin:VI24_128</span>
<span class="lineNum">   11223 </span><span class="lineCov">        949 :           (match_operand:VI24_128 1 &quot;vector_operand&quot; &quot;%0,0,v&quot;)</span>
<span class="lineNum">   11224 </span><span class="lineCov">        225 :           (match_operand:VI24_128 2 &quot;vector_operand&quot; &quot;YrBm,*xBm,vm&quot;)))]</span>
<span class="lineNum">   11225 </span><span class="lineCov">        498 :   &quot;TARGET_SSE4_1</span>
<span class="lineNum">   11226 </span><span class="lineNoCov">          0 :    &amp;&amp; &lt;mask_mode512bit_condition&gt;</span>
<span class="lineNum">   11227 </span><span class="lineCov">       1079 :    &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">   11228 </span><span class="lineCov">        408 :   &quot;@</span>
<span class="lineNum">   11229 </span><span class="lineCov">          2 :    p&lt;maxmin_int&gt;&lt;ssemodesuffix&gt;\t{%2, %0|%0, %2}</span>
<span class="lineNum">   11230 </span><span class="lineCov">          2 :    p&lt;maxmin_int&gt;&lt;ssemodesuffix&gt;\t{%2, %0|%0, %2}</span>
<span class="lineNum">   11231 </span><span class="lineCov">       1553 :    vp&lt;maxmin_int&gt;&lt;ssemodesuffix&gt;\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   11232 </span><span class="lineCov">       2203 :   [(set_attr &quot;isa&quot; &quot;noavx,noavx,avx&quot;)</span>
<span class="lineNum">   11233 </span>            :    (set_attr &quot;type&quot; &quot;sseiadd&quot;)
<span class="lineNum">   11234 </span><span class="lineCov">        584 :    (set_attr &quot;prefix_extra&quot; &quot;1,1,*&quot;)</span>
<a name="11235"><span class="lineNum">   11235 </span><span class="lineCov">        105 :    (set_attr &quot;prefix&quot; &quot;orig,orig,vex&quot;)</span></a>
<span class="lineNum">   11236 </span><span class="lineCov">        266 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   11237 </span><span class="lineCov">      21099 : </span>
<span class="lineNum">   11238 </span>            : (define_insn &quot;*&lt;code&gt;v16qi3&quot;
<span class="lineNum">   11239 </span><span class="lineCov">        105 :   [(set (match_operand:V16QI 0 &quot;register_operand&quot; &quot;=x,x,v&quot;)</span>
<span class="lineNum">   11240 </span><span class="lineCov">        105 :         (umaxmin:V16QI</span>
<span class="lineNum">   11241 </span><span class="lineCov">      21256 :           (match_operand:V16QI 1 &quot;vector_operand&quot; &quot;%0,x,v&quot;)</span>
<span class="lineNum">   11242 </span><span class="lineCov">      21256 :           (match_operand:V16QI 2 &quot;vector_operand&quot; &quot;xBm,xm,vm&quot;)))]</span>
<span class="lineNum">   11243 </span><span class="lineCov">      15026 :   &quot;TARGET_SSE2 &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">   11244 </span><span class="lineCov">        797 :   &quot;@</span>
<span class="lineNum">   11245 </span><span class="lineCov">       2835 :    p&lt;maxmin_int&gt;b\t{%2, %0|%0, %2}</span>
<span class="lineNum">   11246 </span><span class="lineCov">        610 :    vp&lt;maxmin_int&gt;b\t{%2, %1, %0|%0, %1, %2}</span>
<span class="lineNum">   11247 </span><span class="lineCov">        610 :    vp&lt;maxmin_int&gt;b\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   11248 </span><span class="lineCov">       1438 :   [(set_attr &quot;isa&quot; &quot;noavx,avx,avx512bw&quot;)</span>
<span class="lineNum">   11249 </span><span class="lineCov">       4019 :    (set_attr &quot;type&quot; &quot;sseiadd&quot;)</span>
<span class="lineNum">   11250 </span><span class="lineCov">       4019 :    (set_attr &quot;prefix_data16&quot; &quot;1,*,*&quot;)</span>
<span class="lineNum">   11251 </span><span class="lineCov">       2172 :    (set_attr &quot;prefix_extra&quot; &quot;*,1,1&quot;)</span>
<span class="lineNum">   11252 </span><span class="lineCov">       1106 :    (set_attr &quot;prefix&quot; &quot;orig,vex,evex&quot;)</span>
<span class="lineNum">   11253 </span><span class="lineCov">        204 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   11254 </span><span class="lineCov">       1004 : </span>
<a name="11255"><span class="lineNum">   11255 </span>            : ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</a>
<span class="lineNum">   11256 </span><span class="lineCov">        372 : ;;</span>
<span class="lineNum">   11257 </span><span class="lineCov">        388 : ;; Parallel integral comparisons</span>
<span class="lineNum">   11258 </span><span class="lineCov">        370 : ;;</span>
<span class="lineNum">   11259 </span><span class="lineCov">        370 : ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span>
<span class="lineNum">   11260 </span><span class="lineCov">        377 : </span>
<span class="lineNum">   11261 </span><span class="lineCov">        365 : (define_expand &quot;avx2_eq&lt;mode&gt;3&quot;</span>
<span class="lineNum">   11262 </span>            :   [(set (match_operand:VI_256 0 &quot;register_operand&quot;)
<span class="lineNum">   11263 </span><span class="lineCov">        365 :         (eq:VI_256</span>
<span class="lineNum">   11264 </span>            :           (match_operand:VI_256 1 &quot;nonimmediate_operand&quot;)
<span class="lineNum">   11265 </span>            :           (match_operand:VI_256 2 &quot;nonimmediate_operand&quot;)))]
<span class="lineNum">   11266 </span>            :   &quot;TARGET_AVX2&quot;
<span class="lineNum">   11267 </span><span class="lineCov">        365 :   &quot;ix86_fixup_binary_operands_no_copy (EQ, &lt;MODE&gt;mode, operands);&quot;)</span>
<span class="lineNum">   11268 </span><span class="lineCov">        142 : </span>
<span class="lineNum">   11269 </span><span class="lineCov">        223 : (define_insn &quot;*avx2_eq&lt;mode&gt;3&quot;</span>
<span class="lineNum">   11270 </span>            :   [(set (match_operand:VI_256 0 &quot;register_operand&quot; &quot;=x&quot;)
<span class="lineNum">   11271 </span>            :         (eq:VI_256
<span class="lineNum">   11272 </span>            :           (match_operand:VI_256 1 &quot;nonimmediate_operand&quot; &quot;%x&quot;)
<span class="lineNum">   11273 </span>            :           (match_operand:VI_256 2 &quot;nonimmediate_operand&quot; &quot;xm&quot;)))]
<span class="lineNum">   11274 </span><span class="lineCov">       1087 :   &quot;TARGET_AVX2 &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">   11275 </span><span class="lineCov">       2381 :   &quot;vpcmpeq&lt;ssemodesuffix&gt;\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   11276 </span>            :   [(set_attr &quot;type&quot; &quot;ssecmp&quot;)
<span class="lineNum">   11277 </span>            :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)
<span class="lineNum">   11278 </span><span class="lineCov">       6163 :    (set_attr &quot;prefix&quot; &quot;vex&quot;)</span>
<span class="lineNum">   11279 </span><span class="lineCov">       6163 :    (set_attr &quot;mode&quot; &quot;OI&quot;)])</span>
<span class="lineNum">   11280 </span><span class="lineCov">       6163 : </span>
<span class="lineNum">   11281 </span><span class="lineCov">        965 : (define_expand &quot;&lt;avx512&gt;_eq&lt;mode&gt;3&lt;mask_scalar_merge_name&gt;&quot;</span>
<span class="lineNum">   11282 </span><span class="lineCov">        965 :   [(set (match_operand:&lt;avx512fmaskmode&gt; 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   11283 </span><span class="lineCov">        965 :         (unspec:&lt;avx512fmaskmode&gt;</span>
<span class="lineNum">   11284 </span><span class="lineCov">        880 :           [(match_operand:VI12_AVX512VL 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   11285 </span>            :            (match_operand:VI12_AVX512VL 2 &quot;nonimmediate_operand&quot;)]
<span class="lineNum">   11286 </span>            :           UNSPEC_MASKED_EQ))]
<span class="lineNum">   11287 </span>            :   &quot;TARGET_AVX512BW&quot;
<span class="lineNum">   11288 </span>            :   &quot;ix86_fixup_binary_operands_no_copy (EQ, &lt;MODE&gt;mode, operands);&quot;)
<span class="lineNum">   11289 </span>            : 
<span class="lineNum">   11290 </span>            : (define_expand &quot;&lt;avx512&gt;_eq&lt;mode&gt;3&lt;mask_scalar_merge_name&gt;&quot;
<span class="lineNum">   11291 </span>            :   [(set (match_operand:&lt;avx512fmaskmode&gt; 0 &quot;register_operand&quot;)
<span class="lineNum">   11292 </span>            :         (unspec:&lt;avx512fmaskmode&gt;
<span class="lineNum">   11293 </span>            :           [(match_operand:VI48_AVX512VL 1 &quot;nonimmediate_operand&quot;)
<span class="lineNum">   11294 </span>            :            (match_operand:VI48_AVX512VL 2 &quot;nonimmediate_operand&quot;)]
<span class="lineNum">   11295 </span>            :           UNSPEC_MASKED_EQ))]
<span class="lineNum">   11296 </span><span class="lineCov">        640 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   11297 </span><span class="lineCov">        640 :   &quot;ix86_fixup_binary_operands_no_copy (EQ, &lt;MODE&gt;mode, operands);&quot;)</span>
<span class="lineNum">   11298 </span><span class="lineCov">        348 : </span>
<span class="lineNum">   11299 </span><span class="lineCov">        205 : (define_insn &quot;&lt;avx512&gt;_eq&lt;mode&gt;3&lt;mask_scalar_merge_name&gt;_1&quot;</span>
<span class="lineNum">   11300 </span>            :   [(set (match_operand:&lt;avx512fmaskmode&gt; 0 &quot;register_operand&quot; &quot;=Yk,Yk&quot;)
<span class="lineNum">   11301 </span><span class="lineCov">         52 :         (unspec:&lt;avx512fmaskmode&gt;</span>
<span class="lineNum">   11302 </span><span class="lineCov">         52 :           [(match_operand:VI12_AVX512VL 1 &quot;vector_move_operand&quot; &quot;%v,v&quot;)</span>
<span class="lineNum">   11303 </span><span class="lineCov">         52 :            (match_operand:VI12_AVX512VL 2 &quot;vector_move_operand&quot; &quot;vm,C&quot;)]</span>
<span class="lineNum">   11304 </span><span class="lineNoCov">          0 :           UNSPEC_MASKED_EQ))]</span>
<span class="lineNum">   11305 </span><span class="lineCov">        554 :   &quot;TARGET_AVX512BW &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">   11306 </span><span class="lineCov">         69 :   &quot;@</span>
<span class="lineNum">   11307 </span><span class="lineCov">        257 :    vpcmpeq&lt;ssemodesuffix&gt;\t{%2, %1, %0&lt;mask_scalar_merge_operand3&gt;|%0&lt;mask_scalar_merge_operand3&gt;, %1, %2}</span>
<span class="lineNum">   11308 </span>            :    vptestnm&lt;ssemodesuffix&gt;\t{%1, %1, %0&lt;mask_scalar_merge_operand3&gt;|%0&lt;mask_scalar_merge_operand3&gt;, %1, %1}&quot;
<span class="lineNum">   11309 </span><span class="lineCov">        217 :   [(set_attr &quot;type&quot; &quot;ssecmp&quot;)</span>
<span class="lineNum">   11310 </span><span class="lineCov">        217 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   11311 </span><span class="lineCov">        220 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   11312 </span><span class="lineCov">        255 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   11313 </span><span class="lineCov">         65 : </span>
<span class="lineNum">   11314 </span><span class="lineCov">        204 : (define_insn &quot;&lt;avx512&gt;_eq&lt;mode&gt;3&lt;mask_scalar_merge_name&gt;_1&quot;</span>
<span class="lineNum">   11315 </span><span class="lineCov">        204 :   [(set (match_operand:&lt;avx512fmaskmode&gt; 0 &quot;register_operand&quot; &quot;=Yk,Yk&quot;)</span>
<span class="lineNum">   11316 </span><span class="lineCov">         79 :         (unspec:&lt;avx512fmaskmode&gt;</span>
<span class="lineNum">   11317 </span><span class="lineCov">        283 :           [(match_operand:VI48_AVX512VL 1 &quot;vector_move_operand&quot; &quot;%v,v&quot;)</span>
<span class="lineNum">   11318 </span><span class="lineCov">        495 :            (match_operand:VI48_AVX512VL 2 &quot;vector_move_operand&quot; &quot;vm,C&quot;)]</span>
<span class="lineNum">   11319 </span><span class="lineCov">        685 :           UNSPEC_MASKED_EQ))]</span>
<span class="lineNum">   11320 </span><span class="lineCov">       1141 :   &quot;TARGET_AVX512F &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">   11321 </span><span class="lineCov">        155 :   &quot;@</span>
<span class="lineNum">   11322 </span><span class="lineCov">        113 :    vpcmpeq&lt;ssemodesuffix&gt;\t{%2, %1, %0&lt;mask_scalar_merge_operand3&gt;|%0&lt;mask_scalar_merge_operand3&gt;, %1, %2}</span>
<span class="lineNum">   11323 </span><span class="lineCov">        142 :    vptestnm&lt;ssemodesuffix&gt;\t{%1, %1, %0&lt;mask_scalar_merge_operand3&gt;|%0&lt;mask_scalar_merge_operand3&gt;, %1, %1}&quot;</span>
<span class="lineNum">   11324 </span><span class="lineCov">        113 :   [(set_attr &quot;type&quot; &quot;ssecmp&quot;)</span>
<span class="lineNum">   11325 </span><span class="lineCov">        113 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   11326 </span><span class="lineCov">        221 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   11327 </span><span class="lineCov">        379 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   11328 </span><span class="lineCov">        379 : </span>
<span class="lineNum">   11329 </span><span class="lineCov">        379 : (define_insn &quot;*sse4_1_eqv2di3&quot;</span>
<span class="lineNum">   11330 </span><span class="lineCov">        153 :   [(set (match_operand:V2DI 0 &quot;register_operand&quot; &quot;=Yr,*x,x&quot;)</span>
<span class="lineNum">   11331 </span><span class="lineCov">        210 :         (eq:V2DI</span>
<span class="lineNum">   11332 </span><span class="lineCov">        210 :           (match_operand:V2DI 1 &quot;vector_operand&quot; &quot;%0,0,x&quot;)</span>
<span class="lineNum">   11333 </span><span class="lineCov">         57 :           (match_operand:V2DI 2 &quot;vector_operand&quot; &quot;YrBm,*xBm,xm&quot;)))]</span>
<span class="lineNum">   11334 </span><span class="lineCov">        810 :   &quot;TARGET_SSE4_1 &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">   11335 </span><span class="lineCov">       1540 :   &quot;@</span>
<span class="lineNum">   11336 </span><span class="lineCov">        306 :    pcmpeqq\t{%2, %0|%0, %2}</span>
<span class="lineNum">   11337 </span>            :    pcmpeqq\t{%2, %0|%0, %2}
<span class="lineNum">   11338 </span><span class="lineCov">       3597 :    vpcmpeqq\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   11339 </span><span class="lineCov">       3597 :   [(set_attr &quot;isa&quot; &quot;noavx,noavx,avx&quot;)</span>
<span class="lineNum">   11340 </span><span class="lineCov">       3597 :    (set_attr &quot;type&quot; &quot;ssecmp&quot;)</span>
<span class="lineNum">   11341 </span><span class="lineCov">        435 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   11342 </span><span class="lineCov">        435 :    (set_attr &quot;prefix&quot; &quot;orig,orig,vex&quot;)</span>
<span class="lineNum">   11343 </span><span class="lineCov">        435 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   11344 </span><span class="lineCov">        435 : </span>
<span class="lineNum">   11345 </span><span class="lineCov">        435 : (define_insn &quot;*sse2_eq&lt;mode&gt;3&quot;</span>
<span class="lineNum">   11346 </span><span class="lineCov">        435 :   [(set (match_operand:VI124_128 0 &quot;register_operand&quot; &quot;=x,x&quot;)</span>
<span class="lineNum">   11347 </span>            :         (eq:VI124_128
<span class="lineNum">   11348 </span><span class="lineCov">        435 :           (match_operand:VI124_128 1 &quot;vector_operand&quot; &quot;%0,x&quot;)</span>
<span class="lineNum">   11349 </span>            :           (match_operand:VI124_128 2 &quot;vector_operand&quot; &quot;xBm,xm&quot;)))]
<span class="lineNum">   11350 </span><span class="lineCov">       1042 :   &quot;TARGET_SSE2 &amp;&amp; !TARGET_XOP</span>
<span class="lineNum">   11351 </span><span class="lineCov">       1423 :    &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">   11352 </span><span class="lineCov">      13856 :   &quot;@</span>
<span class="lineNum">   11353 </span><span class="lineCov">        172 :    pcmpeq&lt;ssemodesuffix&gt;\t{%2, %0|%0, %2}</span>
<span class="lineNum">   11354 </span><span class="lineCov">        263 :    vpcmpeq&lt;ssemodesuffix&gt;\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   11355 </span><span class="lineCov">      15568 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<span class="lineNum">   11356 </span><span class="lineCov">      15568 :    (set_attr &quot;type&quot; &quot;ssecmp&quot;)</span>
<span class="lineNum">   11357 </span><span class="lineCov">      15568 :    (set_attr &quot;prefix_data16&quot; &quot;1,*&quot;)</span>
<span class="lineNum">   11358 </span>            :    (set_attr &quot;prefix&quot; &quot;orig,vex&quot;)
<span class="lineNum">   11359 </span><span class="lineCov">      89989 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   11360 </span><span class="lineCov">      89434 : </span>
<span class="lineNum">   11361 </span>            : (define_expand &quot;sse2_eq&lt;mode&gt;3&quot;
<span class="lineNum">   11362 </span><span class="lineCov">        531 :   [(set (match_operand:VI124_128 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   11363 </span><span class="lineCov">       1086 :         (eq:VI124_128</span>
<span class="lineNum">   11364 </span><span class="lineCov">       1086 :           (match_operand:VI124_128 1 &quot;vector_operand&quot;)</span>
<span class="lineNum">   11365 </span><span class="lineCov">        555 :           (match_operand:VI124_128 2 &quot;vector_operand&quot;)))]</span>
<span class="lineNum">   11366 </span><span class="lineCov">        555 :   &quot;TARGET_SSE2 &amp;&amp; !TARGET_XOP &quot;</span>
<span class="lineNum">   11367 </span><span class="lineCov">        555 :   &quot;ix86_fixup_binary_operands_no_copy (EQ, &lt;MODE&gt;mode, operands);&quot;)</span>
<span class="lineNum">   11368 </span><span class="lineCov">        555 : </span>
<span class="lineNum">   11369 </span><span class="lineCov">        555 : (define_expand &quot;sse4_1_eqv2di3&quot;</span>
<span class="lineNum">   11370 </span>            :   [(set (match_operand:V2DI 0 &quot;register_operand&quot;)
<span class="lineNum">   11371 </span>            :         (eq:V2DI
<span class="lineNum">   11372 </span>            :           (match_operand:V2DI 1 &quot;vector_operand&quot;)
<span class="lineNum">   11373 </span>            :           (match_operand:V2DI 2 &quot;vector_operand&quot;)))]
<span class="lineNum">   11374 </span>            :   &quot;TARGET_SSE4_1&quot;
<span class="lineNum">   11375 </span>            :   &quot;ix86_fixup_binary_operands_no_copy (EQ, V2DImode, operands);&quot;)
<span class="lineNum">   11376 </span>            : 
<span class="lineNum">   11377 </span>            : (define_insn &quot;sse4_2_gtv2di3&quot;
<span class="lineNum">   11378 </span>            :   [(set (match_operand:V2DI 0 &quot;register_operand&quot; &quot;=Yr,*x,x&quot;)
<span class="lineNum">   11379 </span>            :         (gt:V2DI
<span class="lineNum">   11380 </span>            :           (match_operand:V2DI 1 &quot;register_operand&quot; &quot;0,0,x&quot;)
<span class="lineNum">   11381 </span>            :           (match_operand:V2DI 2 &quot;vector_operand&quot; &quot;YrBm,*xBm,xm&quot;)))]
<span class="lineNum">   11382 </span><span class="lineCov">        334 :   &quot;TARGET_SSE4_2&quot;</span>
<span class="lineNum">   11383 </span><span class="lineCov">        197 :   &quot;@</span>
<span class="lineNum">   11384 </span>            :    pcmpgtq\t{%2, %0|%0, %2}
<span class="lineNum">   11385 </span>            :    pcmpgtq\t{%2, %0|%0, %2}
<span class="lineNum">   11386 </span><span class="lineCov">         16 :    vpcmpgtq\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   11387 </span><span class="lineCov">         16 :   [(set_attr &quot;isa&quot; &quot;noavx,noavx,avx&quot;)</span>
<span class="lineNum">   11388 </span><span class="lineCov">         16 :    (set_attr &quot;type&quot; &quot;ssecmp&quot;)</span>
<span class="lineNum">   11389 </span>            :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)
<span class="lineNum">   11390 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix&quot; &quot;orig,orig,vex&quot;)</span>
<span class="lineNum">   11391 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   11392 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   11393 </span><span class="lineNoCov">          0 : (define_insn &quot;avx2_gt&lt;mode&gt;3&quot;</span>
<a name="11394"><span class="lineNum">   11394 </span><span class="lineNoCov">          0 :   [(set (match_operand:VI_256 0 &quot;register_operand&quot; &quot;=x&quot;)</span></a>
<span class="lineNum">   11395 </span><span class="lineNoCov">          0 :         (gt:VI_256</span>
<span class="lineNum">   11396 </span>            :           (match_operand:VI_256 1 &quot;register_operand&quot; &quot;x&quot;)
<span class="lineNum">   11397 </span><span class="lineNoCov">          0 :           (match_operand:VI_256 2 &quot;nonimmediate_operand&quot; &quot;xm&quot;)))]</span>
<span class="lineNum">   11398 </span><span class="lineCov">         16 :   &quot;TARGET_AVX2&quot;</span>
<span class="lineNum">   11399 </span><span class="lineCov">         82 :   &quot;vpcmpgt&lt;ssemodesuffix&gt;\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   11400 </span>            :   [(set_attr &quot;type&quot; &quot;ssecmp&quot;)
<span class="lineNum">   11401 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   11402 </span><span class="lineCov">       7102 :    (set_attr &quot;prefix&quot; &quot;vex&quot;)</span>
<span class="lineNum">   11403 </span><span class="lineCov">       7102 :    (set_attr &quot;mode&quot; &quot;OI&quot;)])</span>
<span class="lineNum">   11404 </span><span class="lineCov">       7102 : </span>
<span class="lineNum">   11405 </span>            : (define_insn &quot;&lt;avx512&gt;_gt&lt;mode&gt;3&lt;mask_scalar_merge_name&gt;&quot;
<span class="lineNum">   11406 </span>            :   [(set (match_operand:&lt;avx512fmaskmode&gt; 0 &quot;register_operand&quot; &quot;=Yk&quot;)
<span class="lineNum">   11407 </span>            :         (unspec:&lt;avx512fmaskmode&gt;
<span class="lineNum">   11408 </span><span class="lineCov">        150 :           [(match_operand:VI48_AVX512VL 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   11409 </span>            :            (match_operand:VI48_AVX512VL 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;)] UNSPEC_MASKED_GT))]
<span class="lineNum">   11410 </span><span class="lineCov">         93 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   11411 </span><span class="lineCov">        186 :   &quot;vpcmpgt&lt;ssemodesuffix&gt;\t{%2, %1, %0&lt;mask_scalar_merge_operand3&gt;|%0&lt;mask_scalar_merge_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   11412 </span><span class="lineCov">        150 :   [(set_attr &quot;type&quot; &quot;ssecmp&quot;)</span>
<span class="lineNum">   11413 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   11414 </span><span class="lineCov">        199 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   11415 </span><span class="lineCov">        199 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   11416 </span><span class="lineCov">        193 : </span>
<span class="lineNum">   11417 </span><span class="lineCov">        398 : (define_insn &quot;&lt;avx512&gt;_gt&lt;mode&gt;3&lt;mask_scalar_merge_name&gt;&quot;</span>
<span class="lineNum">   11418 </span><span class="lineNoCov">          0 :   [(set (match_operand:&lt;avx512fmaskmode&gt; 0 &quot;register_operand&quot; &quot;=Yk&quot;)</span>
<span class="lineNum">   11419 </span>            :         (unspec:&lt;avx512fmaskmode&gt;
<span class="lineNum">   11420 </span><span class="lineCov">        150 :           [(match_operand:VI12_AVX512VL 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   11421 </span><span class="lineCov">        156 :            (match_operand:VI12_AVX512VL 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;)] UNSPEC_MASKED_GT))]</span>
<span class="lineNum">   11422 </span><span class="lineCov">        388 :   &quot;TARGET_AVX512BW&quot;</span>
<span class="lineNum">   11423 </span><span class="lineCov">        156 :   &quot;vpcmpgt&lt;ssemodesuffix&gt;\t{%2, %1, %0&lt;mask_scalar_merge_operand3&gt;|%0&lt;mask_scalar_merge_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   11424 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;ssecmp&quot;)</span>
<span class="lineNum">   11425 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   11426 </span><span class="lineCov">        231 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   11427 </span><span class="lineCov">         75 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   11428 </span><span class="lineCov">        150 : </span>
<span class="lineNum">   11429 </span><span class="lineCov">        306 : (define_insn &quot;sse2_gt&lt;mode&gt;3&quot;</span>
<span class="lineNum">   11430 </span><span class="lineCov">        673 :   [(set (match_operand:VI124_128 0 &quot;register_operand&quot; &quot;=x,x&quot;)</span>
<span class="lineNum">   11431 </span><span class="lineCov">        575 :         (gt:VI124_128</span>
<span class="lineNum">   11432 </span><span class="lineCov">         98 :           (match_operand:VI124_128 1 &quot;register_operand&quot; &quot;0,x&quot;)</span>
<span class="lineNum">   11433 </span><span class="lineCov">         98 :           (match_operand:VI124_128 2 &quot;vector_operand&quot; &quot;xBm,xm&quot;)))]</span>
<span class="lineNum">   11434 </span><span class="lineCov">         50 :   &quot;TARGET_SSE2 &amp;&amp; !TARGET_XOP&quot;</span>
<span class="lineNum">   11435 </span><span class="lineCov">      17902 :   &quot;@</span>
<span class="lineNum">   11436 </span><span class="lineCov">        200 :    pcmpgt&lt;ssemodesuffix&gt;\t{%2, %0|%0, %2}</span>
<span class="lineNum">   11437 </span><span class="lineCov">        306 :    vpcmpgt&lt;ssemodesuffix&gt;\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   11438 </span><span class="lineCov">      27365 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<span class="lineNum">   11439 </span><span class="lineCov">      27515 :    (set_attr &quot;type&quot; &quot;ssecmp&quot;)</span>
<span class="lineNum">   11440 </span><span class="lineCov">      27365 :    (set_attr &quot;prefix_data16&quot; &quot;1,*&quot;)</span>
<span class="lineNum">   11441 </span><span class="lineCov">        150 :    (set_attr &quot;prefix&quot; &quot;orig,vex&quot;)</span>
<span class="lineNum">   11442 </span><span class="lineCov">        150 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   11443 </span><span class="lineCov">        150 : </span>
<span class="lineNum">   11444 </span><span class="lineNoCov">          0 : (define_expand &quot;vcond&lt;V_512:mode&gt;&lt;VI_AVX512BW:mode&gt;&quot;</span>
<span class="lineNum">   11445 </span><span class="lineNoCov">          0 :   [(set (match_operand:V_512 0 &quot;register_operand&quot;)</span>
<a name="11446"><span class="lineNum">   11446 </span><span class="lineCov">        156 :         (if_then_else:V_512</span></a>
<span class="lineNum">   11447 </span><span class="lineCov">        156 :           (match_operator 3 &quot;&quot;</span>
<span class="lineNum">   11448 </span><span class="lineCov">     181139 :             [(match_operand:VI_AVX512BW 4 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   11449 </span><span class="lineNoCov">          0 :              (match_operand:VI_AVX512BW 5 &quot;general_operand&quot;)])</span>
<span class="lineNum">   11450 </span><span class="lineCov">        156 :           (match_operand:V_512 1)</span>
<span class="lineNum">   11451 </span><span class="lineCov">        156 :           (match_operand:V_512 2)))]</span>
<span class="lineNum">   11452 </span><span class="lineCov">       4699 :   &quot;TARGET_AVX512F</span>
<span class="lineNum">   11453 </span><span class="lineCov">     180983 :    &amp;&amp; (GET_MODE_NUNITS (&lt;V_512:MODE&gt;mode)</span>
<span class="lineNum">   11454 </span><span class="lineCov">     180983 :        == GET_MODE_NUNITS (&lt;VI_AVX512BW:MODE&gt;mode))&quot;</span>
<span class="lineNum">   11455 </span><span class="lineCov">     180983 : {</span>
<span class="lineNum">   11456 </span><span class="lineCov">     180983 :   bool ok = ix86_expand_int_vcond (operands);</span>
<span class="lineNum">   11457 </span><span class="lineCov">     180983 :   gcc_assert (ok);</span>
<span class="lineNum">   11458 </span><span class="lineCov">     180983 :   DONE;</span>
<span class="lineNum">   11459 </span>            : })
<span class="lineNum">   11460 </span><span class="lineCov">     180983 : </span>
<span class="lineNum">   11461 </span><span class="lineCov">     180983 : (define_expand &quot;vcond&lt;V_256:mode&gt;&lt;VI_256:mode&gt;&quot;</span>
<span class="lineNum">   11462 </span>            :   [(set (match_operand:V_256 0 &quot;register_operand&quot;)
<span class="lineNum">   11463 </span><span class="lineCov">     180983 :         (if_then_else:V_256</span>
<span class="lineNum">   11464 </span><span class="lineCov">     180983 :           (match_operator 3 &quot;&quot;</span>
<span class="lineNum">   11465 </span>            :             [(match_operand:VI_256 4 &quot;nonimmediate_operand&quot;)
<span class="lineNum">   11466 </span><span class="lineCov">       6327 :              (match_operand:VI_256 5 &quot;general_operand&quot;)])</span>
<span class="lineNum">   11467 </span><span class="lineCov">       6327 :           (match_operand:V_256 1)</span>
<span class="lineNum">   11468 </span><span class="lineCov">       6327 :           (match_operand:V_256 2)))]</span>
<span class="lineNum">   11469 </span><span class="lineCov">       2910 :   &quot;TARGET_AVX2</span>
<span class="lineNum">   11470 </span><span class="lineCov">       2494 :    &amp;&amp; (GET_MODE_NUNITS (&lt;V_256:MODE&gt;mode)</span>
<span class="lineNum">   11471 </span><span class="lineCov">       2450 :        == GET_MODE_NUNITS (&lt;VI_256:MODE&gt;mode))&quot;</span>
<span class="lineNum">   11472 </span><span class="lineCov">       8561 : {</span>
<span class="lineNum">   11473 </span>            :   bool ok = ix86_expand_int_vcond (operands);
<span class="lineNum">   11474 </span>            :   gcc_assert (ok);
<span class="lineNum">   11475 </span>            :   DONE;
<span class="lineNum">   11476 </span>            : })
<span class="lineNum">   11477 </span>            : 
<span class="lineNum">   11478 </span>            : (define_expand &quot;vcond&lt;V_128:mode&gt;&lt;VI124_128:mode&gt;&quot;
<span class="lineNum">   11479 </span>            :   [(set (match_operand:V_128 0 &quot;register_operand&quot;)
<span class="lineNum">   11480 </span>            :         (if_then_else:V_128
<span class="lineNum">   11481 </span>            :           (match_operator 3 &quot;&quot;
<span class="lineNum">   11482 </span>            :             [(match_operand:VI124_128 4 &quot;vector_operand&quot;)
<span class="lineNum">   11483 </span>            :              (match_operand:VI124_128 5 &quot;general_operand&quot;)])
<span class="lineNum">   11484 </span>            :           (match_operand:V_128 1)
<span class="lineNum">   11485 </span>            :           (match_operand:V_128 2)))]
<span class="lineNum">   11486 </span>            :   &quot;TARGET_SSE2
<a name="11487"><span class="lineNum">   11487 </span><span class="lineNoCov">          0 :    &amp;&amp; (GET_MODE_NUNITS (&lt;V_128:MODE&gt;mode)</span></a>
<span class="lineNum">   11488 </span>            :        == GET_MODE_NUNITS (&lt;VI124_128:MODE&gt;mode))&quot;
<span class="lineNum">   11489 </span>            : {
<span class="lineNum">   11490 </span><span class="lineNoCov">          0 :   bool ok = ix86_expand_int_vcond (operands);</span>
<span class="lineNum">   11491 </span><span class="lineNoCov">          0 :   gcc_assert (ok);</span>
<span class="lineNum">   11492 </span><span class="lineNoCov">          0 :   DONE;</span>
<span class="lineNum">   11493 </span><span class="lineNoCov">          0 : })</span>
<span class="lineNum">   11494 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   11495 </span><span class="lineNoCov">          0 : (define_expand &quot;vcond&lt;VI8F_128:mode&gt;v2di&quot;</span>
<span class="lineNum">   11496 </span>            :   [(set (match_operand:VI8F_128 0 &quot;register_operand&quot;)
<span class="lineNum">   11497 </span><span class="lineNoCov">          0 :         (if_then_else:VI8F_128</span>
<span class="lineNum">   11498 </span><span class="lineNoCov">          0 :           (match_operator 3 &quot;&quot;</span>
<span class="lineNum">   11499 </span><span class="lineNoCov">          0 :             [(match_operand:V2DI 4 &quot;vector_operand&quot;)</span>
<span class="lineNum">   11500 </span><span class="lineNoCov">          0 :              (match_operand:V2DI 5 &quot;general_operand&quot;)])</span>
<span class="lineNum">   11501 </span><span class="lineNoCov">          0 :           (match_operand:VI8F_128 1)</span>
<span class="lineNum">   11502 </span><span class="lineNoCov">          0 :           (match_operand:VI8F_128 2)))]</span>
<span class="lineNum">   11503 </span><span class="lineNoCov">          0 :   &quot;TARGET_SSE4_2&quot;</span>
<a name="11504"><span class="lineNum">   11504 </span>            : {</a>
<span class="lineNum">   11505 </span><span class="lineNoCov">          0 :   bool ok = ix86_expand_int_vcond (operands);</span>
<span class="lineNum">   11506 </span>            :   gcc_assert (ok);
<span class="lineNum">   11507 </span>            :   DONE;
<span class="lineNum">   11508 </span><span class="lineNoCov">          0 : })</span>
<span class="lineNum">   11509 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   11510 </span><span class="lineNoCov">          0 : (define_expand &quot;vcondu&lt;V_512:mode&gt;&lt;VI_AVX512BW:mode&gt;&quot;</span>
<span class="lineNum">   11511 </span><span class="lineNoCov">          0 :   [(set (match_operand:V_512 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   11512 </span><span class="lineNoCov">          0 :         (if_then_else:V_512</span>
<span class="lineNum">   11513 </span><span class="lineNoCov">          0 :           (match_operator 3 &quot;&quot;</span>
<span class="lineNum">   11514 </span><span class="lineNoCov">          0 :             [(match_operand:VI_AVX512BW 4 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   11515 </span><span class="lineNoCov">          0 :              (match_operand:VI_AVX512BW 5 &quot;nonimmediate_operand&quot;)])</span>
<span class="lineNum">   11516 </span><span class="lineNoCov">          0 :           (match_operand:V_512 1 &quot;general_operand&quot;)</span>
<span class="lineNum">   11517 </span><span class="lineNoCov">          0 :           (match_operand:V_512 2 &quot;general_operand&quot;)))]</span>
<span class="lineNum">   11518 </span><span class="lineNoCov">          0 :   &quot;TARGET_AVX512F</span>
<span class="lineNum">   11519 </span>            :    &amp;&amp; (GET_MODE_NUNITS (&lt;V_512:MODE&gt;mode)
<span class="lineNum">   11520 </span>            :        == GET_MODE_NUNITS (&lt;VI_AVX512BW:MODE&gt;mode))&quot;
<a name="11521"><span class="lineNum">   11521 </span>            : {</a>
<span class="lineNum">   11522 </span>            :   bool ok = ix86_expand_int_vcond (operands);
<span class="lineNum">   11523 </span><span class="lineNoCov">          0 :   gcc_assert (ok);</span>
<span class="lineNum">   11524 </span><span class="lineNoCov">          0 :   DONE;</span>
<span class="lineNum">   11525 </span><span class="lineNoCov">          0 : })</span>
<span class="lineNum">   11526 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   11527 </span><span class="lineNoCov">          0 : (define_expand &quot;vcondu&lt;V_256:mode&gt;&lt;VI_256:mode&gt;&quot;</span>
<span class="lineNum">   11528 </span><span class="lineNoCov">          0 :   [(set (match_operand:V_256 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   11529 </span><span class="lineNoCov">          0 :         (if_then_else:V_256</span>
<span class="lineNum">   11530 </span><span class="lineNoCov">          0 :           (match_operator 3 &quot;&quot;</span>
<span class="lineNum">   11531 </span><span class="lineNoCov">          0 :             [(match_operand:VI_256 4 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   11532 </span><span class="lineNoCov">          0 :              (match_operand:VI_256 5 &quot;nonimmediate_operand&quot;)])</span>
<span class="lineNum">   11533 </span>            :           (match_operand:V_256 1 &quot;general_operand&quot;)
<span class="lineNum">   11534 </span>            :           (match_operand:V_256 2 &quot;general_operand&quot;)))]
<span class="lineNum">   11535 </span>            :   &quot;TARGET_AVX2
<a name="11536"><span class="lineNum">   11536 </span>            :    &amp;&amp; (GET_MODE_NUNITS (&lt;V_256:MODE&gt;mode)</a>
<span class="lineNum">   11537 </span>            :        == GET_MODE_NUNITS (&lt;VI_256:MODE&gt;mode))&quot;
<span class="lineNum">   11538 </span>            : {
<span class="lineNum">   11539 </span>            :   bool ok = ix86_expand_int_vcond (operands);
<span class="lineNum">   11540 </span>            :   gcc_assert (ok);
<span class="lineNum">   11541 </span>            :   DONE;
<span class="lineNum">   11542 </span>            : })
<span class="lineNum">   11543 </span>            : 
<span class="lineNum">   11544 </span>            : (define_expand &quot;vcondu&lt;V_128:mode&gt;&lt;VI124_128:mode&gt;&quot;
<span class="lineNum">   11545 </span>            :   [(set (match_operand:V_128 0 &quot;register_operand&quot;)
<span class="lineNum">   11546 </span>            :         (if_then_else:V_128
<span class="lineNum">   11547 </span>            :           (match_operator 3 &quot;&quot;
<span class="lineNum">   11548 </span>            :             [(match_operand:VI124_128 4 &quot;vector_operand&quot;)
<span class="lineNum">   11549 </span>            :              (match_operand:VI124_128 5 &quot;vector_operand&quot;)])
<span class="lineNum">   11550 </span>            :           (match_operand:V_128 1 &quot;general_operand&quot;)
<span class="lineNum">   11551 </span>            :           (match_operand:V_128 2 &quot;general_operand&quot;)))]
<span class="lineNum">   11552 </span>            :   &quot;TARGET_SSE2
<a name="11553"><span class="lineNum">   11553 </span>            :    &amp;&amp; (GET_MODE_NUNITS (&lt;V_128:MODE&gt;mode)</a>
<span class="lineNum">   11554 </span>            :        == GET_MODE_NUNITS (&lt;VI124_128:MODE&gt;mode))&quot;
<span class="lineNum">   11555 </span>            : {
<span class="lineNum">   11556 </span>            :   bool ok = ix86_expand_int_vcond (operands);
<span class="lineNum">   11557 </span>            :   gcc_assert (ok);
<span class="lineNum">   11558 </span>            :   DONE;
<span class="lineNum">   11559 </span>            : })
<span class="lineNum">   11560 </span>            : 
<span class="lineNum">   11561 </span>            : (define_expand &quot;vcondu&lt;VI8F_128:mode&gt;v2di&quot;
<span class="lineNum">   11562 </span>            :   [(set (match_operand:VI8F_128 0 &quot;register_operand&quot;)
<span class="lineNum">   11563 </span>            :         (if_then_else:VI8F_128
<span class="lineNum">   11564 </span>            :           (match_operator 3 &quot;&quot;
<span class="lineNum">   11565 </span>            :             [(match_operand:V2DI 4 &quot;vector_operand&quot;)
<span class="lineNum">   11566 </span>            :              (match_operand:V2DI 5 &quot;vector_operand&quot;)])
<span class="lineNum">   11567 </span>            :           (match_operand:VI8F_128 1 &quot;general_operand&quot;)
<span class="lineNum">   11568 </span>            :           (match_operand:VI8F_128 2 &quot;general_operand&quot;)))]
<span class="lineNum">   11569 </span>            :   &quot;TARGET_SSE4_2&quot;
<a name="11570"><span class="lineNum">   11570 </span>            : {</a>
<span class="lineNum">   11571 </span>            :   bool ok = ix86_expand_int_vcond (operands);
<span class="lineNum">   11572 </span>            :   gcc_assert (ok);
<span class="lineNum">   11573 </span>            :   DONE;
<span class="lineNum">   11574 </span>            : })
<span class="lineNum">   11575 </span><span class="lineCov">         98 : </span>
<span class="lineNum">   11576 </span><span class="lineNoCov">          0 : (define_expand &quot;vcondeq&lt;VI8F_128:mode&gt;v2di&quot;</span>
<span class="lineNum">   11577 </span><span class="lineCov">         98 :   [(set (match_operand:VI8F_128 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   11578 </span><span class="lineCov">        196 :         (if_then_else:VI8F_128</span>
<span class="lineNum">   11579 </span>            :           (match_operator 3 &quot;&quot;
<span class="lineNum">   11580 </span>            :             [(match_operand:V2DI 4 &quot;vector_operand&quot;)
<span class="lineNum">   11581 </span>            :              (match_operand:V2DI 5 &quot;general_operand&quot;)])
<span class="lineNum">   11582 </span>            :           (match_operand:VI8F_128 1)
<span class="lineNum">   11583 </span>            :           (match_operand:VI8F_128 2)))]
<span class="lineNum">   11584 </span>            :   &quot;TARGET_SSE4_1&quot;
<span class="lineNum">   11585 </span>            : {
<span class="lineNum">   11586 </span>            :   bool ok = ix86_expand_int_vcond (operands);
<a name="11587"><span class="lineNum">   11587 </span>            :   gcc_assert (ok);</a>
<span class="lineNum">   11588 </span>            :   DONE;
<span class="lineNum">   11589 </span>            : })
<span class="lineNum">   11590 </span>            : 
<span class="lineNum">   11591 </span>            : (define_mode_iterator VEC_PERM_AVX2
<span class="lineNum">   11592 </span><span class="lineCov">        123 :   [V16QI V8HI V4SI V2DI V4SF V2DF</span>
<span class="lineNum">   11593 </span><span class="lineCov">        246 :    (V32QI &quot;TARGET_AVX2&quot;) (V16HI &quot;TARGET_AVX2&quot;)</span>
<span class="lineNum">   11594 </span><span class="lineCov">        123 :    (V8SI &quot;TARGET_AVX2&quot;) (V4DI &quot;TARGET_AVX2&quot;)</span>
<span class="lineNum">   11595 </span><span class="lineCov">        246 :    (V8SF &quot;TARGET_AVX2&quot;) (V4DF &quot;TARGET_AVX2&quot;)</span>
<span class="lineNum">   11596 </span>            :    (V16SF &quot;TARGET_AVX512F&quot;) (V8DF &quot;TARGET_AVX512F&quot;)
<span class="lineNum">   11597 </span>            :    (V16SI &quot;TARGET_AVX512F&quot;) (V8DI &quot;TARGET_AVX512F&quot;)
<span class="lineNum">   11598 </span>            :    (V32HI &quot;TARGET_AVX512BW&quot;) (V64QI &quot;TARGET_AVX512VBMI&quot;)])
<span class="lineNum">   11599 </span>            : 
<span class="lineNum">   11600 </span>            : (define_expand &quot;vec_perm&lt;mode&gt;&quot;
<span class="lineNum">   11601 </span>            :   [(match_operand:VEC_PERM_AVX2 0 &quot;register_operand&quot;)
<a name="11602"><span class="lineNum">   11602 </span>            :    (match_operand:VEC_PERM_AVX2 1 &quot;register_operand&quot;)</a>
<span class="lineNum">   11603 </span>            :    (match_operand:VEC_PERM_AVX2 2 &quot;register_operand&quot;)
<span class="lineNum">   11604 </span>            :    (match_operand:&lt;sseintvecmode&gt; 3 &quot;register_operand&quot;)]
<span class="lineNum">   11605 </span>            :   &quot;TARGET_SSSE3 || TARGET_AVX || TARGET_XOP&quot;
<span class="lineNum">   11606 </span>            : {
<span class="lineNum">   11607 </span>            :   ix86_expand_vec_perm (operands);
<span class="lineNum">   11608 </span>            :   DONE;
<span class="lineNum">   11609 </span><span class="lineCov">       1431 : })</span>
<span class="lineNum">   11610 </span><span class="lineCov">       2626 : </span>
<span class="lineNum">   11611 </span><span class="lineCov">       1313 : ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span>
<span class="lineNum">   11612 </span><span class="lineCov">       2626 : ;;</span>
<span class="lineNum">   11613 </span>            : ;; Parallel bitwise logical operations
<span class="lineNum">   11614 </span>            : ;;
<span class="lineNum">   11615 </span>            : ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
<span class="lineNum">   11616 </span><span class="lineCov">        118 : </span>
<a name="11617"><span class="lineNum">   11617 </span><span class="lineCov">        118 : (define_expand &quot;one_cmpl&lt;mode&gt;2&quot;</span></a>
<span class="lineNum">   11618 </span><span class="lineCov">        118 :   [(set (match_operand:VI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   11619 </span><span class="lineCov">        118 :         (xor:VI (match_operand:VI 1 &quot;vector_operand&quot;)</span>
<span class="lineNum">   11620 </span><span class="lineCov">        118 :                 (match_dup 2)))]</span>
<span class="lineNum">   11621 </span><span class="lineCov">        118 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">   11622 </span><span class="lineCov">        118 : {</span>
<span class="lineNum">   11623 </span><span class="lineCov">        118 :   operands[2] = force_reg (&lt;MODE&gt;mode, CONSTM1_RTX (&lt;MODE&gt;mode));</span>
<span class="lineNum">   11624 </span><span class="lineCov">        170 : })</span>
<span class="lineNum">   11625 </span><span class="lineCov">        118 : </span>
<span class="lineNum">   11626 </span><span class="lineCov">        328 : (define_expand &quot;&lt;sse2_avx2&gt;_andnot&lt;mode&gt;3&quot;</span>
<span class="lineNum">   11627 </span><span class="lineCov">        104 :   [(set (match_operand:VI_AVX2 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   11628 </span>            :         (and:VI_AVX2
<span class="lineNum">   11629 </span>            :           (not:VI_AVX2 (match_operand:VI_AVX2 1 &quot;register_operand&quot;))
<a name="11630"><span class="lineNum">   11630 </span>            :           (match_operand:VI_AVX2 2 &quot;vector_operand&quot;)))]</a>
<span class="lineNum">   11631 </span>            :   &quot;TARGET_SSE2&quot;)
<span class="lineNum">   11632 </span>            : 
<span class="lineNum">   11633 </span><span class="lineCov">        276 : (define_expand &quot;&lt;sse2_avx2&gt;_andnot&lt;mode&gt;3_mask&quot;</span>
<span class="lineNum">   11634 </span><span class="lineCov">        276 :   [(set (match_operand:VI48_AVX512VL 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   11635 </span><span class="lineCov">        276 :         (vec_merge:VI48_AVX512VL</span>
<span class="lineNum">   11636 </span><span class="lineCov">        276 :           (and:VI48_AVX512VL</span>
<span class="lineNum">   11637 </span><span class="lineCov">        276 :             (not:VI48_AVX512VL</span>
<span class="lineNum">   11638 </span><span class="lineCov">        276 :               (match_operand:VI48_AVX512VL 1 &quot;register_operand&quot;))</span>
<span class="lineNum">   11639 </span><span class="lineCov">        276 :             (match_operand:VI48_AVX512VL 2 &quot;nonimmediate_operand&quot;))</span>
<span class="lineNum">   11640 </span><span class="lineCov">        276 :           (match_operand:VI48_AVX512VL 3 &quot;vector_move_operand&quot;)</span>
<span class="lineNum">   11641 </span><span class="lineCov">        289 :           (match_operand:&lt;avx512fmaskmode&gt; 4 &quot;register_operand&quot;)))]</span>
<span class="lineNum">   11642 </span><span class="lineCov">        276 :   &quot;TARGET_AVX512F&quot;)</span>
<span class="lineNum">   11643 </span><span class="lineCov">       1205 : </span>
<span class="lineNum">   11644 </span><span class="lineCov">         26 : (define_expand &quot;&lt;sse2_avx2&gt;_andnot&lt;mode&gt;3_mask&quot;</span>
<span class="lineNum">   11645 </span>            :   [(set (match_operand:VI12_AVX512VL 0 &quot;register_operand&quot;)
<span class="lineNum">   11646 </span>            :         (vec_merge:VI12_AVX512VL
<span class="lineNum">   11647 </span>            :           (and:VI12_AVX512VL
<span class="lineNum">   11648 </span>            :             (not:VI12_AVX512VL
<span class="lineNum">   11649 </span>            :               (match_operand:VI12_AVX512VL 1 &quot;register_operand&quot;))
<span class="lineNum">   11650 </span><span class="lineCov">       1192 :             (match_operand:VI12_AVX512VL 2 &quot;nonimmediate_operand&quot;))</span>
<span class="lineNum">   11651 </span><span class="lineCov">       1192 :           (match_operand:VI12_AVX512VL 3 &quot;vector_move_operand&quot;)</span>
<span class="lineNum">   11652 </span><span class="lineCov">       1192 :           (match_operand:&lt;avx512fmaskmode&gt; 4 &quot;register_operand&quot;)))]</span>
<span class="lineNum">   11653 </span><span class="lineCov">       1192 :   &quot;TARGET_AVX512BW&quot;)</span>
<span class="lineNum">   11654 </span><span class="lineCov">       1192 : </span>
<span class="lineNum">   11655 </span><span class="lineCov">       1192 : (define_insn &quot;*andnot&lt;mode&gt;3&quot;</span>
<span class="lineNum">   11656 </span><span class="lineCov">       1192 :   [(set (match_operand:VI 0 &quot;register_operand&quot; &quot;=x,x,v&quot;)</span>
<span class="lineNum">   11657 </span><span class="lineCov">       1192 :         (and:VI</span>
<span class="lineNum">   11658 </span><span class="lineCov">       1207 :           (not:VI (match_operand:VI 1 &quot;register_operand&quot; &quot;0,x,v&quot;))</span>
<span class="lineNum">   11659 </span><span class="lineCov">       1192 :           (match_operand:VI 2 &quot;vector_operand&quot; &quot;xBm,xm,vm&quot;)))]</span>
<span class="lineNum">   11660 </span><span class="lineCov">       6431 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">   11661 </span><span class="lineCov">       5893 : {</span>
<span class="lineNum">   11662 </span><span class="lineCov">       1993 :   static char buf[64];</span>
<span class="lineNum">   11663 </span><span class="lineCov">       1993 :   const char *ops;</span>
<span class="lineNum">   11664 </span><span class="lineCov">       2189 :   const char *tmp;</span>
<span class="lineNum">   11665 </span><span class="lineCov">       2189 :   const char *ssesuffix;</span>
<span class="lineNum">   11666 </span><span class="lineCov">        196 : </span>
<span class="lineNum">   11667 </span><span class="lineCov">       1993 :   switch (get_attr_mode (insn))</span>
<span class="lineNum">   11668 </span><span class="lineCov">     265396 :     {</span>
<span class="lineNum">   11669 </span><span class="lineCov">     265423 :     case MODE_XI:</span>
<span class="lineNum">   11670 </span><span class="lineCov">     265423 :       gcc_assert (TARGET_AVX512F);</span>
<span class="lineNum">   11671 </span><span class="lineCov">     265396 :       /* FALLTHRU */</span>
<span class="lineNum">   11672 </span><span class="lineCov">     265473 :     case MODE_OI:</span>
<span class="lineNum">   11673 </span><span class="lineCov">         77 :       gcc_assert (TARGET_AVX2);</span>
<span class="lineNum">   11674 </span><span class="lineCov">        121 :       /* FALLTHRU */</span>
<span class="lineNum">   11675 </span><span class="lineCov">       2668 :     case MODE_TI:</span>
<span class="lineNum">   11676 </span><span class="lineCov">       3310 :       gcc_assert (TARGET_SSE2);</span>
<span class="lineNum">   11677 </span><span class="lineCov">       2505 :       tmp = &quot;pandn&quot;;</span>
<span class="lineNum">   11678 </span><span class="lineCov">       3092 :       switch (&lt;MODE&gt;mode)</span>
<span class="lineNum">   11679 </span>            :         {
<span class="lineNum">   11680 </span>            :         case E_V64QImode:
<span class="lineNum">   11681 </span>            :         case E_V32HImode:
<span class="lineNum">   11682 </span><span class="lineCov">         15 :           /* There is no vpandnb or vpandnw instruction, nor vpandn for</span>
<span class="lineNum">   11683 </span><span class="lineCov">         15 :              512-bit vectors. Use vpandnq instead.  */</span>
<span class="lineNum">   11684 </span><span class="lineCov">         15 :           ssesuffix = &quot;q&quot;;</span>
<span class="lineNum">   11685 </span><span class="lineCov">         15 :           break;</span>
<span class="lineNum">   11686 </span><span class="lineCov">         15 :         case E_V16SImode:</span>
<span class="lineNum">   11687 </span><span class="lineCov">         15 :         case E_V8DImode:</span>
<span class="lineNum">   11688 </span><span class="lineCov">         15 :           ssesuffix = &quot;&lt;ssemodesuffix&gt;&quot;;</span>
<span class="lineNum">   11689 </span><span class="lineCov">         15 :           break;</span>
<span class="lineNum">   11690 </span><span class="lineCov">       1464 :         case E_V8SImode:</span>
<span class="lineNum">   11691 </span><span class="lineCov">       1455 :         case E_V4DImode:</span>
<span class="lineNum">   11692 </span><span class="lineCov">       1619 :         case E_V4SImode:</span>
<span class="lineNum">   11693 </span><span class="lineCov">       1458 :         case E_V2DImode:</span>
<span class="lineNum">   11694 </span><span class="lineCov">         13 :           ssesuffix = (TARGET_AVX512VL &amp;&amp; which_alternative == 2</span>
<span class="lineNum">   11695 </span><span class="lineCov">       1440 :                        ? &quot;&lt;ssemodesuffix&gt;&quot; : &quot;&quot;);</span>
<span class="lineNum">   11696 </span>            :           break;
<span class="lineNum">   11697 </span><span class="lineCov">        478 :         default:</span>
<span class="lineNum">   11698 </span><span class="lineCov">        478 :           ssesuffix = TARGET_AVX512VL &amp;&amp; which_alternative == 2 ? &quot;q&quot; : &quot;&quot;;</span>
<span class="lineNum">   11699 </span><span class="lineCov">        170 :         }</span>
<span class="lineNum">   11700 </span><span class="lineCov">        170 :       break;</span>
<span class="lineNum">   11701 </span><span class="lineCov">        170 : </span>
<span class="lineNum">   11702 </span><span class="lineCov">        170 :     case MODE_V16SF:</span>
<span class="lineNum">   11703 </span><span class="lineCov">        170 :       gcc_assert (TARGET_AVX512F);</span>
<span class="lineNum">   11704 </span><span class="lineCov">        170 :       /* FALLTHRU */</span>
<span class="lineNum">   11705 </span><span class="lineCov">        176 :     case MODE_V8SF:</span>
<span class="lineNum">   11706 </span><span class="lineCov">        182 :       gcc_assert (TARGET_AVX);</span>
<span class="lineNum">   11707 </span><span class="lineCov">          6 :       /* FALLTHRU */</span>
<span class="lineNum">   11708 </span><span class="lineCov">        230 :     case MODE_V4SF:</span>
<span class="lineNum">   11709 </span><span class="lineCov">        487 :       gcc_assert (TARGET_SSE);</span>
<span class="lineNum">   11710 </span>            :       tmp = &quot;andn&quot;;
<span class="lineNum">   11711 </span>            :       ssesuffix = &quot;ps&quot;;
<span class="lineNum">   11712 </span>            :       break;
<span class="lineNum">   11713 </span>            : 
<span class="lineNum">   11714 </span><span class="lineNoCov">          0 :     default:</span>
<span class="lineNum">   11715 </span><span class="lineNoCov">          0 :       gcc_unreachable ();</span>
<span class="lineNum">   11716 </span><span class="lineCov">        439 :     }</span>
<span class="lineNum">   11717 </span><span class="lineCov">        439 : </span>
<span class="lineNum">   11718 </span><span class="lineCov">       2432 :   switch (which_alternative)</span>
<span class="lineNum">   11719 </span><span class="lineCov">        439 :     {</span>
<span class="lineNum">   11720 </span><span class="lineCov">        439 :     case 0:</span>
<span class="lineNum">   11721 </span><span class="lineCov">        439 :       ops = &quot;%s%s\t{%%2, %%0|%%0, %%2}&quot;;</span>
<span class="lineNum">   11722 </span><span class="lineCov">        439 :       break;</span>
<span class="lineNum">   11723 </span><span class="lineCov">        595 :     case 1:</span>
<span class="lineNum">   11724 </span><span class="lineCov">        600 :     case 2:</span>
<span class="lineNum">   11725 </span><span class="lineCov">        595 :       ops = &quot;v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}&quot;;</span>
<span class="lineNum">   11726 </span><span class="lineCov">        158 :       break;</span>
<span class="lineNum">   11727 </span><span class="lineCov">          2 :     default:</span>
<span class="lineNum">   11728 </span><span class="lineCov">          4 :       gcc_unreachable ();</span>
<span class="lineNum">   11729 </span>            :     }
<span class="lineNum">   11730 </span>            : 
<span class="lineNum">   11731 </span><span class="lineCov">       1998 :   snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);</span>
<span class="lineNum">   11732 </span><span class="lineCov">       1998 :   return buf;</span>
<span class="lineNum">   11733 </span><span class="lineCov">          5 : }</span>
<span class="lineNum">   11734 </span><span class="lineCov">          5 :   [(set_attr &quot;isa&quot; &quot;noavx,avx,avx&quot;)</span>
<a name="11735"><span class="lineNum">   11735 </span><span class="lineCov">          5 :    (set_attr &quot;type&quot; &quot;sselog&quot;)</span></a>
<span class="lineNum">   11736 </span><span class="lineCov">          5 :    (set (attr &quot;prefix_data16&quot;)</span>
<span class="lineNum">   11737 </span><span class="lineCov">       2066 :      (if_then_else</span>
<span class="lineNum">   11738 </span><span class="lineCov">          5 :        (and (eq_attr &quot;alternative&quot; &quot;0&quot;)</span>
<span class="lineNum">   11739 </span><span class="lineCov">          6 :             (eq_attr &quot;mode&quot; &quot;TI&quot;))</span>
<span class="lineNum">   11740 </span><span class="lineCov">          5 :        (const_string &quot;1&quot;)</span>
<span class="lineNum">   11741 </span>            :        (const_string &quot;*&quot;)))
<span class="lineNum">   11742 </span><span class="lineCov">        362 :    (set_attr &quot;prefix&quot; &quot;orig,vex,evex&quot;)</span>
<span class="lineNum">   11743 </span><span class="lineCov">        724 :    (set (attr &quot;mode&quot;)</span>
<span class="lineNum">   11744 </span><span class="lineNoCov">          0 :         (cond [(and (match_test &quot;&lt;MODE_SIZE&gt; == 16&quot;)</span>
<span class="lineNum">   11745 </span><span class="lineNoCov">          0 :                     (match_test &quot;TARGET_SSE_PACKED_SINGLE_INSN_OPTIMAL&quot;))</span>
<span class="lineNum">   11746 </span><span class="lineCov">          1 :                  (const_string &quot;&lt;ssePSmode&gt;&quot;)</span>
<span class="lineNum">   11747 </span><span class="lineCov">          1 :                (match_test &quot;TARGET_AVX2&quot;)</span>
<span class="lineNum">   11748 </span><span class="lineCov">        363 :                  (const_string &quot;&lt;sseinsnmode&gt;&quot;)</span>
<span class="lineNum">   11749 </span><span class="lineCov">        363 :                (match_test &quot;TARGET_AVX&quot;)</span>
<span class="lineNum">   11750 </span><span class="lineCov">        363 :                  (if_then_else</span>
<span class="lineNum">   11751 </span><span class="lineNoCov">          0 :                    (match_test &quot;&lt;MODE_SIZE&gt; &gt; 16&quot;)</span>
<span class="lineNum">   11752 </span><span class="lineCov">        366 :                    (const_string &quot;V8SF&quot;)</span>
<span class="lineNum">   11753 </span><span class="lineCov">          1 :                    (const_string &quot;&lt;sseinsnmode&gt;&quot;))</span>
<span class="lineNum">   11754 </span><span class="lineCov">        362 :                (ior (not (match_test &quot;TARGET_SSE2&quot;))</span>
<span class="lineNum">   11755 </span><span class="lineCov">          1 :                     (match_test &quot;optimize_function_for_size_p (cfun)&quot;))</span>
<span class="lineNum">   11756 </span><span class="lineCov">          1 :                  (const_string &quot;V4SF&quot;)</span>
<span class="lineNum">   11757 </span><span class="lineCov">          1 :               ]</span>
<span class="lineNum">   11758 </span><span class="lineCov">        364 :               (const_string &quot;&lt;sseinsnmode&gt;&quot;)))])</span>
<span class="lineNum">   11759 </span><span class="lineCov">        362 : </span>
<span class="lineNum">   11760 </span><span class="lineCov">        365 : (define_insn &quot;*andnot&lt;mode&gt;3_mask&quot;</span>
<span class="lineNum">   11761 </span><span class="lineCov">          1 :   [(set (match_operand:VI48_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   11762 </span><span class="lineCov">          2 :         (vec_merge:VI48_AVX512VL</span>
<span class="lineNum">   11763 </span><span class="lineCov">          2 :           (and:VI48_AVX512VL</span>
<span class="lineNum">   11764 </span><span class="lineCov">          2 :             (not:VI48_AVX512VL</span>
<span class="lineNum">   11765 </span><span class="lineCov">        361 :               (match_operand:VI48_AVX512VL 1 &quot;register_operand&quot; &quot;v&quot;))</span>
<span class="lineNum">   11766 </span>            :             (match_operand:VI48_AVX512VL 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;))
<span class="lineNum">   11767 </span>            :           (match_operand:VI48_AVX512VL 3 &quot;vector_move_operand&quot; &quot;0C&quot;)
<span class="lineNum">   11768 </span><span class="lineCov">        361 :           (match_operand:&lt;avx512fmaskmode&gt; 4 &quot;register_operand&quot; &quot;Yk&quot;)))]</span>
<span class="lineNum">   11769 </span><span class="lineCov">        656 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   11770 </span><span class="lineCov">        429 :   &quot;vpandn&lt;ssemodesuffix&gt;\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}&quot;;</span>
<span class="lineNum">   11771 </span><span class="lineCov">        361 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">   11772 </span><span class="lineCov">        361 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   11773 </span><span class="lineCov">        642 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   11774 </span><span class="lineCov">        642 : </span>
<span class="lineNum">   11775 </span><span class="lineCov">        281 : (define_expand &quot;&lt;code&gt;&lt;mode&gt;3&quot;</span>
<span class="lineNum">   11776 </span>            :   [(set (match_operand:VI 0 &quot;register_operand&quot;)
<span class="lineNum">   11777 </span>            :         (any_logic:VI
<span class="lineNum">   11778 </span>            :           (match_operand:VI 1 &quot;nonimmediate_or_const_vector_operand&quot;)
<span class="lineNum">   11779 </span><span class="lineNoCov">          0 :           (match_operand:VI 2 &quot;nonimmediate_or_const_vector_operand&quot;)))]</span>
<span class="lineNum">   11780 </span>            :   &quot;TARGET_SSE&quot;
<span class="lineNum">   11781 </span>            : {
<span class="lineNum">   11782 </span>            :   ix86_expand_vector_logical_operator (&lt;CODE&gt;, &lt;MODE&gt;mode, operands);
<span class="lineNum">   11783 </span>            :   DONE;
<span class="lineNum">   11784 </span>            : })
<span class="lineNum">   11785 </span><span class="lineCov">         15 : </span>
<span class="lineNum">   11786 </span>            : (define_insn &quot;&lt;mask_codefor&gt;&lt;code&gt;&lt;mode&gt;3&lt;mask_name&gt;&quot;
<span class="lineNum">   11787 </span>            :   [(set (match_operand:VI48_AVX_AVX512F 0 &quot;register_operand&quot; &quot;=x,x,v&quot;)
<span class="lineNum">   11788 </span>            :         (any_logic:VI48_AVX_AVX512F
<span class="lineNum">   11789 </span><span class="lineNoCov">          0 :           (match_operand:VI48_AVX_AVX512F 1 &quot;vector_operand&quot; &quot;%0,x,v&quot;)</span>
<span class="lineNum">   11790 </span>            :           (match_operand:VI48_AVX_AVX512F 2 &quot;vector_operand&quot; &quot;xBm,xm,vm&quot;)))]
<span class="lineNum">   11791 </span><span class="lineCov">      39451 :   &quot;TARGET_SSE &amp;&amp; &lt;mask_mode512bit_condition&gt;</span>
<span class="lineNum">   11792 </span><span class="lineCov">      39918 :    &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">   11793 </span><span class="lineCov">      17676 : {</span>
<span class="lineNum">   11794 </span><span class="lineCov">      10432 :   static char buf[64];</span>
<span class="lineNum">   11795 </span><span class="lineCov">      10432 :   const char *ops;</span>
<span class="lineNum">   11796 </span><span class="lineCov">      11022 :   const char *tmp;</span>
<span class="lineNum">   11797 </span><span class="lineCov">      11280 :   const char *ssesuffix;</span>
<span class="lineNum">   11798 </span><span class="lineCov">        381 : </span>
<span class="lineNum">   11799 </span><span class="lineCov">      10432 :   switch (get_attr_mode (insn))</span>
<span class="lineNum">   11800 </span><span class="lineCov">       8024 :     {</span>
<span class="lineNum">   11801 </span><span class="lineCov">       8377 :     case MODE_XI:</span>
<span class="lineNum">   11802 </span><span class="lineCov">        353 :       gcc_assert (TARGET_AVX512F);</span>
<a name="11803"><span class="lineNum">   11803 </span><span class="lineCov">      90427 :       /* FALLTHRU */</span></a>
<a name="11804"><span class="lineNum">   11804 </span><span class="lineCov">      91455 :     case MODE_OI:</span></a>
<span class="lineNum">   11805 </span><span class="lineCov">        931 :       gcc_assert (TARGET_AVX2);</span>
<span class="lineNum">   11806 </span><span class="lineCov">      53882 :       /* FALLTHRU */</span>
<span class="lineNum">   11807 </span><span class="lineCov">      11501 :     case MODE_TI:</span>
<span class="lineNum">   11808 </span><span class="lineCov">      10153 :       gcc_assert (TARGET_SSE2);</span>
<span class="lineNum">   11809 </span><span class="lineCov">      11188 :       tmp = &quot;p&lt;logic&gt;&quot;;</span>
<span class="lineNum">   11810 </span><span class="lineCov">      11454 :       switch (&lt;MODE&gt;mode)</span>
<span class="lineNum">   11811 </span><span class="lineCov">      52534 :         {</span>
<span class="lineNum">   11812 </span><span class="lineCov">      53747 :         case E_V16SImode:</span>
<span class="lineNum">   11813 </span><span class="lineCov">       1213 :         case E_V8DImode:</span>
<span class="lineNum">   11814 </span><span class="lineCov">      52534 :           ssesuffix = &quot;&lt;ssemodesuffix&gt;&quot;;</span>
<span class="lineNum">   11815 </span><span class="lineCov">      52534 :           break;</span>
<span class="lineNum">   11816 </span><span class="lineCov">       9874 :         case E_V8SImode:</span>
<span class="lineNum">   11817 </span><span class="lineCov">      32938 :         case E_V4DImode:</span>
<span class="lineNum">   11818 </span><span class="lineCov">      32938 :         case E_V4SImode:</span>
<span class="lineNum">   11819 </span><span class="lineCov">      32938 :         case E_V2DImode:</span>
<span class="lineNum">   11820 </span><span class="lineCov">      32938 :           ssesuffix = (TARGET_AVX512VL</span>
<span class="lineNum">   11821 </span><span class="lineCov">      23263 :                        &amp;&amp; (&lt;mask_applied&gt; || which_alternative == 2)</span>
<span class="lineNum">   11822 </span><span class="lineCov">       9800 :                        ? &quot;&lt;ssemodesuffix&gt;&quot; : &quot;&quot;);</span>
<span class="lineNum">   11823 </span>            :           break;
<span class="lineNum">   11824 </span>            :         default:
<span class="lineNum">   11825 </span><span class="lineCov">      29396 :           gcc_unreachable ();</span>
<span class="lineNum">   11826 </span><span class="lineCov">      29396 :         }</span>
<span class="lineNum">   11827 </span><span class="lineCov">      29396 :       break;</span>
<span class="lineNum">   11828 </span><span class="lineCov">      29396 : </span>
<span class="lineNum">   11829 </span><span class="lineCov">      29423 :     case MODE_V8SF:</span>
<span class="lineNum">   11830 </span><span class="lineCov">      29423 :       gcc_assert (TARGET_AVX);</span>
<span class="lineNum">   11831 </span><span class="lineCov">      29396 :       /* FALLTHRU */</span>
<span class="lineNum">   11832 </span><span class="lineCov">        279 :     case MODE_V4SF:</span>
<span class="lineNum">   11833 </span><span class="lineCov">        434 :       gcc_assert (TARGET_SSE);</span>
<span class="lineNum">   11834 </span><span class="lineCov">        155 :       tmp = &quot;&lt;logic&gt;&quot;;</span>
<span class="lineNum">   11835 </span><span class="lineCov">        155 :       ssesuffix = &quot;ps&quot;;</span>
<span class="lineNum">   11836 </span>            :       break;
<span class="lineNum">   11837 </span>            : 
<span class="lineNum">   11838 </span><span class="lineNoCov">          0 :     default:</span>
<span class="lineNum">   11839 </span><span class="lineNoCov">          0 :       gcc_unreachable ();</span>
<span class="lineNum">   11840 </span>            :     }
<span class="lineNum">   11841 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   11842 </span><span class="lineCov">      10432 :   switch (which_alternative)</span>
<span class="lineNum">   11843 </span>            :     {
<span class="lineNum">   11844 </span>            :     case 0:
<span class="lineNum">   11845 </span><span class="lineNoCov">          0 :       if (&lt;mask_applied&gt;)</span>
<span class="lineNum">   11846 </span>            :         ops = &quot;v%s%s\t{%%2, %%0, %%0&lt;mask_operand3_1&gt;|%%0&lt;mask_operand3_1&gt;, %%0, %%2}&quot;;
<span class="lineNum">   11847 </span>            :       else
<span class="lineNum">   11848 </span>            :         ops = &quot;%s%s\t{%%2, %%0|%%0, %%2}&quot;;
<span class="lineNum">   11849 </span>            :       break;
<span class="lineNum">   11850 </span><span class="lineCov">       1605 :     case 1:</span>
<span class="lineNum">   11851 </span><span class="lineCov">       1605 :     case 2:</span>
<span class="lineNum">   11852 </span><span class="lineCov">       1605 :       ops = &quot;v%s%s\t{%%2, %%1, %%0&lt;mask_operand3_1&gt;|%%0&lt;mask_operand3_1&gt;, %%1, %%2}&quot;;</span>
<span class="lineNum">   11853 </span><span class="lineCov">       1605 :       break;</span>
<span class="lineNum">   11854 </span><span class="lineNoCov">          0 :     default:</span>
<span class="lineNum">   11855 </span><span class="lineNoCov">          0 :       gcc_unreachable ();</span>
<span class="lineNum">   11856 </span>            :     }
<span class="lineNum">   11857 </span>            : 
<span class="lineNum">   11858 </span><span class="lineCov">      10432 :   snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);</span>
<span class="lineNum">   11859 </span><span class="lineCov">      10432 :   return buf;</span>
<span class="lineNum">   11860 </span>            : }
<span class="lineNum">   11861 </span>            :   [(set_attr &quot;isa&quot; &quot;noavx,avx,avx&quot;)
<a name="11862"><span class="lineNum">   11862 </span>            :    (set_attr &quot;type&quot; &quot;sselog&quot;)</a>
<span class="lineNum">   11863 </span>            :    (set (attr &quot;prefix_data16&quot;)
<span class="lineNum">   11864 </span><span class="lineCov">      10350 :      (if_then_else</span>
<span class="lineNum">   11865 </span>            :        (and (eq_attr &quot;alternative&quot; &quot;0&quot;)
<span class="lineNum">   11866 </span>            :             (eq_attr &quot;mode&quot; &quot;TI&quot;))
<span class="lineNum">   11867 </span><span class="lineNoCov">          0 :        (const_string &quot;1&quot;)</span>
<span class="lineNum">   11868 </span>            :        (const_string &quot;*&quot;)))
<span class="lineNum">   11869 </span>            :    (set_attr &quot;prefix&quot; &quot;&lt;mask_prefix3&gt;,evex&quot;)
<span class="lineNum">   11870 </span>            :    (set (attr &quot;mode&quot;)
<span class="lineNum">   11871 </span><span class="lineNoCov">          0 :         (cond [(and (match_test &quot;&lt;MODE_SIZE&gt; == 16&quot;)</span>
<span class="lineNum">   11872 </span>            :                     (match_test &quot;TARGET_SSE_PACKED_SINGLE_INSN_OPTIMAL&quot;))
<span class="lineNum">   11873 </span>            :                  (const_string &quot;&lt;ssePSmode&gt;&quot;)
<span class="lineNum">   11874 </span>            :                (match_test &quot;TARGET_AVX2&quot;)
<span class="lineNum">   11875 </span>            :                  (const_string &quot;&lt;sseinsnmode&gt;&quot;)
<span class="lineNum">   11876 </span>            :                (match_test &quot;TARGET_AVX&quot;)
<span class="lineNum">   11877 </span>            :                  (if_then_else
<span class="lineNum">   11878 </span>            :                    (match_test &quot;&lt;MODE_SIZE&gt; &gt; 16&quot;)
<span class="lineNum">   11879 </span>            :                    (const_string &quot;V8SF&quot;)
<span class="lineNum">   11880 </span><span class="lineNoCov">          0 :                    (const_string &quot;&lt;sseinsnmode&gt;&quot;))</span>
<span class="lineNum">   11881 </span>            :                (ior (not (match_test &quot;TARGET_SSE2&quot;))
<span class="lineNum">   11882 </span>            :                     (match_test &quot;optimize_function_for_size_p (cfun)&quot;))
<span class="lineNum">   11883 </span>            :                  (const_string &quot;V4SF&quot;)
<span class="lineNum">   11884 </span><span class="lineNoCov">          0 :               ]</span>
<span class="lineNum">   11885 </span>            :               (const_string &quot;&lt;sseinsnmode&gt;&quot;)))])
<span class="lineNum">   11886 </span>            : 
<span class="lineNum">   11887 </span>            : (define_insn &quot;*&lt;code&gt;&lt;mode&gt;3&quot;
<span class="lineNum">   11888 </span>            :   [(set (match_operand:VI12_AVX_AVX512F 0 &quot;register_operand&quot; &quot;=x,x,v&quot;)
<span class="lineNum">   11889 </span>            :         (any_logic:VI12_AVX_AVX512F
<span class="lineNum">   11890 </span>            :           (match_operand:VI12_AVX_AVX512F 1 &quot;vector_operand&quot; &quot;%0,x,v&quot;)
<span class="lineNum">   11891 </span>            :           (match_operand:VI12_AVX_AVX512F 2 &quot;vector_operand&quot; &quot;xBm,xm,vm&quot;)))]
<span class="lineNum">   11892 </span><span class="lineCov">      23487 :   &quot;TARGET_SSE &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">   11893 </span><span class="lineCov">      12229 : {</span>
<span class="lineNum">   11894 </span><span class="lineCov">       9911 :   static char buf[64];</span>
<span class="lineNum">   11895 </span><span class="lineCov">       9911 :   const char *ops;</span>
<span class="lineNum">   11896 </span><span class="lineCov">       9954 :   const char *tmp;</span>
<span class="lineNum">   11897 </span><span class="lineCov">       9996 :   const char *ssesuffix;</span>
<span class="lineNum">   11898 </span><span class="lineCov">          2 : </span>
<span class="lineNum">   11899 </span><span class="lineCov">       9911 :   switch (get_attr_mode (insn))</span>
<a name="11900"><span class="lineNum">   11900 </span>            :     {</a>
<span class="lineNum">   11901 </span><span class="lineCov">         12 :     case MODE_XI:</span>
<span class="lineNum">   11902 </span><span class="lineCov">     601971 :       gcc_assert (TARGET_AVX512F);</span>
<span class="lineNum">   11903 </span>            :       /* FALLTHRU */
<a name="11904"><span class="lineNum">   11904 </span><span class="lineCov">        104 :     case MODE_OI:</span></a>
<span class="lineNum">   11905 </span><span class="lineCov">        104 :       gcc_assert (TARGET_AVX2);</span>
<span class="lineNum">   11906 </span><span class="lineCov">  229536743 :       /* FALLTHRU */</span>
<span class="lineNum">   11907 </span><span class="lineCov">     611838 :     case MODE_TI:</span>
<span class="lineNum">   11908 </span><span class="lineCov">     611838 :       gcc_assert (TARGET_SSE2);</span>
<span class="lineNum">   11909 </span><span class="lineCov">       9867 :       tmp = &quot;p&lt;logic&gt;&quot;;</span>
<span class="lineNum">   11910 </span><span class="lineCov">   23547457 :       switch (&lt;MODE&gt;mode)</span>
<span class="lineNum">   11911 </span><span class="lineCov">        102 :         {</span>
<span class="lineNum">   11912 </span><span class="lineCov">  228948295 :         case E_V64QImode:</span>
<span class="lineNum">   11913 </span><span class="lineCov">  228948295 :         case E_V32HImode:</span>
<span class="lineNum">   11914 </span><span class="lineCov">  228961831 :           ssesuffix = &quot;q&quot;;</span>
<span class="lineNum">   11915 </span><span class="lineCov">  228934759 :           break;</span>
<span class="lineNum">   11916 </span><span class="lineCov">       9867 :         case E_V32QImode:</span>
<span class="lineNum">   11917 </span><span class="lineCov">     128568 :         case E_V16HImode:</span>
<span class="lineNum">   11918 </span><span class="lineCov">     128568 :         case E_V16QImode:</span>
<span class="lineNum">   11919 </span><span class="lineCov">     128578 :         case E_V8HImode:</span>
<span class="lineNum">   11920 </span><span class="lineCov">     350544 :           ssesuffix = TARGET_AVX512VL &amp;&amp; which_alternative == 2 ? &quot;q&quot; : &quot;&quot;;</span>
<span class="lineNum">   11921 </span>            :           break;
<span class="lineNum">   11922 </span>            :         default:
<span class="lineNum">   11923 </span><span class="lineCov">         13 :           gcc_unreachable ();</span>
<span class="lineNum">   11924 </span>            :         }
<span class="lineNum">   11925 </span>            :       break;
<span class="lineNum">   11926 </span>            : 
<span class="lineNum">   11927 </span><span class="lineNoCov">          0 :     case MODE_V8SF:</span>
<span class="lineNum">   11928 </span><span class="lineNoCov">          0 :       gcc_assert (TARGET_AVX);</span>
<span class="lineNum">   11929 </span>            :       /* FALLTHRU */
<span class="lineNum">   11930 </span><span class="lineCov">         32 :     case MODE_V4SF:</span>
<span class="lineNum">   11931 </span><span class="lineCov">         32 :       gcc_assert (TARGET_SSE);</span>
<span class="lineNum">   11932 </span><span class="lineCov">         48 :       tmp = &quot;&lt;logic&gt;&quot;;</span>
<span class="lineNum">   11933 </span>            :       ssesuffix = &quot;ps&quot;;
<span class="lineNum">   11934 </span>            :       break;
<span class="lineNum">   11935 </span>            : 
<span class="lineNum">   11936 </span><span class="lineCov">      13467 :     default:</span>
<span class="lineNum">   11937 </span><span class="lineNoCov">          0 :       gcc_unreachable ();</span>
<span class="lineNum">   11938 </span><span class="lineCov">         48 :     }</span>
<span class="lineNum">   11939 </span>            : 
<span class="lineNum">   11940 </span><span class="lineCov">      23378 :   switch (which_alternative)</span>
<span class="lineNum">   11941 </span><span class="lineCov">      13467 :     {</span>
<span class="lineNum">   11942 </span><span class="lineCov">      13467 :     case 0:</span>
<span class="lineNum">   11943 </span><span class="lineCov">      13467 :       ops = &quot;%s%s\t{%%2, %%0|%%0, %%2}&quot;;</span>
<span class="lineNum">   11944 </span><span class="lineCov">      13467 :       break;</span>
<span class="lineNum">   11945 </span><span class="lineCov">      13846 :     case 1:</span>
<span class="lineNum">   11946 </span><span class="lineCov">      13826 :     case 2:</span>
<span class="lineNum">   11947 </span><span class="lineCov">        379 :       ops = &quot;v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}&quot;;</span>
<span class="lineNum">   11948 </span><span class="lineCov">        379 :       break;</span>
<span class="lineNum">   11949 </span><span class="lineNoCov">          0 :     default:</span>
<span class="lineNum">   11950 </span><span class="lineCov">         24 :       gcc_unreachable ();</span>
<span class="lineNum">   11951 </span>            :     }
<span class="lineNum">   11952 </span>            : 
<span class="lineNum">   11953 </span><span class="lineCov">       9911 :   snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);</span>
<span class="lineNum">   11954 </span><span class="lineCov">       9911 :   return buf;</span>
<span class="lineNum">   11955 </span>            : }
<span class="lineNum">   11956 </span><span class="lineCov">         24 :   [(set_attr &quot;isa&quot; &quot;noavx,avx,avx&quot;)</span>
<a name="11957"><span class="lineNum">   11957 </span>            :    (set_attr &quot;type&quot; &quot;sselog&quot;)</a>
<span class="lineNum">   11958 </span>            :    (set (attr &quot;prefix_data16&quot;)
<span class="lineNum">   11959 </span><span class="lineCov">       9909 :      (if_then_else</span>
<span class="lineNum">   11960 </span>            :        (and (eq_attr &quot;alternative&quot; &quot;0&quot;)
<span class="lineNum">   11961 </span>            :             (eq_attr &quot;mode&quot; &quot;TI&quot;))
<span class="lineNum">   11962 </span>            :        (const_string &quot;1&quot;)
<span class="lineNum">   11963 </span>            :        (const_string &quot;*&quot;)))
<span class="lineNum">   11964 </span>            :    (set_attr &quot;prefix&quot; &quot;orig,vex,evex&quot;)
<span class="lineNum">   11965 </span>            :    (set (attr &quot;mode&quot;)
<span class="lineNum">   11966 </span><span class="lineCov">   11302340 :         (cond [(and (match_test &quot;&lt;MODE_SIZE&gt; == 16&quot;)</span>
<span class="lineNum">   11967 </span><span class="lineCov">   31628064 :                     (match_test &quot;TARGET_SSE_PACKED_SINGLE_INSN_OPTIMAL&quot;))</span>
<span class="lineNum">   11968 </span><span class="lineCov">    2825609 :                  (const_string &quot;&lt;ssePSmode&gt;&quot;)</span>
<span class="lineNum">   11969 </span>            :                (match_test &quot;TARGET_AVX2&quot;)
<span class="lineNum">   11970 </span>            :                  (const_string &quot;&lt;sseinsnmode&gt;&quot;)
<span class="lineNum">   11971 </span><span class="lineCov">    7105418 :                (match_test &quot;TARGET_AVX&quot;)</span>
<span class="lineNum">   11972 </span>            :                  (if_then_else
<span class="lineNum">   11973 </span>            :                    (match_test &quot;&lt;MODE_SIZE&gt; &gt; 16&quot;)
<span class="lineNum">   11974 </span><span class="lineCov">         24 :                    (const_string &quot;V8SF&quot;)</span>
<span class="lineNum">   11975 </span>            :                    (const_string &quot;&lt;sseinsnmode&gt;&quot;))
<span class="lineNum">   11976 </span>            :                (ior (not (match_test &quot;TARGET_SSE2&quot;))
<span class="lineNum">   11977 </span><span class="lineCov">   89998647 :                     (match_test &quot;optimize_function_for_size_p (cfun)&quot;))</span>
<span class="lineNum">   11978 </span>            :                  (const_string &quot;V4SF&quot;)
<span class="lineNum">   11979 </span><span class="lineCov">     496808 :               ]</span>
<span class="lineNum">   11980 </span>            :               (const_string &quot;&lt;sseinsnmode&gt;&quot;)))])
<span class="lineNum">   11981 </span><span class="lineCov">   73795317 : </span>
<span class="lineNum">   11982 </span><span class="lineCov">     182565 : (define_insn &quot;&lt;avx512&gt;_testm&lt;mode&gt;3&lt;mask_scalar_merge_name&gt;&quot;</span>
<span class="lineNum">   11983 </span><span class="lineCov">    2561193 :   [(set (match_operand:&lt;avx512fmaskmode&gt; 0 &quot;register_operand&quot; &quot;=Yk&quot;)</span>
<span class="lineNum">   11984 </span>            :         (unspec:&lt;avx512fmaskmode&gt;
<span class="lineNum">   11985 </span>            :          [(match_operand:VI12_AVX512VL 1 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">   11986 </span><span class="lineCov">  360841879 :           (match_operand:VI12_AVX512VL 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;)]</span>
<span class="lineNum">   11987 </span><span class="lineCov">  159196982 :          UNSPEC_TESTM))]</span>
<span class="lineNum">   11988 </span><span class="lineCov">  172617855 :   &quot;TARGET_AVX512BW&quot;</span>
<span class="lineNum">   11989 </span><span class="lineCov">       5731 :   &quot;vptestm&lt;ssemodesuffix&gt;\t{%2, %1, %0&lt;mask_scalar_merge_operand3&gt;|%0&lt;mask_scalar_merge_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   11990 </span><span class="lineCov">     145006 :   [(set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   11991 </span><span class="lineCov">    1242216 :    (set_attr &quot;mode&quot;  &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   11992 </span><span class="lineCov">  109653591 : </span>
<span class="lineNum">   11993 </span><span class="lineCov">    1103304 : (define_insn &quot;&lt;avx512&gt;_testm&lt;mode&gt;3&lt;mask_scalar_merge_name&gt;&quot;</span>
<span class="lineNum">   11994 </span><span class="lineCov">      11408 :   [(set (match_operand:&lt;avx512fmaskmode&gt; 0 &quot;register_operand&quot; &quot;=Yk&quot;)</span>
<span class="lineNum">   11995 </span><span class="lineNoCov">          0 :         (unspec:&lt;avx512fmaskmode&gt;</span>
<span class="lineNum">   11996 </span><span class="lineCov">        549 :          [(match_operand:VI48_AVX512VL 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   11997 </span><span class="lineCov">     184912 :           (match_operand:VI48_AVX512VL 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;)]</span>
<span class="lineNum">   11998 </span><span class="lineCov">      17131 :          UNSPEC_TESTM))]</span>
<span class="lineNum">   11999 </span><span class="lineCov">     184627 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   12000 </span><span class="lineCov">     184537 :   &quot;vptestm&lt;ssemodesuffix&gt;\t{%2, %1, %0&lt;mask_scalar_merge_operand3&gt;|%0&lt;mask_scalar_merge_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   12001 </span><span class="lineCov">         25 :   [(set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   12002 </span><span class="lineCov">         50 :    (set_attr &quot;mode&quot;  &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   12003 </span><span class="lineCov">     184528 : </span>
<span class="lineNum">   12004 </span><span class="lineCov">     184944 : (define_insn &quot;&lt;avx512&gt;_testnm&lt;mode&gt;3&lt;mask_scalar_merge_name&gt;&quot;</span>
<span class="lineNum">   12005 </span><span class="lineCov">     184879 :   [(set (match_operand:&lt;avx512fmaskmode&gt; 0 &quot;register_operand&quot; &quot;=Yk&quot;)</span>
<span class="lineNum">   12006 </span><span class="lineNoCov">          0 :         (unspec:&lt;avx512fmaskmode&gt;</span>
<span class="lineNum">   12007 </span><span class="lineNoCov">          0 :          [(match_operand:VI12_AVX512VL 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   12008 </span><span class="lineCov">     184487 :           (match_operand:VI12_AVX512VL 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;)]</span>
<span class="lineNum">   12009 </span><span class="lineCov">     184487 :          UNSPEC_TESTNM))]</span>
<span class="lineNum">   12010 </span><span class="lineCov">        466 :   &quot;TARGET_AVX512BW&quot;</span>
<span class="lineNum">   12011 </span><span class="lineNoCov">          0 :   &quot;vptestnm&lt;ssemodesuffix&gt;\t{%2, %1, %0&lt;mask_scalar_merge_operand3&gt;|%0&lt;mask_scalar_merge_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   12012 </span><span class="lineCov">        392 :   [(set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   12013 </span><span class="lineCov">        392 :    (set_attr &quot;mode&quot;  &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   12014 </span><span class="lineCov">        467 : </span>
<a name="12015"><span class="lineNum">   12015 </span><span class="lineCov">        467 : (define_insn &quot;&lt;avx512&gt;_testnm&lt;mode&gt;3&lt;mask_scalar_merge_name&gt;&quot;</span></a>
<span class="lineNum">   12016 </span><span class="lineCov">        392 :   [(set (match_operand:&lt;avx512fmaskmode&gt; 0 &quot;register_operand&quot; &quot;=Yk&quot;)</span>
<span class="lineNum">   12017 </span><span class="lineNoCov">          0 :         (unspec:&lt;avx512fmaskmode&gt;</span>
<span class="lineNum">   12018 </span><span class="lineCov">        588 :          [(match_operand:VI48_AVX512VL 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   12019 </span><span class="lineCov">        537 :           (match_operand:VI48_AVX512VL 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;)]</span>
<span class="lineNum">   12020 </span><span class="lineCov">        683 :          UNSPEC_TESTNM))]</span>
<span class="lineNum">   12021 </span><span class="lineCov">        725 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   12022 </span><span class="lineCov">        713 :   &quot;vptestnm&lt;ssemodesuffix&gt;\t{%2, %1, %0&lt;mask_scalar_merge_operand3&gt;|%0&lt;mask_scalar_merge_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   12023 </span><span class="lineCov">        297 :   [(set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   12024 </span><span class="lineCov">        265 :    (set_attr &quot;mode&quot;  &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   12025 </span><span class="lineCov">        417 : </span>
<span class="lineNum">   12026 </span><span class="lineCov">        433 : ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span>
<span class="lineNum">   12027 </span><span class="lineCov">        392 : ;;</span>
<span class="lineNum">   12028 </span><span class="lineCov">         24 : ;; Parallel integral element swizzling</span>
<span class="lineNum">   12029 </span>            : ;;
<span class="lineNum">   12030 </span><span class="lineNoCov">          0 : ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span>
<span class="lineNum">   12031 </span>            : 
<span class="lineNum">   12032 </span>            : (define_expand &quot;vec_pack_trunc_&lt;mode&gt;&quot;
<span class="lineNum">   12033 </span><span class="lineNoCov">          0 :   [(match_operand:&lt;ssepackmode&gt; 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   12034 </span><span class="lineNoCov">          0 :    (match_operand:VI248_AVX2_8_AVX512F_24_AVX512BW 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   12035 </span><span class="lineNoCov">          0 :    (match_operand:VI248_AVX2_8_AVX512F_24_AVX512BW 2 &quot;register_operand&quot;)]</span>
<span class="lineNum">   12036 </span>            :   &quot;TARGET_SSE2&quot;
<span class="lineNum">   12037 </span>            : {
<span class="lineNum">   12038 </span>            :   rtx op1 = gen_lowpart (&lt;ssepackmode&gt;mode, operands[1]);
<span class="lineNum">   12039 </span>            :   rtx op2 = gen_lowpart (&lt;ssepackmode&gt;mode, operands[2]);
<span class="lineNum">   12040 </span><span class="lineNoCov">          0 :   ix86_expand_vec_extract_even_odd (operands[0], op1, op2, 0);</span>
<span class="lineNum">   12041 </span><span class="lineNoCov">          0 :   DONE;</span>
<span class="lineNum">   12042 </span>            : })
<span class="lineNum">   12043 </span>            : 
<span class="lineNum">   12044 </span><span class="lineCov">     102078 : (define_expand &quot;vec_pack_trunc_qi&quot;</span>
<span class="lineNum">   12045 </span><span class="lineCov">     102078 :   [(set (match_operand:HI 0 (&quot;register_operand&quot;))</span>
<span class="lineNum">   12046 </span><span class="lineCov">     102078 :         (ior:HI (ashift:HI (zero_extend:HI (match_operand:QI 2 (&quot;register_operand&quot;)))</span>
<span class="lineNum">   12047 </span>            :                            (const_int 8))
<span class="lineNum">   12048 </span>            :                 (zero_extend:HI (match_operand:QI 1 (&quot;register_operand&quot;)))))]
<span class="lineNum">   12049 </span>            :   &quot;TARGET_AVX512F&quot;)
<span class="lineNum">   12050 </span>            : 
<span class="lineNum">   12051 </span>            : (define_expand &quot;vec_pack_trunc_&lt;mode&gt;&quot;
<span class="lineNum">   12052 </span><span class="lineCov">      19413 :   [(set (match_operand:&lt;DOUBLEMASKMODE&gt; 0 (&quot;register_operand&quot;))</span>
<span class="lineNum">   12053 </span>            :         (ior:&lt;DOUBLEMASKMODE&gt; (ashift:&lt;DOUBLEMASKMODE&gt; (zero_extend:&lt;DOUBLEMASKMODE&gt; (match_operand:SWI24 2 (&quot;register_operand&quot;)))
<span class="lineNum">   12054 </span>            :                            (match_dup 3))
<span class="lineNum">   12055 </span><span class="lineCov">      91324 :                 (zero_extend:&lt;DOUBLEMASKMODE&gt; (match_operand:SWI24 1 (&quot;register_operand&quot;)))))]</span>
<span class="lineNum">   12056 </span><span class="lineCov">      91324 :   &quot;TARGET_AVX512BW&quot;</span>
<span class="lineNum">   12057 </span><span class="lineCov">      91324 : {</span>
<span class="lineNum">   12058 </span><span class="lineCov">      91324 :   operands[3] = GEN_INT (GET_MODE_BITSIZE (&lt;MODE&gt;mode));</span>
<span class="lineNum">   12059 </span><span class="lineCov">      91324 : })</span>
<a name="12060"><span class="lineNum">   12060 </span><span class="lineCov">      91324 : </span></a>
<span class="lineNum">   12061 </span>            : (define_insn &quot;&lt;sse2_avx2&gt;_packsswb&lt;mask_name&gt;&quot;
<span class="lineNum">   12062 </span>            :   [(set (match_operand:VI1_AVX512 0 &quot;register_operand&quot; &quot;=x,x,v&quot;)
<span class="lineNum">   12063 </span>            :         (vec_concat:VI1_AVX512
<span class="lineNum">   12064 </span><span class="lineNoCov">          0 :           (ss_truncate:&lt;ssehalfvecmode&gt;</span>
<span class="lineNum">   12065 </span>            :             (match_operand:&lt;sseunpackmode&gt; 1 &quot;register_operand&quot; &quot;0,x,v&quot;))
<span class="lineNum">   12066 </span><span class="lineCov">          1 :           (ss_truncate:&lt;ssehalfvecmode&gt;</span>
<span class="lineNum">   12067 </span>            :             (match_operand:&lt;sseunpackmode&gt; 2 &quot;vector_operand&quot; &quot;xBm,xm,vm&quot;))))]
<span class="lineNum">   12068 </span><span class="lineCov">         31 :   &quot;TARGET_SSE2 &amp;&amp; &lt;mask_mode512bit_condition&gt; &amp;&amp; &lt;mask_avx512bw_condition&gt;&quot;</span>
<span class="lineNum">   12069 </span><span class="lineCov">     102092 :   &quot;@</span>
<span class="lineNum">   12070 </span><span class="lineCov">     102092 :    packsswb\t{%2, %0|%0, %2}</span>
<span class="lineNum">   12071 </span><span class="lineCov">     102092 :    vpacksswb\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}</span>
<span class="lineNum">   12072 </span><span class="lineCov">        176 :    vpacksswb\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   12073 </span><span class="lineCov">        176 :   [(set_attr &quot;isa&quot; &quot;noavx,avx,avx512bw&quot;)</span>
<span class="lineNum">   12074 </span>            :    (set_attr &quot;type&quot; &quot;sselog&quot;)
<span class="lineNum">   12075 </span>            :    (set_attr &quot;prefix_data16&quot; &quot;1,*,*&quot;)
<span class="lineNum">   12076 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix&quot; &quot;orig,&lt;mask_prefix&gt;,evex&quot;)</span>
<span class="lineNum">   12077 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   12078 </span>            : 
<span class="lineNum">   12079 </span>            : (define_insn &quot;&lt;sse2_avx2&gt;_packssdw&lt;mask_name&gt;&quot;
<span class="lineNum">   12080 </span><span class="lineCov">    1483123 :   [(set (match_operand:VI2_AVX2 0 &quot;register_operand&quot; &quot;=x,x,v&quot;)</span>
<span class="lineNum">   12081 </span><span class="lineCov">    1483123 :         (vec_concat:VI2_AVX2</span>
<span class="lineNum">   12082 </span><span class="lineCov">    1483123 :           (ss_truncate:&lt;ssehalfvecmode&gt;</span>
<span class="lineNum">   12083 </span>            :             (match_operand:&lt;sseunpackmode&gt; 1 &quot;register_operand&quot; &quot;0,x,v&quot;))
<a name="12084"><span class="lineNum">   12084 </span>            :           (ss_truncate:&lt;ssehalfvecmode&gt;</a>
<span class="lineNum">   12085 </span>            :             (match_operand:&lt;sseunpackmode&gt; 2 &quot;vector_operand&quot; &quot;xBm,xm,vm&quot;))))]
<span class="lineNum">   12086 </span><span class="lineCov">     893961 :   &quot;TARGET_SSE2 &amp;&amp; &lt;mask_mode512bit_condition&gt; &amp;&amp; &lt;mask_avx512bw_condition&gt;&quot;</span>
<span class="lineNum">   12087 </span><span class="lineNoCov">          0 :   &quot;@</span>
<span class="lineNum">   12088 </span>            :    packssdw\t{%2, %0|%0, %2}
<span class="lineNum">   12089 </span>            :    vpackssdw\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}
<span class="lineNum">   12090 </span>            :    vpackssdw\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;
<span class="lineNum">   12091 </span>            :   [(set_attr &quot;isa&quot; &quot;noavx,avx,avx512bw&quot;)
<span class="lineNum">   12092 </span><span class="lineNoCov">          0 :    (set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">   12093 </span>            :    (set_attr &quot;prefix_data16&quot; &quot;1,*,*&quot;)
<span class="lineNum">   12094 </span><span class="lineCov">        917 :    (set_attr &quot;prefix&quot; &quot;orig,&lt;mask_prefix&gt;,evex&quot;)</span>
<span class="lineNum">   12095 </span><span class="lineCov">       5196 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   12096 </span><span class="lineCov">       4279 : </span>
<span class="lineNum">   12097 </span><span class="lineCov">       4415 : (define_insn &quot;&lt;sse2_avx2&gt;_packuswb&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   12098 </span><span class="lineCov">        136 :   [(set (match_operand:VI1_AVX512 0 &quot;register_operand&quot; &quot;=x,x,v&quot;)</span>
<span class="lineNum">   12099 </span><span class="lineCov">        244 :         (vec_concat:VI1_AVX512</span>
<span class="lineNum">   12100 </span><span class="lineCov">        244 :           (us_truncate:&lt;ssehalfvecmode&gt;</span>
<span class="lineNum">   12101 </span><span class="lineCov">        244 :             (match_operand:&lt;sseunpackmode&gt; 1 &quot;register_operand&quot; &quot;0,x,v&quot;))</span>
<span class="lineNum">   12102 </span><span class="lineCov">        244 :           (us_truncate:&lt;ssehalfvecmode&gt;</span>
<span class="lineNum">   12103 </span><span class="lineCov">       1547 :             (match_operand:&lt;sseunpackmode&gt; 2 &quot;vector_operand&quot; &quot;xBm,xm,vm&quot;))))]</span>
<span class="lineNum">   12104 </span><span class="lineCov">       5519 :   &quot;TARGET_SSE2 &amp;&amp; &lt;mask_mode512bit_condition&gt; &amp;&amp; &lt;mask_avx512bw_condition&gt;&quot;</span>
<span class="lineNum">   12105 </span><span class="lineNoCov">          0 :   &quot;@</span>
<span class="lineNum">   12106 </span><span class="lineCov">     129026 :    packuswb\t{%2, %0|%0, %2}</span>
<span class="lineNum">   12107 </span><span class="lineCov">     129026 :    vpackuswb\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}</span>
<span class="lineNum">   12108 </span><span class="lineCov">     129026 :    vpackuswb\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   12109 </span><span class="lineCov">     129076 :   [(set_attr &quot;isa&quot; &quot;noavx,avx,avx512bw&quot;)</span>
<span class="lineNum">   12110 </span><span class="lineCov">          9 :    (set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">   12111 </span><span class="lineCov">          9 :    (set_attr &quot;prefix_data16&quot; &quot;1,*,*&quot;)</span>
<span class="lineNum">   12112 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix&quot; &quot;orig,&lt;mask_prefix&gt;,evex&quot;)</span>
<span class="lineNum">   12113 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])
<span class="lineNum">   12114 </span>            : 
<span class="lineNum">   12115 </span><span class="lineCov">         38 : (define_insn &quot;avx512bw_interleave_highv64qi&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   12116 </span>            :   [(set (match_operand:V64QI 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   12117 </span>            :         (vec_select:V64QI
<span class="lineNum">   12118 </span><span class="lineCov">      33549 :           (vec_concat:V128QI</span>
<span class="lineNum">   12119 </span><span class="lineCov">      33549 :             (match_operand:V64QI 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   12120 </span><span class="lineCov">      33549 :             (match_operand:V64QI 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;))</span>
<span class="lineNum">   12121 </span>            :           (parallel [(const_int 8)  (const_int 72)
<span class="lineNum">   12122 </span>            :                      (const_int 9)  (const_int 73)
<span class="lineNum">   12123 </span>            :                      (const_int 10) (const_int 74)
<span class="lineNum">   12124 </span>            :                      (const_int 11) (const_int 75)
<a name="12125"><span class="lineNum">   12125 </span>            :                      (const_int 12) (const_int 76)</a>
<span class="lineNum">   12126 </span><span class="lineNoCov">          0 :                      (const_int 13) (const_int 77)</span>
<span class="lineNum">   12127 </span><span class="lineCov">       1102 :                      (const_int 14) (const_int 78)</span>
<span class="lineNum">   12128 </span>            :                      (const_int 15) (const_int 79)
<span class="lineNum">   12129 </span><span class="lineNoCov">          0 :                      (const_int 24) (const_int 88)</span>
<span class="lineNum">   12130 </span><span class="lineNoCov">          0 :                      (const_int 25) (const_int 89)</span>
<span class="lineNum">   12131 </span><span class="lineNoCov">          0 :                      (const_int 26) (const_int 90)</span>
<span class="lineNum">   12132 </span>            :                      (const_int 27) (const_int 91)
<span class="lineNum">   12133 </span>            :                      (const_int 28) (const_int 92)
<span class="lineNum">   12134 </span>            :                      (const_int 29) (const_int 93)
<span class="lineNum">   12135 </span><span class="lineNoCov">          0 :                      (const_int 30) (const_int 94)</span>
<span class="lineNum">   12136 </span><span class="lineNoCov">          0 :                      (const_int 31) (const_int 95)</span>
<span class="lineNum">   12137 </span>            :                      (const_int 40) (const_int 104)
<span class="lineNum">   12138 </span>            :                      (const_int 41) (const_int 105)
<span class="lineNum">   12139 </span><span class="lineNoCov">          0 :                      (const_int 42) (const_int 106)</span>
<span class="lineNum">   12140 </span>            :                      (const_int 43) (const_int 107)
<span class="lineNum">   12141 </span>            :                      (const_int 44) (const_int 108)
<span class="lineNum">   12142 </span>            :                      (const_int 45) (const_int 109)
<span class="lineNum">   12143 </span>            :                      (const_int 46) (const_int 110)
<span class="lineNum">   12144 </span>            :                      (const_int 47) (const_int 111)
<span class="lineNum">   12145 </span><span class="lineNoCov">          0 :                      (const_int 56) (const_int 120)</span>
<span class="lineNum">   12146 </span>            :                      (const_int 57) (const_int 121)
<span class="lineNum">   12147 </span>            :                      (const_int 58) (const_int 122)
<span class="lineNum">   12148 </span><span class="lineCov">       2742 :                      (const_int 59) (const_int 123)</span>
<span class="lineNum">   12149 </span><span class="lineCov">       2653 :                      (const_int 60) (const_int 124)</span>
<span class="lineNum">   12150 </span><span class="lineCov">       2653 :                      (const_int 61) (const_int 125)</span>
<span class="lineNum">   12151 </span>            :                      (const_int 62) (const_int 126)
<span class="lineNum">   12152 </span><span class="lineCov">         89 :                      (const_int 63) (const_int 127)])))]</span>
<span class="lineNum">   12153 </span><span class="lineCov">        133 :   &quot;TARGET_AVX512BW&quot;</span>
<span class="lineNum">   12154 </span><span class="lineCov">       2742 :   &quot;vpunpckhbw\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   12155 </span><span class="lineCov">         89 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">   12156 </span><span class="lineCov">         89 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   12157 </span><span class="lineCov">        293 :    (set_attr &quot;mode&quot; &quot;XI&quot;)])</span>
<span class="lineNum">   12158 </span><span class="lineCov">        293 : </span>
<span class="lineNum">   12159 </span><span class="lineCov">        204 : (define_insn &quot;avx2_interleave_highv32qi&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   12160 </span>            :   [(set (match_operand:V32QI 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   12161 </span><span class="lineCov">        180 :         (vec_select:V32QI</span>
<span class="lineNum">   12162 </span><span class="lineCov">        180 :           (vec_concat:V64QI</span>
<span class="lineNum">   12163 </span>            :             (match_operand:V32QI 1 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">   12164 </span><span class="lineCov">        180 :             (match_operand:V32QI 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;))</span>
<span class="lineNum">   12165 </span><span class="lineCov">        180 :           (parallel [(const_int 8)  (const_int 40)</span>
<span class="lineNum">   12166 </span>            :                      (const_int 9)  (const_int 41)
<span class="lineNum">   12167 </span><span class="lineCov">        180 :                      (const_int 10) (const_int 42)</span>
<span class="lineNum">   12168 </span><span class="lineCov">       2127 :                      (const_int 11) (const_int 43)</span>
<span class="lineNum">   12169 </span><span class="lineCov">         20 :                      (const_int 12) (const_int 44)</span>
<span class="lineNum">   12170 </span><span class="lineCov">       2127 :                      (const_int 13) (const_int 45)</span>
<span class="lineNum">   12171 </span><span class="lineCov">       2127 :                      (const_int 14) (const_int 46)</span>
<span class="lineNum">   12172 </span><span class="lineCov">       3894 :                      (const_int 15) (const_int 47)</span>
<span class="lineNum">   12173 </span><span class="lineCov">        180 :                      (const_int 24) (const_int 56)</span>
<span class="lineNum">   12174 </span><span class="lineCov">        180 :                      (const_int 25) (const_int 57)</span>
<span class="lineNum">   12175 </span>            :                      (const_int 26) (const_int 58)
<span class="lineNum">   12176 </span><span class="lineCov">        180 :                      (const_int 27) (const_int 59)</span>
<span class="lineNum">   12177 </span><span class="lineCov">        180 :                      (const_int 28) (const_int 60)</span>
<span class="lineNum">   12178 </span>            :                      (const_int 29) (const_int 61)
<span class="lineNum">   12179 </span><span class="lineCov">        180 :                      (const_int 30) (const_int 62)</span>
<span class="lineNum">   12180 </span><span class="lineCov">        180 :                      (const_int 31) (const_int 63)])))]</span>
<span class="lineNum">   12181 </span><span class="lineCov">        183 :   &quot;TARGET_AVX2 &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;</span>
<span class="lineNum">   12182 </span><span class="lineCov">          2 :   &quot;vpunpckhbw\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   12183 </span><span class="lineCov">        180 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">   12184 </span>            :    (set_attr &quot;prefix&quot; &quot;&lt;mask_prefix&gt;&quot;)
<span class="lineNum">   12185 </span><span class="lineCov">        745 :    (set_attr &quot;mode&quot; &quot;OI&quot;)])</span>
<span class="lineNum">   12186 </span><span class="lineCov">        180 : </span>
<span class="lineNum">   12187 </span><span class="lineCov">        565 : (define_insn &quot;vec_interleave_highv16qi&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   12188 </span><span class="lineCov">        220 :   [(set (match_operand:V16QI 0 &quot;register_operand&quot; &quot;=x,v&quot;)</span>
<span class="lineNum">   12189 </span><span class="lineCov">        260 :         (vec_select:V16QI</span>
<span class="lineNum">   12190 </span><span class="lineCov">        508 :           (vec_concat:V32QI</span>
<span class="lineNum">   12191 </span><span class="lineCov">        180 :             (match_operand:V16QI 1 &quot;register_operand&quot; &quot;0,v&quot;)</span>
<span class="lineNum">   12192 </span><span class="lineCov">        180 :             (match_operand:V16QI 2 &quot;vector_operand&quot; &quot;xBm,vm&quot;))</span>
<span class="lineNum">   12193 </span><span class="lineCov">       2488 :           (parallel [(const_int 8)  (const_int 24)</span>
<span class="lineNum">   12194 </span><span class="lineCov">        220 :                      (const_int 9)  (const_int 25)</span>
<span class="lineNum">   12195 </span><span class="lineCov">        220 :                      (const_int 10) (const_int 26)</span>
<span class="lineNum">   12196 </span><span class="lineCov">        548 :                      (const_int 11) (const_int 27)</span>
<span class="lineNum">   12197 </span><span class="lineCov">       2173 :                      (const_int 12) (const_int 28)</span>
<span class="lineNum">   12198 </span><span class="lineCov">       2107 :                      (const_int 13) (const_int 29)</span>
<span class="lineNum">   12199 </span><span class="lineCov">       2475 :                      (const_int 14) (const_int 30)</span>
<span class="lineNum">   12200 </span><span class="lineCov">       2147 :                      (const_int 15) (const_int 31)])))]</span>
<span class="lineNum">   12201 </span><span class="lineCov">       8777 :   &quot;TARGET_SSE2 &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;</span>
<span class="lineNum">   12202 </span><span class="lineCov">       6833 :   &quot;@</span>
<span class="lineNum">   12203 </span><span class="lineCov">       2107 :    punpckhbw\t{%2, %0|%0, %2}</span>
<span class="lineNum">   12204 </span><span class="lineCov">        180 :    vpunpckhbw\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   12205 </span><span class="lineCov">        548 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<span class="lineNum">   12206 </span><span class="lineCov">       3313 :    (set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">   12207 </span><span class="lineCov">       3300 :    (set_attr &quot;prefix_data16&quot; &quot;1,*&quot;)</span>
<span class="lineNum">   12208 </span><span class="lineCov">        548 :    (set_attr &quot;prefix&quot; &quot;orig,&lt;mask_prefix&gt;&quot;)</span>
<span class="lineNum">   12209 </span><span class="lineCov">        387 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   12210 </span><span class="lineCov">        413 : </span>
<span class="lineNum">   12211 </span><span class="lineCov">        530 : (define_insn &quot;avx512bw_interleave_lowv64qi&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   12212 </span><span class="lineCov">        387 :   [(set (match_operand:V64QI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   12213 </span><span class="lineCov">        220 :         (vec_select:V64QI</span>
<span class="lineNum">   12214 </span><span class="lineCov">        697 :           (vec_concat:V128QI</span>
<span class="lineNum">   12215 </span><span class="lineCov">        207 :             (match_operand:V64QI 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   12216 </span><span class="lineCov">        512 :             (match_operand:V64QI 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;))</span>
<span class="lineNum">   12217 </span><span class="lineCov">        572 :           (parallel [(const_int 0) (const_int 64)</span>
<span class="lineNum">   12218 </span><span class="lineCov">        345 :                      (const_int 1) (const_int 65)</span>
<span class="lineNum">   12219 </span><span class="lineCov">        431 :                      (const_int 2) (const_int 66)</span>
<span class="lineNum">   12220 </span><span class="lineCov">        655 :                      (const_int 3) (const_int 67)</span>
<span class="lineNum">   12221 </span><span class="lineCov">        220 :                      (const_int 4) (const_int 68)</span>
<span class="lineNum">   12222 </span><span class="lineCov">        220 :                      (const_int 5) (const_int 69)</span>
<span class="lineNum">   12223 </span><span class="lineCov">        672 :                      (const_int 6) (const_int 70)</span>
<span class="lineNum">   12224 </span><span class="lineCov">        260 :                      (const_int 7) (const_int 71)</span>
<span class="lineNum">   12225 </span><span class="lineCov">        260 :                      (const_int 16) (const_int 80)</span>
<span class="lineNum">   12226 </span><span class="lineCov">        570 :                      (const_int 17) (const_int 81)</span>
<span class="lineNum">   12227 </span><span class="lineCov">        237 :                      (const_int 18) (const_int 82)</span>
<span class="lineNum">   12228 </span><span class="lineCov">        237 :                      (const_int 19) (const_int 83)</span>
<span class="lineNum">   12229 </span><span class="lineCov">        507 :                      (const_int 20) (const_int 84)</span>
<span class="lineNum">   12230 </span><span class="lineCov">       1073 :                      (const_int 21) (const_int 85)</span>
<span class="lineNum">   12231 </span><span class="lineCov">       1096 :                      (const_int 22) (const_int 86)</span>
<span class="lineNum">   12232 </span><span class="lineCov">       1383 :                      (const_int 23) (const_int 87)</span>
<span class="lineNum">   12233 </span><span class="lineCov">       1073 :                      (const_int 32) (const_int 96)</span>
<span class="lineNum">   12234 </span><span class="lineCov">       1073 :                      (const_int 33) (const_int 97)</span>
<span class="lineNum">   12235 </span><span class="lineCov">       1217 :                      (const_int 34) (const_int 98)</span>
<span class="lineNum">   12236 </span><span class="lineCov">       1194 :                      (const_int 35) (const_int 99)</span>
<span class="lineNum">   12237 </span><span class="lineCov">       1079 :                      (const_int 36) (const_int 100)</span>
<span class="lineNum">   12238 </span><span class="lineCov">       1217 :                      (const_int 37) (const_int 101)</span>
<span class="lineNum">   12239 </span><span class="lineCov">       1217 :                      (const_int 38) (const_int 102)</span>
<span class="lineNum">   12240 </span><span class="lineCov">       1079 :                      (const_int 39) (const_int 103)</span>
<span class="lineNum">   12241 </span><span class="lineCov">       1217 :                      (const_int 48) (const_int 112)</span>
<span class="lineNum">   12242 </span><span class="lineCov">       1217 :                      (const_int 49) (const_int 113)</span>
<span class="lineNum">   12243 </span><span class="lineCov">       1056 :                      (const_int 50) (const_int 114)</span>
<span class="lineNum">   12244 </span><span class="lineCov">       1194 :                      (const_int 51) (const_int 115)</span>
<span class="lineNum">   12245 </span><span class="lineCov">       1194 :                      (const_int 52) (const_int 116)</span>
<span class="lineNum">   12246 </span><span class="lineCov">       1056 :                      (const_int 53) (const_int 117)</span>
<span class="lineNum">   12247 </span><span class="lineCov">       1194 :                      (const_int 54) (const_int 118)</span>
<span class="lineNum">   12248 </span><span class="lineCov">       1194 :                      (const_int 55) (const_int 119)])))]</span>
<span class="lineNum">   12249 </span><span class="lineCov">       1056 :   &quot;TARGET_AVX512BW&quot;</span>
<span class="lineNum">   12250 </span><span class="lineCov">       1056 :   &quot;vpunpcklbw\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   12251 </span><span class="lineCov">       1374 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">   12252 </span><span class="lineCov">       1056 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   12253 </span><span class="lineCov">       1056 :    (set_attr &quot;mode&quot; &quot;XI&quot;)])</span>
<span class="lineNum">   12254 </span><span class="lineCov">       1374 : </span>
<span class="lineNum">   12255 </span><span class="lineCov">       1056 : (define_insn &quot;avx2_interleave_lowv32qi&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   12256 </span><span class="lineCov">       1056 :   [(set (match_operand:V32QI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<a name="12257"><span class="lineNum">   12257 </span><span class="lineCov">       1374 :         (vec_select:V32QI</span></a>
<span class="lineNum">   12258 </span><span class="lineCov">       1056 :           (vec_concat:V64QI</span>
<span class="lineNum">   12259 </span><span class="lineCov">       2550 :             (match_operand:V32QI 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   12260 </span><span class="lineCov">       1374 :             (match_operand:V32QI 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;))</span>
<span class="lineNum">   12261 </span><span class="lineCov">       1056 :           (parallel [(const_int 0) (const_int 32)</span>
<span class="lineNum">   12262 </span><span class="lineCov">       1056 :                      (const_int 1) (const_int 33)</span>
<span class="lineNum">   12263 </span><span class="lineCov">       1633 :                      (const_int 2) (const_int 34)</span>
<span class="lineNum">   12264 </span><span class="lineCov">       1056 :                      (const_int 3) (const_int 35)</span>
<span class="lineNum">   12265 </span><span class="lineCov">       1056 :                      (const_int 4) (const_int 36)</span>
<span class="lineNum">   12266 </span><span class="lineCov">       1374 :                      (const_int 5) (const_int 37)</span>
<span class="lineNum">   12267 </span><span class="lineCov">       1056 :                      (const_int 6) (const_int 38)</span>
<span class="lineNum">   12268 </span><span class="lineCov">       1056 :                      (const_int 7) (const_int 39)</span>
<span class="lineNum">   12269 </span><span class="lineCov">       1374 :                      (const_int 16) (const_int 48)</span>
<span class="lineNum">   12270 </span><span class="lineCov">       1056 :                      (const_int 17) (const_int 49)</span>
<span class="lineNum">   12271 </span><span class="lineCov">       1665 :                      (const_int 18) (const_int 50)</span>
<span class="lineNum">   12272 </span><span class="lineCov">       2047 :                      (const_int 19) (const_int 51)</span>
<span class="lineNum">   12273 </span><span class="lineCov">       1056 :                      (const_int 20) (const_int 52)</span>
<span class="lineNum">   12274 </span><span class="lineCov">       1056 :                      (const_int 21) (const_int 53)</span>
<span class="lineNum">   12275 </span><span class="lineCov">       1374 :                      (const_int 22) (const_int 54)</span>
<span class="lineNum">   12276 </span><span class="lineCov">       1056 :                      (const_int 23) (const_int 55)])))]</span>
<span class="lineNum">   12277 </span><span class="lineCov">       1665 :   &quot;TARGET_AVX2 &amp;&amp; &lt;mask_avx512vl_condition&gt; &amp;&amp; &lt;mask_avx512bw_condition&gt;&quot;</span>
<span class="lineNum">   12278 </span><span class="lineCov">       1760 :   &quot;vpunpcklbw\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   12279 </span><span class="lineCov">       1793 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">   12280 </span><span class="lineCov">       1661 :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)</span>
<span class="lineNum">   12281 </span><span class="lineCov">       1056 :    (set_attr &quot;mode&quot; &quot;OI&quot;)])</span>
<span class="lineNum">   12282 </span><span class="lineCov">       1243 : </span>
<span class="lineNum">   12283 </span><span class="lineCov">       1291 : (define_insn &quot;vec_interleave_lowv16qi&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   12284 </span><span class="lineCov">       1362 :   [(set (match_operand:V16QI 0 &quot;register_operand&quot; &quot;=x,v&quot;)</span>
<span class="lineNum">   12285 </span><span class="lineCov">       1219 :         (vec_select:V16QI</span>
<span class="lineNum">   12286 </span><span class="lineCov">       1133 :           (vec_concat:V32QI</span>
<span class="lineNum">   12287 </span><span class="lineCov">        876 :             (match_operand:V16QI 1 &quot;register_operand&quot; &quot;0,v&quot;)</span>
<span class="lineNum">   12288 </span><span class="lineCov">       1146 :             (match_operand:V16QI 2 &quot;vector_operand&quot; &quot;xBm,vm&quot;))</span>
<span class="lineNum">   12289 </span><span class="lineCov">       1048 :           (parallel [(const_int 0) (const_int 16)</span>
<span class="lineNum">   12290 </span><span class="lineCov">       1061 :                      (const_int 1) (const_int 17)</span>
<span class="lineNum">   12291 </span><span class="lineCov">       1061 :                      (const_int 2) (const_int 18)</span>
<span class="lineNum">   12292 </span><span class="lineCov">       1048 :                      (const_int 3) (const_int 19)</span>
<span class="lineNum">   12293 </span><span class="lineCov">       1061 :                      (const_int 4) (const_int 20)</span>
<span class="lineNum">   12294 </span><span class="lineCov">       1061 :                      (const_int 5) (const_int 21)</span>
<span class="lineNum">   12295 </span><span class="lineCov">       1048 :                      (const_int 6) (const_int 22)</span>
<span class="lineNum">   12296 </span><span class="lineCov">       1061 :                      (const_int 7) (const_int 23)])))]</span>
<span class="lineNum">   12297 </span><span class="lineCov">       1061 :   &quot;TARGET_SSE2 &amp;&amp; &lt;mask_avx512vl_condition&gt; &amp;&amp; &lt;mask_avx512bw_condition&gt;&quot;</span>
<span class="lineNum">   12298 </span><span class="lineCov">       9290 :   &quot;@</span>
<span class="lineNum">   12299 </span><span class="lineCov">       1061 :    punpcklbw\t{%2, %0|%0, %2}</span>
<span class="lineNum">   12300 </span><span class="lineCov">       1233 :    vpunpcklbw\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   12301 </span><span class="lineCov">       1233 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<span class="lineNum">   12302 </span><span class="lineCov">       1043 :    (set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">   12303 </span><span class="lineCov">       1043 :    (set_attr &quot;prefix_data16&quot; &quot;1,*&quot;)</span>
<span class="lineNum">   12304 </span><span class="lineCov">       1358 :    (set_attr &quot;prefix&quot; &quot;orig,vex&quot;)</span>
<span class="lineNum">   12305 </span><span class="lineCov">       1001 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   12306 </span><span class="lineCov">       1043 : </span>
<span class="lineNum">   12307 </span><span class="lineCov">       1358 : (define_insn &quot;avx512bw_interleave_highv32hi&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   12308 </span><span class="lineCov">       1001 :   [(set (match_operand:V32HI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   12309 </span><span class="lineCov">       1043 :         (vec_select:V32HI</span>
<span class="lineNum">   12310 </span><span class="lineCov">       1483 :           (vec_concat:V64HI</span>
<span class="lineNum">   12311 </span><span class="lineCov">        918 :             (match_operand:V32HI 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   12312 </span><span class="lineCov">        918 :             (match_operand:V32HI 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;))</span>
<span class="lineNum">   12313 </span><span class="lineCov">       1233 :           (parallel [(const_int 4) (const_int 36)</span>
<span class="lineNum">   12314 </span><span class="lineCov">        918 :                      (const_int 5) (const_int 37)</span>
<span class="lineNum">   12315 </span><span class="lineCov">        918 :                      (const_int 6) (const_int 38)</span>
<span class="lineNum">   12316 </span><span class="lineCov">       1233 :                      (const_int 7) (const_int 39)</span>
<span class="lineNum">   12317 </span><span class="lineCov">        918 :                      (const_int 12) (const_int 44)</span>
<span class="lineNum">   12318 </span><span class="lineCov">        918 :                      (const_int 13) (const_int 45)</span>
<span class="lineNum">   12319 </span><span class="lineCov">       1233 :                      (const_int 14) (const_int 46)</span>
<span class="lineNum">   12320 </span><span class="lineCov">        918 :                      (const_int 15) (const_int 47)</span>
<span class="lineNum">   12321 </span><span class="lineCov">       1275 :                      (const_int 20) (const_int 52)</span>
<span class="lineNum">   12322 </span><span class="lineCov">       1275 :                      (const_int 21) (const_int 53)</span>
<span class="lineNum">   12323 </span><span class="lineCov">        918 :                      (const_int 22) (const_int 54)</span>
<span class="lineNum">   12324 </span><span class="lineCov">       1233 :                      (const_int 23) (const_int 55)</span>
<span class="lineNum">   12325 </span><span class="lineCov">       1233 :                      (const_int 28) (const_int 60)</span>
<span class="lineNum">   12326 </span><span class="lineCov">       1233 :                      (const_int 29) (const_int 61)</span>
<span class="lineNum">   12327 </span><span class="lineCov">       1552 :                      (const_int 30) (const_int 62)</span>
<span class="lineNum">   12328 </span><span class="lineCov">        876 :                      (const_int 31) (const_int 63)])))]</span>
<span class="lineNum">   12329 </span><span class="lineCov">        912 :   &quot;TARGET_AVX512BW&quot;</span>
<span class="lineNum">   12330 </span><span class="lineCov">        876 :   &quot;vpunpckhwd\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   12331 </span><span class="lineCov">        876 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">   12332 </span><span class="lineCov">        876 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   12333 </span><span class="lineCov">        876 :    (set_attr &quot;mode&quot; &quot;XI&quot;)])</span>
<span class="lineNum">   12334 </span><span class="lineCov">        876 : </span>
<span class="lineNum">   12335 </span><span class="lineCov">        876 : (define_insn &quot;avx2_interleave_highv16hi&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   12336 </span><span class="lineCov">        876 :   [(set (match_operand:V16HI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<a name="12337"><span class="lineNum">   12337 </span><span class="lineCov">        876 :         (vec_select:V16HI</span></a>
<span class="lineNum">   12338 </span><span class="lineCov">        876 :           (vec_concat:V32HI</span>
<span class="lineNum">   12339 </span><span class="lineCov">      42112 :             (match_operand:V16HI 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   12340 </span><span class="lineCov">        876 :             (match_operand:V16HI 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;))</span>
<a name="12341"><span class="lineNum">   12341 </span><span class="lineCov">        876 :           (parallel [(const_int 4) (const_int 20)</span></a>
<span class="lineNum">   12342 </span><span class="lineCov">        876 :                      (const_int 5) (const_int 21)</span>
<span class="lineNum">   12343 </span><span class="lineCov">      42550 :                      (const_int 6) (const_int 22)</span>
<span class="lineNum">   12344 </span><span class="lineCov">      42112 :                      (const_int 7) (const_int 23)</span>
<span class="lineNum">   12345 </span><span class="lineCov">      42112 :                      (const_int 12) (const_int 28)</span>
<span class="lineNum">   12346 </span><span class="lineCov">      42112 :                      (const_int 13) (const_int 29)</span>
<span class="lineNum">   12347 </span><span class="lineCov">      42564 :                      (const_int 14) (const_int 30)</span>
<span class="lineNum">   12348 </span><span class="lineCov">      42338 :                      (const_int 15) (const_int 31)])))]</span>
<span class="lineNum">   12349 </span><span class="lineCov">      42152 :   &quot;TARGET_AVX2 &amp;&amp; &lt;mask_avx512vl_condition&gt; &amp;&amp; &lt;mask_avx512bw_condition&gt;&quot;</span>
<span class="lineNum">   12350 </span><span class="lineCov">        878 :   &quot;vpunpckhwd\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   12351 </span><span class="lineCov">      42338 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">   12352 </span><span class="lineCov">      42112 :    (set_attr &quot;prefix&quot; &quot;maybe_evex&quot;)</span>
<span class="lineNum">   12353 </span><span class="lineCov">       1102 :    (set_attr &quot;mode&quot; &quot;OI&quot;)])</span>
<span class="lineNum">   12354 </span><span class="lineCov">      42338 : </span>
<span class="lineNum">   12355 </span><span class="lineCov">      42338 : (define_insn &quot;vec_interleave_highv8hi&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   12356 </span><span class="lineCov">      42112 :   [(set (match_operand:V8HI 0 &quot;register_operand&quot; &quot;=x,v&quot;)</span>
<a name="12357"><span class="lineNum">   12357 </span><span class="lineCov">       1102 :         (vec_select:V8HI</span></a>
<span class="lineNum">   12358 </span><span class="lineCov">      42110 :           (vec_concat:V16HI</span>
<span class="lineNum">   12359 </span><span class="lineCov">      49545 :             (match_operand:V8HI 1 &quot;register_operand&quot; &quot;0,v&quot;)</span>
<span class="lineNum">   12360 </span><span class="lineCov">       1102 :             (match_operand:V8HI 2 &quot;vector_operand&quot; &quot;xBm,vm&quot;))</span>
<span class="lineNum">   12361 </span><span class="lineCov">      25024 :           (parallel [(const_int 4) (const_int 12)</span>
<span class="lineNum">   12362 </span><span class="lineCov">      25008 :                      (const_int 5) (const_int 13)</span>
<span class="lineNum">   12363 </span><span class="lineCov">      25012 :                      (const_int 6) (const_int 14)</span>
<span class="lineNum">   12364 </span><span class="lineCov">      24808 :                      (const_int 7) (const_int 15)])))]</span>
<span class="lineNum">   12365 </span><span class="lineCov">      16651 :   &quot;TARGET_SSE2 &amp;&amp; &lt;mask_avx512vl_condition&gt; &amp;&amp; &lt;mask_avx512bw_condition&gt;&quot;</span>
<span class="lineNum">   12366 </span><span class="lineCov">      14052 :   &quot;@</span>
<span class="lineNum">   12367 </span><span class="lineCov">      49545 :    punpckhwd\t{%2, %0|%0, %2}</span>
<span class="lineNum">   12368 </span><span class="lineCov">       1102 :    vpunpckhwd\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   12369 </span><span class="lineCov">      49319 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<span class="lineNum">   12370 </span><span class="lineCov">       3803 :    (set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">   12371 </span><span class="lineCov">      46618 :    (set_attr &quot;prefix_data16&quot; &quot;1,*&quot;)</span>
<span class="lineNum">   12372 </span><span class="lineCov">       3803 :    (set_attr &quot;prefix&quot; &quot;orig,maybe_vex&quot;)</span>
<a name="12373"><span class="lineNum">   12373 </span><span class="lineCov">       3803 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span></a>
<span class="lineNum">   12374 </span><span class="lineCov">      46618 : </span>
<span class="lineNum">   12375 </span><span class="lineCov">      92841 : (define_insn &quot;&lt;mask_codefor&gt;avx512bw_interleave_lowv32hi&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   12376 </span><span class="lineCov">      48681 :   [(set (match_operand:V32HI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   12377 </span><span class="lineCov">      46618 :         (vec_select:V32HI</span>
<span class="lineNum">   12378 </span><span class="lineCov">       1350 :           (vec_concat:V64HI</span>
<span class="lineNum">   12379 </span><span class="lineCov">       1058 :             (match_operand:V32HI 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   12380 </span><span class="lineCov">       1576 :             (match_operand:V32HI 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;))</span>
<span class="lineNum">   12381 </span><span class="lineCov">     122324 :           (parallel [(const_int 0) (const_int 32)</span>
<span class="lineNum">   12382 </span><span class="lineCov">     122766 :                      (const_int 1) (const_int 33)</span>
<span class="lineNum">   12383 </span><span class="lineCov">       1318 :                      (const_int 2) (const_int 34)</span>
<span class="lineNum">   12384 </span><span class="lineCov">     122324 :                      (const_int 3) (const_int 35)</span>
<span class="lineNum">   12385 </span><span class="lineCov">     122766 :                      (const_int 8) (const_int 40)</span>
<span class="lineNum">   12386 </span><span class="lineCov">      89086 :                      (const_int 9) (const_int 41)</span>
<span class="lineNum">   12387 </span><span class="lineCov">       2784 :                      (const_int 10) (const_int 42)</span>
<span class="lineNum">   12388 </span><span class="lineCov">     120858 :                      (const_int 11) (const_int 43)</span>
<span class="lineNum">   12389 </span><span class="lineCov">      89086 :                      (const_int 16) (const_int 48)</span>
<span class="lineNum">   12390 </span><span class="lineCov">       2784 :                      (const_int 17) (const_int 49)</span>
<span class="lineNum">   12391 </span><span class="lineCov">      88644 :                      (const_int 18) (const_int 50)</span>
<span class="lineNum">   12392 </span><span class="lineCov">      89086 :                      (const_int 19) (const_int 51)</span>
<span class="lineNum">   12393 </span><span class="lineCov">       2784 :                      (const_int 24) (const_int 56)</span>
<span class="lineNum">   12394 </span><span class="lineCov">      33090 :                      (const_int 25) (const_int 57)</span>
<span class="lineNum">   12395 </span><span class="lineCov">       1318 :                      (const_int 26) (const_int 58)</span>
<span class="lineNum">   12396 </span><span class="lineCov">       2313 :                      (const_int 27) (const_int 59)])))]</span>
<span class="lineNum">   12397 </span><span class="lineCov">        912 :   &quot;TARGET_AVX512BW&quot;</span>
<span class="lineNum">   12398 </span><span class="lineCov">       1318 :   &quot;vpunpcklwd\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   12399 </span><span class="lineCov">      83924 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">   12400 </span><span class="lineCov">       1269 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   12401 </span><span class="lineCov">       1325 :    (set_attr &quot;mode&quot; &quot;XI&quot;)])</span>
<span class="lineNum">   12402 </span><span class="lineCov">       1099 : </span>
<span class="lineNum">   12403 </span><span class="lineCov">      83973 : (define_insn &quot;avx2_interleave_lowv16hi&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   12404 </span><span class="lineCov">       1102 :   [(set (match_operand:V16HI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   12405 </span><span class="lineCov">      84157 :         (vec_select:V16HI</span>
<span class="lineNum">   12406 </span><span class="lineCov">       1092 :           (vec_concat:V32HI</span>
<span class="lineNum">   12407 </span><span class="lineCov">       1289 :             (match_operand:V16HI 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   12408 </span><span class="lineCov">      83845 :             (match_operand:V16HI 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;))</span>
<span class="lineNum">   12409 </span><span class="lineCov">        967 :           (parallel [(const_int 0) (const_int 16)</span>
<span class="lineNum">   12410 </span><span class="lineCov">       1588 :                      (const_int 1) (const_int 17)</span>
<span class="lineNum">   12411 </span><span class="lineCov">      83531 :                      (const_int 2) (const_int 18)</span>
<span class="lineNum">   12412 </span><span class="lineCov">      51759 :                      (const_int 3) (const_int 19)</span>
<span class="lineNum">   12413 </span><span class="lineCov">      33136 :                      (const_int 8) (const_int 24)</span>
<span class="lineNum">   12414 </span><span class="lineCov">        966 :                      (const_int 9) (const_int 25)</span>
<span class="lineNum">   12415 </span><span class="lineCov">      18558 :                      (const_int 10) (const_int 26)</span>
<span class="lineNum">   12416 </span><span class="lineCov">       1755 :                      (const_int 11) (const_int 27)])))]</span>
<span class="lineNum">   12417 </span><span class="lineCov">      15849 :   &quot;TARGET_AVX2 &amp;&amp; &lt;mask_avx512vl_condition&gt; &amp;&amp; &lt;mask_avx512bw_condition&gt;&quot;</span>
<span class="lineNum">   12418 </span><span class="lineCov">       9671 :   &quot;vpunpcklwd\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   12419 </span><span class="lineCov">       9626 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">   12420 </span><span class="lineCov">       5457 :    (set_attr &quot;prefix&quot; &quot;maybe_evex&quot;)</span>
<span class="lineNum">   12421 </span><span class="lineCov">       5275 :    (set_attr &quot;mode&quot; &quot;OI&quot;)])</span>
<span class="lineNum">   12422 </span><span class="lineCov">       5657 : </span>
<span class="lineNum">   12423 </span><span class="lineCov">       5253 : (define_insn &quot;vec_interleave_lowv8hi&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   12424 </span><span class="lineCov">       5251 :   [(set (match_operand:V8HI 0 &quot;register_operand&quot; &quot;=x,v&quot;)</span>
<span class="lineNum">   12425 </span><span class="lineCov">      20410 :         (vec_select:V8HI</span>
<span class="lineNum">   12426 </span><span class="lineCov">       1065 :           (vec_concat:V16HI</span>
<span class="lineNum">   12427 </span><span class="lineCov">        893 :             (match_operand:V8HI 1 &quot;register_operand&quot; &quot;0,v&quot;)</span>
<span class="lineNum">   12428 </span><span class="lineCov">       1119 :             (match_operand:V8HI 2 &quot;vector_operand&quot; &quot;xBm,vm&quot;))</span>
<span class="lineNum">   12429 </span><span class="lineCov">       1065 :           (parallel [(const_int 0) (const_int 8)</span>
<span class="lineNum">   12430 </span><span class="lineCov">       1294 :                      (const_int 1) (const_int 9)</span>
<span class="lineNum">   12431 </span><span class="lineCov">       1242 :                      (const_int 2) (const_int 10)</span>
<span class="lineNum">   12432 </span><span class="lineCov">       1188 :                      (const_int 3) (const_int 11)])))]</span>
<span class="lineNum">   12433 </span><span class="lineCov">       1035 :   &quot;TARGET_SSE2 &amp;&amp; &lt;mask_avx512vl_condition&gt; &amp;&amp; &lt;mask_avx512bw_condition&gt;&quot;</span>
<span class="lineNum">   12434 </span><span class="lineCov">      13465 :   &quot;@</span>
<span class="lineNum">   12435 </span><span class="lineCov">       1171 :    punpcklwd\t{%2, %0|%0, %2}</span>
<span class="lineNum">   12436 </span><span class="lineCov">       1018 :    vpunpcklwd\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   12437 </span><span class="lineCov">       1225 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<span class="lineNum">   12438 </span><span class="lineCov">        295 :    (set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">   12439 </span><span class="lineCov">       3810 :    (set_attr &quot;prefix_data16&quot; &quot;1,*&quot;)</span>
<span class="lineNum">   12440 </span><span class="lineCov">       4134 :    (set_attr &quot;prefix&quot; &quot;orig,maybe_evex&quot;)</span>
<span class="lineNum">   12441 </span><span class="lineCov">       3840 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   12442 </span><span class="lineCov">       3687 : </span>
<span class="lineNum">   12443 </span><span class="lineCov">       4388 : (define_insn &quot;avx2_interleave_highv8si&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   12444 </span><span class="lineCov">       3840 :   [(set (match_operand:V8SI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   12445 </span><span class="lineCov">       3687 :         (vec_select:V8SI</span>
<span class="lineNum">   12446 </span><span class="lineCov">       4350 :           (vec_concat:V16SI</span>
<span class="lineNum">   12447 </span><span class="lineCov">       3840 :             (match_operand:V8SI 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   12448 </span><span class="lineCov">       3687 :             (match_operand:V8SI 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;))</span>
<span class="lineNum">   12449 </span><span class="lineCov">       4350 :           (parallel [(const_int 2) (const_int 10)</span>
<span class="lineNum">   12450 </span><span class="lineCov">       3859 :                      (const_int 3) (const_int 11)</span>
<span class="lineNum">   12451 </span><span class="lineCov">       3859 :                      (const_int 6) (const_int 14)</span>
<span class="lineNum">   12452 </span><span class="lineCov">       4694 :                      (const_int 7) (const_int 15)])))]</span>
<span class="lineNum">   12453 </span><span class="lineCov">       3691 :   &quot;TARGET_AVX2 &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;</span>
<span class="lineNum">   12454 </span><span class="lineCov">       3670 :   &quot;vpunpckhdq\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   12455 </span><span class="lineCov">       4369 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">   12456 </span><span class="lineCov">       3696 :    (set_attr &quot;prefix&quot; &quot;maybe_evex&quot;)</span>
<span class="lineNum">   12457 </span><span class="lineCov">       4021 :    (set_attr &quot;mode&quot; &quot;OI&quot;)])</span>
<span class="lineNum">   12458 </span><span class="lineCov">       3894 : </span>
<span class="lineNum">   12459 </span><span class="lineCov">       3894 : (define_insn &quot;&lt;mask_codefor&gt;avx512f_interleave_highv16si&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   12460 </span><span class="lineCov">       4164 :   [(set (match_operand:V16SI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   12461 </span><span class="lineCov">       4158 :         (vec_select:V16SI</span>
<span class="lineNum">   12462 </span><span class="lineCov">       3950 :           (vec_concat:V32SI</span>
<span class="lineNum">   12463 </span><span class="lineCov">      49690 :             (match_operand:V16SI 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   12464 </span><span class="lineCov">       3668 :             (match_operand:V16SI 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;))</span>
<span class="lineNum">   12465 </span><span class="lineCov">      37975 :           (parallel [(const_int 2) (const_int 18)</span>
<span class="lineNum">   12466 </span><span class="lineCov">       3894 :                      (const_int 3) (const_int 19)</span>
<span class="lineNum">   12467 </span><span class="lineCov">      37749 :                      (const_int 6) (const_int 22)</span>
<span class="lineNum">   12468 </span><span class="lineCov">      37975 :                      (const_int 7) (const_int 23)</span>
<span class="lineNum">   12469 </span><span class="lineCov">       3894 :                      (const_int 10) (const_int 26)</span>
<span class="lineNum">   12470 </span><span class="lineCov">      37016 :                      (const_int 11) (const_int 27)</span>
<span class="lineNum">   12471 </span><span class="lineCov">       4627 :                      (const_int 14) (const_int 30)</span>
<span class="lineNum">   12472 </span><span class="lineCov">       3894 :                      (const_int 15) (const_int 31)])))]</span>
<span class="lineNum">   12473 </span><span class="lineCov">       4437 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   12474 </span><span class="lineCov">      36701 :   &quot;vpunpckhdq\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   12475 </span><span class="lineCov">       3894 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">   12476 </span><span class="lineCov">      37050 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   12477 </span><span class="lineCov">      37050 :    (set_attr &quot;mode&quot; &quot;XI&quot;)])</span>
<span class="lineNum">   12478 </span><span class="lineCov">       3894 : </span>
<span class="lineNum">   12479 </span><span class="lineCov">       3894 : </span>
<span class="lineNum">   12480 </span><span class="lineCov">       4017 : (define_insn &quot;vec_interleave_highv4si&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   12481 </span><span class="lineCov">       3870 :   [(set (match_operand:V4SI 0 &quot;register_operand&quot; &quot;=x,v&quot;)</span>
<span class="lineNum">   12482 </span><span class="lineCov">      23136 :         (vec_select:V4SI</span>
<span class="lineNum">   12483 </span><span class="lineCov">      22919 :           (vec_concat:V8SI</span>
<span class="lineNum">   12484 </span><span class="lineCov">       4087 :             (match_operand:V4SI 1 &quot;register_operand&quot; &quot;0,v&quot;)</span>
<span class="lineNum">   12485 </span><span class="lineCov">      19308 :             (match_operand:V4SI 2 &quot;vector_operand&quot; &quot;xBm,vm&quot;))</span>
<span class="lineNum">   12486 </span><span class="lineCov">      19727 :           (parallel [(const_int 2) (const_int 6)</span>
<span class="lineNum">   12487 </span><span class="lineCov">      19727 :                      (const_int 3) (const_int 7)])))]</span>
<span class="lineNum">   12488 </span><span class="lineCov">       3894 :   &quot;TARGET_SSE2 &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;</span>
<span class="lineNum">   12489 </span><span class="lineCov">       3668 :   &quot;@</span>
<span class="lineNum">   12490 </span><span class="lineCov">      19098 :    punpckhdq\t{%2, %0|%0, %2}</span>
<span class="lineNum">   12491 </span><span class="lineCov">       3845 :    vpunpckhdq\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   12492 </span><span class="lineCov">       4062 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<span class="lineNum">   12493 </span><span class="lineCov">       3845 :    (set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">   12494 </span><span class="lineCov">      18973 :    (set_attr &quot;prefix_data16&quot; &quot;1,*&quot;)</span>
<span class="lineNum">   12495 </span><span class="lineCov">       3760 :    (set_attr &quot;prefix&quot; &quot;orig,maybe_vex&quot;)</span>
<span class="lineNum">   12496 </span><span class="lineCov">      18973 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   12497 </span><span class="lineCov">       4289 : </span>
<span class="lineNum">   12498 </span><span class="lineCov">       4289 : (define_insn &quot;avx2_interleave_lowv8si&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   12499 </span><span class="lineCov">       3723 :   [(set (match_operand:V8SI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   12500 </span><span class="lineCov">       3723 :         (vec_select:V8SI</span>
<span class="lineNum">   12501 </span><span class="lineCov">       4165 :           (vec_concat:V16SI</span>
<span class="lineNum">   12502 </span><span class="lineCov">       4220 :             (match_operand:V8SI 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   12503 </span><span class="lineCov">       3723 :             (match_operand:V8SI 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;))</span>
<span class="lineNum">   12504 </span><span class="lineCov">       4165 :           (parallel [(const_int 0) (const_int 8)</span>
<span class="lineNum">   12505 </span><span class="lineCov">       4220 :                      (const_int 1) (const_int 9)</span>
<span class="lineNum">   12506 </span><span class="lineCov">       3723 :                      (const_int 4) (const_int 12)</span>
<span class="lineNum">   12507 </span><span class="lineCov">       4165 :                      (const_int 5) (const_int 13)])))]</span>
<span class="lineNum">   12508 </span><span class="lineCov">       3691 :   &quot;TARGET_AVX2 &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;</span>
<span class="lineNum">   12509 </span><span class="lineCov">       3725 :   &quot;vpunpckldq\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   12510 </span><span class="lineCov">       3892 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">   12511 </span><span class="lineCov">       3723 :    (set_attr &quot;prefix&quot; &quot;maybe_evex&quot;)</span>
<span class="lineNum">   12512 </span><span class="lineCov">       3947 :    (set_attr &quot;mode&quot; &quot;OI&quot;)])</span>
<span class="lineNum">   12513 </span><span class="lineCov">       3668 : </span>
<span class="lineNum">   12514 </span><span class="lineCov">       3814 : (define_insn &quot;&lt;mask_codefor&gt;avx512f_interleave_lowv16si&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   12515 </span><span class="lineCov">       3814 :   [(set (match_operand:V16SI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   12516 </span><span class="lineCov">       3759 :         (vec_select:V16SI</span>
<span class="lineNum">   12517 </span><span class="lineCov">      36686 :           (vec_concat:V32SI</span>
<span class="lineNum">   12518 </span><span class="lineCov">      36686 :             (match_operand:V16SI 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   12519 </span><span class="lineCov">       3668 :             (match_operand:V16SI 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;))</span>
<span class="lineNum">   12520 </span><span class="lineCov">      36686 :           (parallel [(const_int 0) (const_int 16)</span>
<span class="lineNum">   12521 </span><span class="lineCov">      36686 :                      (const_int 1) (const_int 17)</span>
<span class="lineNum">   12522 </span><span class="lineCov">       3668 :                      (const_int 4) (const_int 20)</span>
<span class="lineNum">   12523 </span><span class="lineCov">      36686 :                      (const_int 5) (const_int 21)</span>
<span class="lineNum">   12524 </span><span class="lineCov">       3723 :                      (const_int 8) (const_int 24)</span>
<span class="lineNum">   12525 </span><span class="lineCov">      36631 :                      (const_int 9) (const_int 25)</span>
<span class="lineNum">   12526 </span><span class="lineCov">      57803 :                      (const_int 12) (const_int 28)</span>
<span class="lineNum">   12527 </span><span class="lineCov">       3723 :                      (const_int 13) (const_int 29)])))]</span>
<span class="lineNum">   12528 </span><span class="lineCov">       3704 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   12529 </span><span class="lineCov">       3668 :   &quot;vpunpckldq\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   12530 </span><span class="lineCov">       3723 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">   12531 </span><span class="lineCov">       3668 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   12532 </span><span class="lineCov">       3778 :    (set_attr &quot;mode&quot; &quot;XI&quot;)])</span>
<span class="lineNum">   12533 </span><span class="lineCov">       3668 : </span>
<span class="lineNum">   12534 </span><span class="lineCov">       3687 : (define_insn &quot;vec_interleave_lowv4si&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   12535 </span><span class="lineCov">       3687 :   [(set (match_operand:V4SI 0 &quot;register_operand&quot; &quot;=x,v&quot;)</span>
<span class="lineNum">   12536 </span><span class="lineCov">       3687 :         (vec_select:V4SI</span>
<span class="lineNum">   12537 </span><span class="lineCov">      18826 :           (vec_concat:V8SI</span>
<span class="lineNum">   12538 </span><span class="lineCov">      18826 :             (match_operand:V4SI 1 &quot;register_operand&quot; &quot;0,v&quot;)</span>
<span class="lineNum">   12539 </span><span class="lineCov">       3668 :             (match_operand:V4SI 2 &quot;vector_operand&quot; &quot;xBm,vm&quot;))</span>
<span class="lineNum">   12540 </span><span class="lineCov">      18826 :           (parallel [(const_int 0) (const_int 4)</span>
<span class="lineNum">   12541 </span><span class="lineCov">      18826 :                      (const_int 1) (const_int 5)])))]</span>
<span class="lineNum">   12542 </span><span class="lineCov">      18520 :   &quot;TARGET_SSE2 &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;</span>
<span class="lineNum">   12543 </span><span class="lineCov">       3668 :   &quot;@</span>
<span class="lineNum">   12544 </span><span class="lineCov">      18826 :    punpckldq\t{%2, %0|%0, %2}</span>
<span class="lineNum">   12545 </span><span class="lineCov">       3668 :    vpunpckldq\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   12546 </span><span class="lineCov">      18826 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<span class="lineNum">   12547 </span><span class="lineCov">      18826 :    (set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">   12548 </span><span class="lineCov">       3668 :    (set_attr &quot;prefix_data16&quot; &quot;1,*&quot;)</span>
<span class="lineNum">   12549 </span><span class="lineCov">      18784 :    (set_attr &quot;prefix&quot; &quot;orig,vex&quot;)</span>
<span class="lineNum">   12550 </span><span class="lineCov">      19057 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   12551 </span><span class="lineCov">      19057 : </span>
<span class="lineNum">   12552 </span><span class="lineCov">      49184 : (define_expand &quot;vec_interleave_high&lt;mode&gt;&quot;</span>
<span class="lineNum">   12553 </span><span class="lineCov">       3941 :   [(match_operand:VI_256 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   12554 </span><span class="lineCov">      18784 :    (match_operand:VI_256 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   12555 </span><span class="lineCov">       3850 :    (match_operand:VI_256 2 &quot;nonimmediate_operand&quot;)]</span>
<span class="lineNum">   12556 </span><span class="lineCov">       3905 :  &quot;TARGET_AVX2&quot;</span>
<span class="lineNum">   12557 </span><span class="lineCov">      18966 : {</span>
<span class="lineNum">   12558 </span><span class="lineCov">      49184 :   rtx t1 = gen_reg_rtx (&lt;MODE&gt;mode);</span>
<span class="lineNum">   12559 </span><span class="lineCov">      64300 :   rtx t2 = gen_reg_rtx (&lt;MODE&gt;mode);</span>
<span class="lineNum">   12560 </span><span class="lineCov">      18784 :   rtx t3 = gen_reg_rtx (V4DImode);</span>
<span class="lineNum">   12561 </span><span class="lineCov">      49184 :   emit_insn (gen_avx2_interleave_low&lt;mode&gt; (t1, operands[1], operands[2]));</span>
<span class="lineNum">   12562 </span><span class="lineCov">      64300 :   emit_insn (gen_avx2_interleave_high&lt;mode&gt; (t2,  operands[1], operands[2]));</span>
<span class="lineNum">   12563 </span><span class="lineCov">      64300 :   emit_insn (gen_avx2_permv2ti (t3, gen_lowpart (V4DImode, t1),</span>
<span class="lineNum">   12564 </span><span class="lineCov">       3668 :                                 gen_lowpart (V4DImode, t2),</span>
<span class="lineNum">   12565 </span><span class="lineCov">      64300 :                                 GEN_INT (1 + (3 &lt;&lt; 4))));</span>
<span class="lineNum">   12566 </span><span class="lineCov">      64300 :   emit_move_insn (operands[0], gen_lowpart (&lt;MODE&gt;mode, t3));</span>
<span class="lineNum">   12567 </span><span class="lineCov">       3668 :   DONE;</span>
<span class="lineNum">   12568 </span><span class="lineCov">      18948 : })</span>
<span class="lineNum">   12569 </span><span class="lineCov">      18948 : </span>
<span class="lineNum">   12570 </span><span class="lineCov">      18948 : (define_expand &quot;vec_interleave_low&lt;mode&gt;&quot;</span>
<span class="lineNum">   12571 </span><span class="lineCov">      25658 :   [(match_operand:VI_256 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   12572 </span><span class="lineCov">       3724 :    (match_operand:VI_256 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   12573 </span><span class="lineCov">       3724 :    (match_operand:VI_256 2 &quot;nonimmediate_operand&quot;)]</span>
<span class="lineNum">   12574 </span><span class="lineCov">       3668 :  &quot;TARGET_AVX2&quot;</span>
<span class="lineNum">   12575 </span><span class="lineCov">       3723 : {</span>
<span class="lineNum">   12576 </span><span class="lineCov">       3723 :   rtx t1 = gen_reg_rtx (&lt;MODE&gt;mode);</span>
<span class="lineNum">   12577 </span><span class="lineCov">       3723 :   rtx t2 = gen_reg_rtx (&lt;MODE&gt;mode);</span>
<span class="lineNum">   12578 </span><span class="lineCov">       3668 :   rtx t3 = gen_reg_rtx (V4DImode);</span>
<span class="lineNum">   12579 </span><span class="lineCov">       3723 :   emit_insn (gen_avx2_interleave_low&lt;mode&gt; (t1, operands[1], operands[2]));</span>
<span class="lineNum">   12580 </span><span class="lineCov">       3723 :   emit_insn (gen_avx2_interleave_high&lt;mode&gt; (t2, operands[1], operands[2]));</span>
<span class="lineNum">   12581 </span><span class="lineCov">       3668 :   emit_insn (gen_avx2_permv2ti (t3, gen_lowpart (V4DImode, t1),</span>
<span class="lineNum">   12582 </span><span class="lineCov">       3723 :                                 gen_lowpart (V4DImode, t2),</span>
<span class="lineNum">   12583 </span><span class="lineCov">       3723 :                                 GEN_INT (0 + (2 &lt;&lt; 4))));</span>
<span class="lineNum">   12584 </span><span class="lineCov">       3668 :   emit_move_insn (operands[0], gen_lowpart (&lt;MODE&gt;mode, t3));</span>
<span class="lineNum">   12585 </span><span class="lineCov">       3723 :   DONE;</span>
<a name="12586"><span class="lineNum">   12586 </span><span class="lineCov">       3723 : })</span></a>
<span class="lineNum">   12587 </span><span class="lineCov">       3668 : </span>
<span class="lineNum">   12588 </span><span class="lineCov">       3723 : ;; Modes handled by pinsr patterns.</span>
<span class="lineNum">   12589 </span><span class="lineCov">       3723 : (define_mode_iterator PINSR_MODE</span>
<span class="lineNum">   12590 </span><span class="lineCov">       3723 :   [(V16QI &quot;TARGET_SSE4_1&quot;) V8HI</span>
<span class="lineNum">   12591 </span><span class="lineCov">       3937 :    (V4SI &quot;TARGET_SSE4_1&quot;)</span>
<span class="lineNum">   12592 </span><span class="lineCov">       3863 :    (V2DI &quot;TARGET_SSE4_1 &amp;&amp; TARGET_64BIT&quot;)])</span>
<span class="lineNum">   12593 </span><span class="lineCov">       3723 : </span>
<span class="lineNum">   12594 </span><span class="lineCov">      14384 : (define_mode_attr sse2p4_1</span>
<span class="lineNum">   12595 </span><span class="lineCov">      14384 :   [(V16QI &quot;sse4_1&quot;) (V8HI &quot;sse2&quot;)</span>
<span class="lineNum">   12596 </span><span class="lineCov">      14502 :    (V4SI &quot;sse4_1&quot;) (V2DI &quot;sse4_1&quot;)])</span>
<span class="lineNum">   12597 </span><span class="lineCov">       3841 : </span>
<span class="lineNum">   12598 </span><span class="lineCov">       3687 : (define_mode_attr pinsr_evex_isa</span>
<span class="lineNum">   12599 </span><span class="lineCov">       3687 :   [(V16QI &quot;avx512bw&quot;) (V8HI &quot;avx512bw&quot;)</span>
<span class="lineNum">   12600 </span><span class="lineCov">      13011 :    (V4SI &quot;avx512dq&quot;) (V2DI &quot;avx512dq&quot;)])</span>
<span class="lineNum">   12601 </span><span class="lineCov">       5582 : </span>
<span class="lineNum">   12602 </span><span class="lineCov">       5541 : ;; sse4_1_pinsrd must come before sse2_loadld since it is preferred.</span>
<span class="lineNum">   12603 </span><span class="lineCov">       5541 : (define_insn &quot;&lt;sse2p4_1&gt;_pinsr&lt;ssemodesuffix&gt;&quot;</span>
<a name="12604"><span class="lineNum">   12604 </span><span class="lineCov">       5541 :   [(set (match_operand:PINSR_MODE 0 &quot;register_operand&quot; &quot;=x,x,x,x,v,v&quot;)</span></a>
<span class="lineNum">   12605 </span><span class="lineCov">       5541 :         (vec_merge:PINSR_MODE</span>
<span class="lineNum">   12606 </span><span class="lineCov">      13011 :           (vec_duplicate:PINSR_MODE</span>
<span class="lineNum">   12607 </span><span class="lineCov">       3668 :             (match_operand:&lt;ssescalarmode&gt; 2 &quot;nonimmediate_operand&quot; &quot;r,m,r,m,r,m&quot;))</span>
<span class="lineNum">   12608 </span><span class="lineCov">       3668 :           (match_operand:PINSR_MODE 1 &quot;register_operand&quot; &quot;0,0,x,x,v,v&quot;)</span>
<span class="lineNum">   12609 </span><span class="lineCov">       3668 :           (match_operand:SI 3 &quot;const_int_operand&quot;)))]</span>
<span class="lineNum">   12610 </span><span class="lineCov">      14781 :   &quot;TARGET_SSE2</span>
<span class="lineNum">   12611 </span><span class="lineCov">      26458 :    &amp;&amp; ((unsigned) exact_log2 (INTVAL (operands[3]))</span>
<span class="lineNum">   12612 </span><span class="lineCov">      26458 :        &lt; GET_MODE_NUNITS (&lt;MODE&gt;mode))&quot;</span>
<span class="lineNum">   12613 </span><span class="lineCov">       5871 : {</span>
<span class="lineNum">   12614 </span><span class="lineCov">       4770 :   operands[3] = GEN_INT (exact_log2 (INTVAL (operands[3])));</span>
<span class="lineNum">   12615 </span><span class="lineCov">       3668 : </span>
<span class="lineNum">   12616 </span><span class="lineCov">       8661 :   switch (which_alternative)</span>
<span class="lineNum">   12617 </span><span class="lineCov">       6458 :     {</span>
<span class="lineNum">   12618 </span><span class="lineCov">       6929 :     case 0:</span>
<span class="lineNum">   12619 </span><span class="lineCov">       6023 :       if (GET_MODE_SIZE (&lt;ssescalarmode&gt;mode) &lt; GET_MODE_SIZE (SImode))</span>
<span class="lineNum">   12620 </span><span class="lineCov">       4126 :         return &quot;pinsr&lt;ssemodesuffix&gt;\t{%3, %k2, %0|%0, %k2, %3}&quot;;</span>
<span class="lineNum">   12621 </span><span class="lineCov">       3668 :       /* FALLTHRU */</span>
<span class="lineNum">   12622 </span><span class="lineCov">       3668 :     case 1:</span>
<span class="lineNum">   12623 </span><span class="lineCov">       3668 :       return &quot;pinsr&lt;ssemodesuffix&gt;\t{%3, %2, %0|%0, %2, %3}&quot;;</span>
<span class="lineNum">   12624 </span><span class="lineCov">       4612 :     case 2:</span>
<span class="lineNum">   12625 </span><span class="lineCov">       4612 :     case 4:</span>
<span class="lineNum">   12626 </span><span class="lineCov">       8388 :       if (GET_MODE_SIZE (&lt;ssescalarmode&gt;mode) &lt; GET_MODE_SIZE (SImode))</span>
<span class="lineNum">   12627 </span><span class="lineCov">       4522 :         return &quot;vpinsr&lt;ssemodesuffix&gt;\t{%3, %k2, %1, %0|%0, %1, %k2, %3}&quot;;</span>
<span class="lineNum">   12628 </span><span class="lineCov">       3668 :       /* FALLTHRU */</span>
<span class="lineNum">   12629 </span><span class="lineCov">       3668 :     case 3:</span>
<span class="lineNum">   12630 </span><span class="lineCov">       3668 :     case 5:</span>
<span class="lineNum">   12631 </span><span class="lineCov">       3668 :       return &quot;vpinsr&lt;ssemodesuffix&gt;\t{%3, %2, %1, %0|%0, %1, %2, %3}&quot;;</span>
<span class="lineNum">   12632 </span><span class="lineCov">       3668 :     default:</span>
<span class="lineNum">   12633 </span><span class="lineCov">       3668 :       gcc_unreachable ();</span>
<span class="lineNum">   12634 </span><span class="lineCov">       3668 :     }</span>
<span class="lineNum">   12635 </span><span class="lineCov">       3668 : }</span>
<span class="lineNum">   12636 </span><span class="lineCov">       3668 :   [(set_attr &quot;isa&quot; &quot;noavx,noavx,avx,avx,&lt;pinsr_evex_isa&gt;,&lt;pinsr_evex_isa&gt;&quot;)</span>
<a name="12637"><span class="lineNum">   12637 </span><span class="lineCov">       3668 :    (set_attr &quot;type&quot; &quot;sselog&quot;)</span></a>
<span class="lineNum">   12638 </span><span class="lineCov">       3668 :    (set (attr &quot;prefix_rex&quot;)</span>
<span class="lineNum">   12639 </span><span class="lineCov">       4771 :      (if_then_else</span>
<span class="lineNum">   12640 </span><span class="lineCov">       3668 :        (and (not (match_test &quot;TARGET_AVX&quot;))</span>
<span class="lineNum">   12641 </span><span class="lineCov">       3668 :             (eq (const_string &quot;&lt;MODE&gt;mode&quot;) (const_string &quot;V2DImode&quot;)))</span>
<span class="lineNum">   12642 </span><span class="lineCov">       3668 :        (const_string &quot;1&quot;)</span>
<span class="lineNum">   12643 </span><span class="lineCov">       3668 :        (const_string &quot;*&quot;)))</span>
<span class="lineNum">   12644 </span><span class="lineCov">       3668 :    (set (attr &quot;prefix_data16&quot;)</span>
<span class="lineNum">   12645 </span><span class="lineCov">       3668 :      (if_then_else</span>
<span class="lineNum">   12646 </span><span class="lineCov">       3668 :        (and (not (match_test &quot;TARGET_AVX&quot;))</span>
<span class="lineNum">   12647 </span><span class="lineCov">       3668 :             (eq (const_string &quot;&lt;MODE&gt;mode&quot;) (const_string &quot;V8HImode&quot;)))</span>
<span class="lineNum">   12648 </span><span class="lineCov">       3668 :        (const_string &quot;1&quot;)</span>
<span class="lineNum">   12649 </span><span class="lineCov">       3668 :        (const_string &quot;*&quot;)))</span>
<span class="lineNum">   12650 </span><span class="lineCov">       3668 :    (set (attr &quot;prefix_extra&quot;)</span>
<span class="lineNum">   12651 </span><span class="lineCov">       3668 :      (if_then_else</span>
<span class="lineNum">   12652 </span><span class="lineCov">       3668 :        (and (not (match_test &quot;TARGET_AVX&quot;))</span>
<span class="lineNum">   12653 </span><span class="lineCov">       3668 :             (eq (const_string &quot;&lt;MODE&gt;mode&quot;) (const_string &quot;V8HImode&quot;)))</span>
<span class="lineNum">   12654 </span><span class="lineCov">       3668 :        (const_string &quot;*&quot;)</span>
<span class="lineNum">   12655 </span><span class="lineCov">       3668 :        (const_string &quot;1&quot;)))</span>
<span class="lineNum">   12656 </span><span class="lineCov">       3668 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   12657 </span><span class="lineCov">       3668 :    (set_attr &quot;prefix&quot; &quot;orig,orig,vex,vex,evex,evex&quot;)</span>
<span class="lineNum">   12658 </span><span class="lineCov">       3668 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   12659 </span><span class="lineCov">       3668 : </span>
<span class="lineNum">   12660 </span><span class="lineCov">       3668 : (define_expand &quot;&lt;extract_type&gt;_vinsert&lt;shuffletype&gt;&lt;extract_suf&gt;_mask&quot;</span>
<span class="lineNum">   12661 </span><span class="lineCov">       3668 :   [(match_operand:AVX512_VEC 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   12662 </span><span class="lineCov">       3668 :    (match_operand:AVX512_VEC 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   12663 </span><span class="lineCov">       3668 :    (match_operand:&lt;ssequartermode&gt; 2 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   12664 </span><span class="lineCov">       3668 :    (match_operand:SI 3 &quot;const_0_to_3_operand&quot;)</span>
<span class="lineNum">   12665 </span><span class="lineCov">       3668 :    (match_operand:AVX512_VEC 4 &quot;register_operand&quot;)</span>
<span class="lineNum">   12666 </span><span class="lineCov">       3668 :    (match_operand:&lt;avx512fmaskmode&gt; 5 &quot;register_operand&quot;)]</span>
<span class="lineNum">   12667 </span><span class="lineCov">       3668 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   12668 </span>            : {
<span class="lineNum">   12669 </span><span class="lineCov">      48876 :   int mask, selector;</span>
<span class="lineNum">   12670 </span><span class="lineCov">      48876 :   mask = INTVAL (operands[3]);</span>
<span class="lineNum">   12671 </span><span class="lineCov">      48876 :   selector = (GET_MODE_UNIT_SIZE (&lt;MODE&gt;mode) == 4</span>
<span class="lineNum">   12672 </span><span class="lineCov">      48876 :               ? 0xFFFF ^ (0x000F &lt;&lt; mask * 4)</span>
<span class="lineNum">   12673 </span><span class="lineCov">      48876 :               : 0xFF ^ (0x03 &lt;&lt; mask * 2));</span>
<span class="lineNum">   12674 </span><span class="lineCov">      48876 :   emit_insn (gen_&lt;extract_type&gt;_vinsert&lt;shuffletype&gt;&lt;extract_suf&gt;_1_mask</span>
<span class="lineNum">   12675 </span><span class="lineCov">      48876 :     (operands[0], operands[1], operands[2], GEN_INT (selector),</span>
<span class="lineNum">   12676 </span><span class="lineCov">      48876 :      operands[4], operands[5]));</span>
<span class="lineNum">   12677 </span><span class="lineCov">      48876 :   DONE;</span>
<span class="lineNum">   12678 </span><span class="lineCov">      48876 : })</span>
<span class="lineNum">   12679 </span><span class="lineCov">      48876 : </span>
<span class="lineNum">   12680 </span><span class="lineCov">      48876 : (define_insn &quot;*&lt;extract_type&gt;_vinsert&lt;shuffletype&gt;&lt;extract_suf&gt;_0&quot;</span>
<span class="lineNum">   12681 </span><span class="lineCov">      48876 :   [(set (match_operand:AVX512_VEC 0 &quot;register_operand&quot; &quot;=v,x,Yv&quot;)</span>
<span class="lineNum">   12682 </span><span class="lineCov">      48876 :         (vec_merge:AVX512_VEC</span>
<span class="lineNum">   12683 </span><span class="lineCov">      48876 :           (match_operand:AVX512_VEC 1 &quot;reg_or_0_operand&quot; &quot;v,C,C&quot;)</span>
<span class="lineNum">   12684 </span><span class="lineCov">      48876 :           (vec_duplicate:AVX512_VEC</span>
<span class="lineNum">   12685 </span><span class="lineCov">      48876 :                 (match_operand:&lt;ssequartermode&gt; 2 &quot;nonimmediate_operand&quot; &quot;vm,xm,vm&quot;))</span>
<span class="lineNum">   12686 </span><span class="lineCov">      48876 :           (match_operand:SI 3 &quot;const_int_operand&quot; &quot;n,n,n&quot;)))]</span>
<span class="lineNum">   12687 </span><span class="lineCov">      48931 :   &quot;TARGET_AVX512F</span>
<span class="lineNum">   12688 </span><span class="lineCov">      49112 :    &amp;&amp; (INTVAL (operands[3])</span>
<span class="lineNum">   12689 </span><span class="lineCov">      49112 :        == (GET_MODE_UNIT_SIZE (&lt;MODE&gt;mode) == 4 ? 0xFFF0 : 0xFC))&quot;</span>
<span class="lineNum">   12690 </span><span class="lineCov">      48890 : {</span>
<span class="lineNum">   12691 </span><span class="lineCov">      48939 :   if (which_alternative == 0)</span>
<span class="lineNum">   12692 </span><span class="lineCov">      48937 :     return &quot;vinsert&lt;shuffletype&gt;&lt;extract_suf&gt;\t{$0, %2, %1, %0|%0, %1, %2, 0}&quot;;</span>
<span class="lineNum">   12693 </span><span class="lineCov">      48879 :   switch (&lt;MODE&gt;mode)</span>
<span class="lineNum">   12694 </span><span class="lineCov">      48876 :     {</span>
<span class="lineNum">   12695 </span><span class="lineCov">      48876 :     case E_V8DFmode:</span>
<span class="lineNum">   12696 </span><span class="lineCov">      48876 :       return &quot;vmovapd\t{%2, %x0|%x0, %2}&quot;;</span>
<span class="lineNum">   12697 </span><span class="lineCov">      48876 :     case E_V16SFmode:</span>
<span class="lineNum">   12698 </span><span class="lineCov">      48876 :       return &quot;vmovaps\t{%2, %x0|%x0, %2}&quot;;</span>
<span class="lineNum">   12699 </span><span class="lineCov">      48876 :     case E_V8DImode:</span>
<span class="lineNum">   12700 </span><span class="lineCov">      48876 :       return which_alternative == 2 ? &quot;vmovdqa64\t{%2, %x0|%x0, %2}&quot;</span>
<span class="lineNum">   12701 </span><span class="lineCov">      48876 :                                     : &quot;vmovdqa\t{%2, %x0|%x0, %2}&quot;;</span>
<span class="lineNum">   12702 </span><span class="lineCov">      48888 :     case E_V16SImode:</span>
<span class="lineNum">   12703 </span><span class="lineCov">      48879 :       return which_alternative == 2 ? &quot;vmovdqa32\t{%2, %x0|%x0, %2}&quot;</span>
<span class="lineNum">   12704 </span><span class="lineCov">      48882 :                                     : &quot;vmovdqa\t{%2, %x0|%x0, %2}&quot;;</span>
<a name="12705"><span class="lineNum">   12705 </span><span class="lineCov">      48882 :     default:</span></a>
<span class="lineNum">   12706 </span><span class="lineCov">      48882 :       gcc_unreachable ();</span>
<span class="lineNum">   12707 </span><span class="lineCov">      48882 :     }</span>
<span class="lineNum">   12708 </span><span class="lineCov">      48888 : }</span>
<span class="lineNum">   12709 </span><span class="lineCov">      48882 :   [(set_attr &quot;type&quot; &quot;sselog,ssemov,ssemov&quot;)</span>
<a name="12710"><span class="lineNum">   12710 </span><span class="lineCov">      48876 :    (set_attr &quot;length_immediate&quot; &quot;1,0,0&quot;)</span></a>
<span class="lineNum">   12711 </span><span class="lineCov">      48882 :    (set_attr &quot;prefix&quot; &quot;evex,vex,evex&quot;)</span>
<span class="lineNum">   12712 </span><span class="lineCov">      48908 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;,&lt;ssequarterinsnmode&gt;,&lt;ssequarterinsnmode&gt;&quot;)])</span>
<span class="lineNum">   12713 </span><span class="lineCov">      48876 : </span>
<span class="lineNum">   12714 </span><span class="lineCov">      48876 : (define_insn &quot;&lt;mask_codefor&gt;&lt;extract_type&gt;_vinsert&lt;shuffletype&gt;&lt;extract_suf&gt;_1&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   12715 </span><span class="lineCov">      48876 :   [(set (match_operand:AVX512_VEC 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   12716 </span><span class="lineCov">      48876 :         (vec_merge:AVX512_VEC</span>
<span class="lineNum">   12717 </span><span class="lineCov">      48876 :           (match_operand:AVX512_VEC 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   12718 </span><span class="lineCov">      48876 :           (vec_duplicate:AVX512_VEC</span>
<span class="lineNum">   12719 </span><span class="lineCov">      48876 :                 (match_operand:&lt;ssequartermode&gt; 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;))</span>
<span class="lineNum">   12720 </span><span class="lineCov">      48882 :           (match_operand:SI 3 &quot;const_int_operand&quot; &quot;n&quot;)))]</span>
<span class="lineNum">   12721 </span><span class="lineCov">      48947 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   12722 </span><span class="lineCov">      49010 : {</span>
<span class="lineNum">   12723 </span><span class="lineCov">      49008 :   int mask;</span>
<span class="lineNum">   12724 </span><span class="lineCov">      49008 :   int selector = INTVAL (operands[3]);</span>
<span class="lineNum">   12725 </span><span class="lineCov">      49033 : </span>
<span class="lineNum">   12726 </span><span class="lineCov">      49173 :   if (selector == (GET_MODE_UNIT_SIZE (&lt;MODE&gt;mode) == 4 ? 0xFFF0 : 0xFC))</span>
<span class="lineNum">   12727 </span><span class="lineCov">      48882 :     mask = 0;</span>
<span class="lineNum">   12728 </span><span class="lineCov">      49187 :   else if (selector == (GET_MODE_UNIT_SIZE (&lt;MODE&gt;mode) == 4 ? 0xFF0F : 0xF3))</span>
<a name="12729"><span class="lineNum">   12729 </span><span class="lineCov">      48945 :     mask = 1;</span></a>
<span class="lineNum">   12730 </span><span class="lineCov">      48894 :   else if (selector == (GET_MODE_UNIT_SIZE (&lt;MODE&gt;mode) == 4 ? 0xF0FF : 0xCF))</span>
<span class="lineNum">   12731 </span><span class="lineCov">      52219 :     mask = 2;</span>
<span class="lineNum">   12732 </span><span class="lineCov">      48882 :   else if (selector == (GET_MODE_UNIT_SIZE (&lt;MODE&gt;mode) == 4 ? 0x0FFF : 0x3F))</span>
<span class="lineNum">   12733 </span><span class="lineCov">      48882 :     mask = 3;</span>
<span class="lineNum">   12734 </span><span class="lineCov">      48876 :   else</span>
<span class="lineNum">   12735 </span><span class="lineCov">      53882 :     gcc_unreachable ();</span>
<span class="lineNum">   12736 </span><span class="lineCov">      52219 : </span>
<span class="lineNum">   12737 </span><span class="lineCov">      52351 :   operands[3] = GEN_INT (mask);</span>
<span class="lineNum">   12738 </span><span class="lineCov">      52225 : </span>
<span class="lineNum">   12739 </span><span class="lineCov">      52351 :   return &quot;vinsert&lt;shuffletype&gt;&lt;extract_suf&gt;\t{%3, %2, %1, %0&lt;mask_operand4&gt;|%0&lt;mask_operand4&gt;, %1, %2, %3}&quot;;</span>
<span class="lineNum">   12740 </span><span class="lineCov">      52225 : }</span>
<span class="lineNum">   12741 </span><span class="lineCov">      52225 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<a name="12742"><span class="lineNum">   12742 </span><span class="lineCov">      48882 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span></a>
<span class="lineNum">   12743 </span><span class="lineCov">      51187 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   12744 </span><span class="lineCov">      51307 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   12745 </span><span class="lineCov">      51181 : </span>
<span class="lineNum">   12746 </span><span class="lineCov">      51181 : (define_expand &quot;&lt;extract_type_2&gt;_vinsert&lt;shuffletype&gt;&lt;extract_suf_2&gt;_mask&quot;</span>
<span class="lineNum">   12747 </span><span class="lineCov">      51181 :   [(match_operand:AVX512_VEC_2 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   12748 </span><span class="lineCov">      51181 :    (match_operand:AVX512_VEC_2 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   12749 </span><span class="lineCov">      51181 :    (match_operand:&lt;ssehalfvecmode&gt; 2 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   12750 </span><span class="lineCov">      51181 :    (match_operand:SI 3 &quot;const_0_to_1_operand&quot;)</span>
<span class="lineNum">   12751 </span><span class="lineCov">      48908 :    (match_operand:AVX512_VEC_2 4 &quot;register_operand&quot;)</span>
<span class="lineNum">   12752 </span><span class="lineCov">      50539 :    (match_operand:&lt;avx512fmaskmode&gt; 5 &quot;register_operand&quot;)]</span>
<span class="lineNum">   12753 </span><span class="lineCov">      50539 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   12754 </span><span class="lineCov">      50539 : {</span>
<span class="lineNum">   12755 </span><span class="lineCov">      50545 :   int mask = INTVAL (operands[3]);</span>
<span class="lineNum">   12756 </span><span class="lineCov">      50545 :   if (mask == 0)</span>
<span class="lineNum">   12757 </span><span class="lineCov">      50545 :     emit_insn (gen_vec_set_lo_&lt;mode&gt;_mask (operands[0], operands[1],</span>
<span class="lineNum">   12758 </span><span class="lineCov">      48908 :                                            operands[2], operands[4],</span>
<span class="lineNum">   12759 </span><span class="lineCov">      48947 :                                            operands[5]));</span>
<span class="lineNum">   12760 </span><span class="lineCov">      48953 :   else</span>
<span class="lineNum">   12761 </span><span class="lineCov">      48927 :     emit_insn (gen_vec_set_hi_&lt;mode&gt;_mask (operands[0], operands[1],</span>
<span class="lineNum">   12762 </span><span class="lineCov">      48902 :                                            operands[2], operands[4],</span>
<span class="lineNum">   12763 </span><span class="lineCov">      48902 :                                            operands[5]));</span>
<span class="lineNum">   12764 </span><span class="lineCov">      48902 :   DONE;</span>
<span class="lineNum">   12765 </span><span class="lineCov">      48902 : })</span>
<span class="lineNum">   12766 </span><span class="lineCov">      48902 : </span>
<span class="lineNum">   12767 </span><span class="lineCov">      48902 : (define_insn &quot;vec_set_lo_&lt;mode&gt;&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   12768 </span><span class="lineCov">      48876 :   [(set (match_operand:V16FI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   12769 </span><span class="lineCov">      48876 :         (vec_concat:V16FI</span>
<span class="lineNum">   12770 </span><span class="lineCov">      48876 :           (match_operand:&lt;ssehalfvecmode&gt; 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;)</span>
<span class="lineNum">   12771 </span><span class="lineCov">      48876 :           (vec_select:&lt;ssehalfvecmode&gt;</span>
<span class="lineNum">   12772 </span><span class="lineCov">      48876 :             (match_operand:V16FI 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   12773 </span><span class="lineCov">      48876 :             (parallel [(const_int 8) (const_int 9)</span>
<span class="lineNum">   12774 </span><span class="lineCov">      48876 :                        (const_int 10) (const_int 11)</span>
<span class="lineNum">   12775 </span><span class="lineCov">      48876 :                        (const_int 12) (const_int 13)</span>
<span class="lineNum">   12776 </span><span class="lineCov">      48876 :                        (const_int 14) (const_int 15)]))))]</span>
<span class="lineNum">   12777 </span><span class="lineCov">      48876 :   &quot;TARGET_AVX512DQ&quot;</span>
<span class="lineNum">   12778 </span><span class="lineCov">      48876 :   &quot;vinsert&lt;shuffletype&gt;32x8\t{$0x0, %2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2, 0x0}&quot;</span>
<span class="lineNum">   12779 </span><span class="lineCov">      48876 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">   12780 </span><span class="lineCov">      48876 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   12781 </span><span class="lineCov">      48881 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   12782 </span><span class="lineCov">      48881 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   12783 </span><span class="lineCov">      48881 : </span>
<span class="lineNum">   12784 </span><span class="lineCov">      48876 : (define_insn &quot;vec_set_hi_&lt;mode&gt;&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   12785 </span><span class="lineCov">      48962 :   [(set (match_operand:V16FI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   12786 </span><span class="lineCov">      48962 :         (vec_concat:V16FI</span>
<span class="lineNum">   12787 </span><span class="lineCov">      48962 :           (vec_select:&lt;ssehalfvecmode&gt;</span>
<span class="lineNum">   12788 </span><span class="lineCov">      48876 :             (match_operand:V16FI 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   12789 </span><span class="lineCov">      48962 :             (parallel [(const_int 0) (const_int 1)</span>
<span class="lineNum">   12790 </span><span class="lineCov">      48962 :                        (const_int 2) (const_int 3)</span>
<span class="lineNum">   12791 </span><span class="lineCov">      48876 :                        (const_int 4) (const_int 5)</span>
<a name="12792"><span class="lineNum">   12792 </span><span class="lineCov">      48962 :                        (const_int 6) (const_int 7)]))</span></a>
<span class="lineNum">   12793 </span><span class="lineCov">      48962 :           (match_operand:&lt;ssehalfvecmode&gt; 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;)))]</span>
<span class="lineNum">   12794 </span><span class="lineCov">      48918 :   &quot;TARGET_AVX512DQ&quot;</span>
<span class="lineNum">   12795 </span><span class="lineCov">      48885 :   &quot;vinsert&lt;shuffletype&gt;32x8\t{$0x1, %2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2, 0x1}&quot;</span>
<span class="lineNum">   12796 </span><span class="lineCov">      48962 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">   12797 </span><span class="lineCov">      48962 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   12798 </span><span class="lineCov">      48934 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   12799 </span><span class="lineCov">      49048 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   12800 </span><span class="lineCov">      49020 : </span>
<span class="lineNum">   12801 </span><span class="lineCov">      48889 : (define_insn &quot;vec_set_lo_&lt;mode&gt;&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   12802 </span><span class="lineCov">      48889 :   [(set (match_operand:V8FI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   12803 </span><span class="lineCov">      49478 :         (vec_concat:V8FI</span>
<span class="lineNum">   12804 </span><span class="lineCov">      49465 :           (match_operand:&lt;ssehalfvecmode&gt; 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;)</span>
<span class="lineNum">   12805 </span><span class="lineCov">      49045 :           (vec_select:&lt;ssehalfvecmode&gt;</span>
<span class="lineNum">   12806 </span><span class="lineCov">      49296 :             (match_operand:V8FI 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   12807 </span><span class="lineCov">      48876 :             (parallel [(const_int 4) (const_int 5)</span>
<span class="lineNum">   12808 </span><span class="lineCov">      48983 :                        (const_int 6) (const_int 7)]))))]</span>
<span class="lineNum">   12809 </span><span class="lineCov">      48983 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   12810 </span><span class="lineCov">      48985 :   &quot;vinsert&lt;shuffletype&gt;64x4\t{$0x0, %2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2, 0x0}&quot;</span>
<span class="lineNum">   12811 </span><span class="lineCov">      48876 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">   12812 </span><span class="lineCov">      48876 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   12813 </span><span class="lineCov">      49052 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   12814 </span><span class="lineCov">      49052 :    (set_attr &quot;mode&quot; &quot;XI&quot;)])</span>
<span class="lineNum">   12815 </span><span class="lineCov">      49052 : </span>
<span class="lineNum">   12816 </span><span class="lineCov">      48902 : (define_insn &quot;vec_set_hi_&lt;mode&gt;&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   12817 </span><span class="lineCov">      49017 :   [(set (match_operand:V8FI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   12818 </span><span class="lineCov">      48926 :         (vec_concat:V8FI</span>
<span class="lineNum">   12819 </span><span class="lineCov">      49017 :           (vec_select:&lt;ssehalfvecmode&gt;</span>
<span class="lineNum">   12820 </span><span class="lineCov">      48876 :             (match_operand:V8FI 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   12821 </span><span class="lineCov">      48876 :             (parallel [(const_int 0) (const_int 1)</span>
<span class="lineNum">   12822 </span><span class="lineCov">      49158 :                        (const_int 2) (const_int 3)]))</span>
<span class="lineNum">   12823 </span><span class="lineCov">      48876 :           (match_operand:&lt;ssehalfvecmode&gt; 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;)))]</span>
<span class="lineNum">   12824 </span><span class="lineCov">      48908 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   12825 </span><span class="lineCov">      48884 :   &quot;vinsert&lt;shuffletype&gt;64x4\t{$0x1, %2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2, 0x1}&quot;</span>
<span class="lineNum">   12826 </span><span class="lineCov">      48876 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">   12827 </span><span class="lineCov">      48876 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   12828 </span><span class="lineCov">      49198 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   12829 </span><span class="lineCov">      49198 :    (set_attr &quot;mode&quot; &quot;XI&quot;)])</span>
<span class="lineNum">   12830 </span><span class="lineCov">      49198 : </span>
<span class="lineNum">   12831 </span><span class="lineCov">      48876 : (define_expand &quot;avx512dq_shuf_&lt;shuffletype&gt;64x2_mask&quot;</span>
<span class="lineNum">   12832 </span><span class="lineCov">      48876 :   [(match_operand:VI8F_256 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   12833 </span><span class="lineCov">      48876 :    (match_operand:VI8F_256 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   12834 </span><span class="lineCov">      48876 :    (match_operand:VI8F_256 2 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   12835 </span><span class="lineCov">      48876 :    (match_operand:SI 3 &quot;const_0_to_3_operand&quot;)</span>
<span class="lineNum">   12836 </span><span class="lineCov">      48876 :    (match_operand:VI8F_256 4 &quot;register_operand&quot;)</span>
<span class="lineNum">   12837 </span><span class="lineCov">      48876 :    (match_operand:QI 5 &quot;register_operand&quot;)]</span>
<span class="lineNum">   12838 </span><span class="lineCov">      48876 :   &quot;TARGET_AVX512DQ&quot;</span>
<span class="lineNum">   12839 </span><span class="lineCov">      48876 : {</span>
<span class="lineNum">   12840 </span><span class="lineCov">      48876 :   int mask = INTVAL (operands[3]);</span>
<span class="lineNum">   12841 </span><span class="lineCov">      48876 :   emit_insn (gen_avx512dq_shuf_&lt;shuffletype&gt;64x2_1_mask</span>
<span class="lineNum">   12842 </span><span class="lineCov">      48876 :       (operands[0], operands[1], operands[2],</span>
<span class="lineNum">   12843 </span><span class="lineCov">      48876 :        GEN_INT (((mask &gt;&gt; 0) &amp; 1) * 2 + 0),</span>
<span class="lineNum">   12844 </span><span class="lineCov">      48876 :        GEN_INT (((mask &gt;&gt; 0) &amp; 1) * 2 + 1),</span>
<span class="lineNum">   12845 </span><span class="lineCov">      48876 :        GEN_INT (((mask &gt;&gt; 1) &amp; 1) * 2 + 4),</span>
<span class="lineNum">   12846 </span><span class="lineCov">      48876 :        GEN_INT (((mask &gt;&gt; 1) &amp; 1) * 2 + 5),</span>
<span class="lineNum">   12847 </span><span class="lineCov">      48876 :        operands[4], operands[5]));</span>
<span class="lineNum">   12848 </span><span class="lineCov">      48876 :   DONE;</span>
<span class="lineNum">   12849 </span><span class="lineCov">      48876 : })</span>
<span class="lineNum">   12850 </span><span class="lineCov">      48876 : </span>
<span class="lineNum">   12851 </span><span class="lineCov">      48876 : (define_insn &quot;&lt;mask_codefor&gt;avx512dq_shuf_&lt;shuffletype&gt;64x2_1&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   12852 </span><span class="lineCov">      49012 :   [(set (match_operand:VI8F_256 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   12853 </span><span class="lineCov">      48876 :         (vec_select:VI8F_256</span>
<span class="lineNum">   12854 </span><span class="lineCov">      48876 :           (vec_concat:&lt;ssedoublemode&gt;</span>
<span class="lineNum">   12855 </span><span class="lineCov">      48876 :             (match_operand:VI8F_256 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   12856 </span><span class="lineCov">      48876 :             (match_operand:VI8F_256 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;))</span>
<span class="lineNum">   12857 </span><span class="lineCov">      48876 :           (parallel [(match_operand 3  &quot;const_0_to_3_operand&quot;)</span>
<span class="lineNum">   12858 </span><span class="lineCov">      48876 :                      (match_operand 4  &quot;const_0_to_3_operand&quot;)</span>
<span class="lineNum">   12859 </span><span class="lineCov">      49012 :                      (match_operand 5  &quot;const_4_to_7_operand&quot;)</span>
<span class="lineNum">   12860 </span><span class="lineCov">      49012 :                      (match_operand 6  &quot;const_4_to_7_operand&quot;)])))]</span>
<span class="lineNum">   12861 </span><span class="lineCov">      52790 :   &quot;TARGET_AVX512VL</span>
<span class="lineNum">   12862 </span><span class="lineCov">      49211 :    &amp;&amp; (INTVAL (operands[3]) == (INTVAL (operands[4]) - 1)</span>
<span class="lineNum">   12863 </span><span class="lineCov">      49226 :        &amp;&amp; INTVAL (operands[5]) == (INTVAL (operands[6]) - 1))&quot;</span>
<span class="lineNum">   12864 </span><span class="lineCov">      59246 : {</span>
<span class="lineNum">   12865 </span><span class="lineCov">      49060 :   int mask;</span>
<span class="lineNum">   12866 </span><span class="lineCov">      49060 :   mask = INTVAL (operands[3]) / 2;</span>
<span class="lineNum">   12867 </span><span class="lineCov">       2160 :   mask |= (INTVAL (operands[5]) - 4) / 2 &lt;&lt; 1;</span>
<span class="lineNum">   12868 </span><span class="lineCov">      46221 :   operands[3] = GEN_INT (mask);</span>
<span class="lineNum">   12869 </span><span class="lineCov">      45671 :   return &quot;vshuf&lt;shuffletype&gt;64x2\t{%3, %2, %1, %0&lt;mask_operand7&gt;|%0&lt;mask_operand7&gt;, %1, %2, %3}&quot;;</span>
<span class="lineNum">   12870 </span><span class="lineCov">      46273 : }</span>
<a name="12871"><span class="lineNum">   12871 </span><span class="lineCov">      44764 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span></a>
<a name="12872"><span class="lineNum">   12872 </span><span class="lineCov">      44764 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span></a>
<span class="lineNum">   12873 </span><span class="lineCov">      44764 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   12874 </span><span class="lineCov">      44178 :    (set_attr &quot;mode&quot; &quot;XI&quot;)])</span>
<span class="lineNum">   12875 </span><span class="lineCov">      44764 : </span>
<a name="12876"><span class="lineNum">   12876 </span><span class="lineCov">      44764 : (define_expand &quot;avx512f_shuf_&lt;shuffletype&gt;64x2_mask&quot;</span></a>
<span class="lineNum">   12877 </span><span class="lineCov">     225105 :   [(match_operand:V8FI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   12878 </span><span class="lineCov">      44764 :    (match_operand:V8FI 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   12879 </span><span class="lineCov">      44764 :    (match_operand:V8FI 2 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   12880 </span><span class="lineCov">     225105 :    (match_operand:SI 3 &quot;const_0_to_255_operand&quot;)</span>
<span class="lineNum">   12881 </span><span class="lineCov">     225105 :    (match_operand:V8FI 4 &quot;register_operand&quot;)</span>
<span class="lineNum">   12882 </span><span class="lineCov">     225381 :    (match_operand:QI 5 &quot;register_operand&quot;)]</span>
<span class="lineNum">   12883 </span><span class="lineCov">     225381 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   12884 </span><span class="lineCov">      44398 : {</span>
<span class="lineNum">   12885 </span><span class="lineCov">      44210 :   int mask = INTVAL (operands[3]);</span>
<span class="lineNum">   12886 </span><span class="lineCov">     225105 :   emit_insn (gen_avx512f_shuf_&lt;shuffletype&gt;64x2_1_mask</span>
<span class="lineNum">   12887 </span><span class="lineCov">      44310 :       (operands[0], operands[1], operands[2],</span>
<span class="lineNum">   12888 </span><span class="lineCov">     225105 :        GEN_INT (((mask &gt;&gt; 0) &amp; 3) * 2),</span>
<span class="lineNum">   12889 </span><span class="lineCov">     225105 :        GEN_INT (((mask &gt;&gt; 0) &amp; 3) * 2 + 1),</span>
<span class="lineNum">   12890 </span><span class="lineCov">      44310 :        GEN_INT (((mask &gt;&gt; 2) &amp; 3) * 2),</span>
<span class="lineNum">   12891 </span><span class="lineCov">      44310 :        GEN_INT (((mask &gt;&gt; 2) &amp; 3) * 2 + 1),</span>
<span class="lineNum">   12892 </span><span class="lineCov">     214242 :        GEN_INT (((mask &gt;&gt; 4) &amp; 3) * 2 + 8),</span>
<span class="lineNum">   12893 </span><span class="lineCov">     214242 :        GEN_INT (((mask &gt;&gt; 4) &amp; 3) * 2 + 9),</span>
<span class="lineNum">   12894 </span><span class="lineCov">     214242 :        GEN_INT (((mask &gt;&gt; 6) &amp; 3) * 2 + 8),</span>
<span class="lineNum">   12895 </span><span class="lineCov">      44307 :        GEN_INT (((mask &gt;&gt; 6) &amp; 3) * 2 + 9),</span>
<span class="lineNum">   12896 </span><span class="lineCov">     170208 :        operands[4], operands[5]));</span>
<span class="lineNum">   12897 </span><span class="lineCov">      44122 :   DONE;</span>
<span class="lineNum">   12898 </span><span class="lineCov">     170023 : })</span>
<span class="lineNum">   12899 </span><span class="lineCov">     170141 : </span>
<span class="lineNum">   12900 </span><span class="lineCov">      44240 : (define_insn &quot;avx512f_shuf_&lt;shuffletype&gt;64x2_1&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   12901 </span><span class="lineCov">     170044 :   [(set (match_operand:V8FI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   12902 </span><span class="lineCov">     170031 :         (vec_select:V8FI</span>
<span class="lineNum">   12903 </span><span class="lineCov">     170023 :           (vec_concat:&lt;ssedoublemode&gt;</span>
<span class="lineNum">   12904 </span><span class="lineCov">     116178 :             (match_operand:V8FI 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   12905 </span><span class="lineCov">      97967 :             (match_operand:V8FI 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;))</span>
<span class="lineNum">   12906 </span><span class="lineCov">      44232 :           (parallel [(match_operand 3  &quot;const_0_to_7_operand&quot;)</span>
<span class="lineNum">   12907 </span><span class="lineCov">      55895 :                      (match_operand 4  &quot;const_0_to_7_operand&quot;)</span>
<span class="lineNum">   12908 </span><span class="lineCov">      55895 :                      (match_operand 5  &quot;const_0_to_7_operand&quot;)</span>
<span class="lineNum">   12909 </span><span class="lineCov">      44358 :                      (match_operand 6  &quot;const_0_to_7_operand&quot;)</span>
<span class="lineNum">   12910 </span><span class="lineCov">      44122 :                      (match_operand 7  &quot;const_8_to_15_operand&quot;)</span>
<span class="lineNum">   12911 </span><span class="lineCov">      44122 :                      (match_operand 8  &quot;const_8_to_15_operand&quot;)</span>
<span class="lineNum">   12912 </span><span class="lineCov">      44122 :                      (match_operand 9  &quot;const_8_to_15_operand&quot;)</span>
<span class="lineNum">   12913 </span><span class="lineCov">      44122 :                      (match_operand 10  &quot;const_8_to_15_operand&quot;)])))]</span>
<span class="lineNum">   12914 </span><span class="lineCov">      44387 :   &quot;TARGET_AVX512F</span>
<span class="lineNum">   12915 </span><span class="lineCov">      44787 :    &amp;&amp; (INTVAL (operands[3]) == (INTVAL (operands[4]) - 1)</span>
<span class="lineNum">   12916 </span><span class="lineCov">      44778 :        &amp;&amp; INTVAL (operands[5]) == (INTVAL (operands[6]) - 1)</span>
<span class="lineNum">   12917 </span><span class="lineCov">      44778 :        &amp;&amp; INTVAL (operands[7]) == (INTVAL (operands[8]) - 1)</span>
<span class="lineNum">   12918 </span><span class="lineCov">      44778 :        &amp;&amp; INTVAL (operands[9]) == (INTVAL (operands[10]) - 1))&quot;</span>
<span class="lineNum">   12919 </span><span class="lineCov">      44637 : {</span>
<span class="lineNum">   12920 </span><span class="lineCov">      44286 :   int mask;</span>
<span class="lineNum">   12921 </span><span class="lineCov">      44286 :   mask = INTVAL (operands[3]) / 2;</span>
<span class="lineNum">   12922 </span><span class="lineCov">      47038 :   mask |= INTVAL (operands[5]) / 2 &lt;&lt; 2;</span>
<span class="lineNum">   12923 </span><span class="lineCov">      47038 :   mask |= (INTVAL (operands[7]) - 8) / 2 &lt;&lt; 4;</span>
<span class="lineNum">   12924 </span><span class="lineCov">      47038 :   mask |= (INTVAL (operands[9]) - 8) / 2 &lt;&lt; 6;</span>
<a name="12925"><span class="lineNum">   12925 </span><span class="lineCov">      44138 :   operands[3] = GEN_INT (mask);</span></a>
<span class="lineNum">   12926 </span><span class="lineCov">      44122 : </span>
<span class="lineNum">   12927 </span><span class="lineCov">      44286 :   return &quot;vshuf&lt;shuffletype&gt;64x2\t{%3, %2, %1, %0&lt;mask_operand11&gt;|%0&lt;mask_operand11&gt;, %1, %2, %3}&quot;;</span>
<span class="lineNum">   12928 </span><span class="lineCov">      44122 : }</span>
<span class="lineNum">   12929 </span><span class="lineCov">      44122 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<a name="12930"><span class="lineNum">   12930 </span><span class="lineCov">      44122 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span></a>
<span class="lineNum">   12931 </span><span class="lineCov">      44122 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   12932 </span><span class="lineCov">      44278 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   12933 </span><span class="lineCov">      44122 : </span>
<span class="lineNum">   12934 </span><span class="lineCov">      44122 : (define_expand &quot;avx512vl_shuf_&lt;shuffletype&gt;32x4_mask&quot;</span>
<span class="lineNum">   12935 </span><span class="lineCov">      44122 :   [(match_operand:VI4F_256 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   12936 </span><span class="lineCov">      44122 :    (match_operand:VI4F_256 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   12937 </span><span class="lineCov">      44122 :    (match_operand:VI4F_256 2 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   12938 </span><span class="lineCov">      44122 :    (match_operand:SI 3 &quot;const_0_to_3_operand&quot;)</span>
<span class="lineNum">   12939 </span><span class="lineCov">      44243 :    (match_operand:VI4F_256 4 &quot;register_operand&quot;)</span>
<span class="lineNum">   12940 </span><span class="lineCov">      44122 :    (match_operand:QI 5 &quot;register_operand&quot;)]</span>
<span class="lineNum">   12941 </span><span class="lineCov">      44122 :   &quot;TARGET_AVX512VL&quot;</span>
<span class="lineNum">   12942 </span><span class="lineCov">      44122 : {</span>
<span class="lineNum">   12943 </span><span class="lineCov">      44122 :   int mask = INTVAL (operands[3]);</span>
<span class="lineNum">   12944 </span><span class="lineCov">      44122 :   emit_insn (gen_avx512vl_shuf_&lt;shuffletype&gt;32x4_1_mask</span>
<span class="lineNum">   12945 </span><span class="lineCov">      44122 :       (operands[0], operands[1], operands[2],</span>
<span class="lineNum">   12946 </span><span class="lineCov">      44243 :        GEN_INT (((mask &gt;&gt; 0) &amp; 1) * 4 + 0),</span>
<span class="lineNum">   12947 </span><span class="lineCov">      44243 :        GEN_INT (((mask &gt;&gt; 0) &amp; 1) * 4 + 1),</span>
<span class="lineNum">   12948 </span><span class="lineCov">      44243 :        GEN_INT (((mask &gt;&gt; 0) &amp; 1) * 4 + 2),</span>
<span class="lineNum">   12949 </span><span class="lineCov">      44243 :        GEN_INT (((mask &gt;&gt; 0) &amp; 1) * 4 + 3),</span>
<span class="lineNum">   12950 </span><span class="lineCov">      44243 :        GEN_INT (((mask &gt;&gt; 1) &amp; 1) * 4 + 8),</span>
<span class="lineNum">   12951 </span><span class="lineCov">      44243 :        GEN_INT (((mask &gt;&gt; 1) &amp; 1) * 4 + 9),</span>
<span class="lineNum">   12952 </span><span class="lineCov">      44243 :        GEN_INT (((mask &gt;&gt; 1) &amp; 1) * 4 + 10),</span>
<span class="lineNum">   12953 </span><span class="lineCov">      44243 :        GEN_INT (((mask &gt;&gt; 1) &amp; 1) * 4 + 11),</span>
<span class="lineNum">   12954 </span><span class="lineCov">      44243 :        operands[4], operands[5]));</span>
<span class="lineNum">   12955 </span><span class="lineCov">      44219 :   DONE;</span>
<span class="lineNum">   12956 </span><span class="lineCov">      44122 : })</span>
<span class="lineNum">   12957 </span><span class="lineCov">      44122 : </span>
<span class="lineNum">   12958 </span><span class="lineCov">      44122 : (define_insn &quot;avx512vl_shuf_&lt;shuffletype&gt;32x4_1&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   12959 </span><span class="lineCov">      44122 :   [(set (match_operand:VI4F_256 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   12960 </span><span class="lineCov">      44122 :         (vec_select:VI4F_256</span>
<span class="lineNum">   12961 </span><span class="lineCov">      44122 :           (vec_concat:&lt;ssedoublemode&gt;</span>
<span class="lineNum">   12962 </span><span class="lineCov">      44122 :             (match_operand:VI4F_256 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   12963 </span><span class="lineCov">      44122 :             (match_operand:VI4F_256 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;))</span>
<span class="lineNum">   12964 </span><span class="lineCov">      44122 :           (parallel [(match_operand 3  &quot;const_0_to_7_operand&quot;)</span>
<span class="lineNum">   12965 </span><span class="lineCov">      44122 :                      (match_operand 4  &quot;const_0_to_7_operand&quot;)</span>
<span class="lineNum">   12966 </span><span class="lineCov">      44122 :                      (match_operand 5  &quot;const_0_to_7_operand&quot;)</span>
<span class="lineNum">   12967 </span><span class="lineCov">      44122 :                      (match_operand 6  &quot;const_0_to_7_operand&quot;)</span>
<span class="lineNum">   12968 </span><span class="lineCov">      44122 :                      (match_operand 7  &quot;const_8_to_15_operand&quot;)</span>
<span class="lineNum">   12969 </span><span class="lineCov">      44122 :                      (match_operand 8  &quot;const_8_to_15_operand&quot;)</span>
<span class="lineNum">   12970 </span><span class="lineCov">      44122 :                      (match_operand 9  &quot;const_8_to_15_operand&quot;)</span>
<span class="lineNum">   12971 </span><span class="lineCov">      44122 :                      (match_operand 10 &quot;const_8_to_15_operand&quot;)])))]</span>
<span class="lineNum">   12972 </span><span class="lineCov">      48307 :   &quot;TARGET_AVX512VL</span>
<span class="lineNum">   12973 </span><span class="lineCov">      44385 :    &amp;&amp; (INTVAL (operands[3]) == (INTVAL (operands[4]) - 1)</span>
<span class="lineNum">   12974 </span><span class="lineCov">      44385 :        &amp;&amp; INTVAL (operands[3]) == (INTVAL (operands[5]) - 2)</span>
<span class="lineNum">   12975 </span><span class="lineCov">      44385 :        &amp;&amp; INTVAL (operands[3]) == (INTVAL (operands[6]) - 3)</span>
<span class="lineNum">   12976 </span><span class="lineCov">      44385 :        &amp;&amp; INTVAL (operands[7]) == (INTVAL (operands[8]) - 1)</span>
<span class="lineNum">   12977 </span><span class="lineCov">      44385 :        &amp;&amp; INTVAL (operands[7]) == (INTVAL (operands[9]) - 2)</span>
<span class="lineNum">   12978 </span><span class="lineCov">      44385 :        &amp;&amp; INTVAL (operands[7]) == (INTVAL (operands[10]) - 3))&quot;</span>
<span class="lineNum">   12979 </span><span class="lineCov">      56881 : {</span>
<span class="lineNum">   12980 </span><span class="lineCov">      44172 :   int mask;</span>
<span class="lineNum">   12981 </span><span class="lineCov">      44172 :   mask = INTVAL (operands[3]) / 4;</span>
<span class="lineNum">   12982 </span><span class="lineCov">      45684 :   mask |= (INTVAL (operands[7]) - 8) / 4 &lt;&lt; 1;</span>
<a name="12983"><span class="lineNum">   12983 </span><span class="lineCov">      45642 :   operands[3] = GEN_INT (mask);</span></a>
<span class="lineNum">   12984 </span><span class="lineCov">      44170 : </span>
<span class="lineNum">   12985 </span><span class="lineCov">      45384 :   return &quot;vshuf&lt;shuffletype&gt;32x4\t{%3, %2, %1, %0&lt;mask_operand11&gt;|%0&lt;mask_operand11&gt;, %1, %2, %3}&quot;;</span>
<a name="12986"><span class="lineNum">   12986 </span><span class="lineCov">      45076 : }</span></a>
<span class="lineNum">   12987 </span><span class="lineCov">      44770 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<a name="12988"><span class="lineNum">   12988 </span><span class="lineCov">      46678 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span></a>
<span class="lineNum">   12989 </span><span class="lineCov">      44818 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   12990 </span><span class="lineCov">      44875 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   12991 </span><span class="lineCov">      46702 : </span>
<span class="lineNum">   12992 </span><span class="lineCov">      44770 : (define_expand &quot;avx512f_shuf_&lt;shuffletype&gt;32x4_mask&quot;</span>
<span class="lineNum">   12993 </span><span class="lineCov">      47938 :   [(match_operand:V16FI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   12994 </span><span class="lineCov">      46030 :    (match_operand:V16FI 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   12995 </span><span class="lineCov">      64944 :    (match_operand:V16FI 2 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   12996 </span><span class="lineCov">      64944 :    (match_operand:SI 3 &quot;const_0_to_255_operand&quot;)</span>
<span class="lineNum">   12997 </span><span class="lineCov">      65826 :    (match_operand:V16FI 4 &quot;register_operand&quot;)</span>
<span class="lineNum">   12998 </span><span class="lineCov">      65826 :    (match_operand:HI 5 &quot;register_operand&quot;)]</span>
<span class="lineNum">   12999 </span><span class="lineCov">      65826 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   13000 </span><span class="lineCov">      65826 : {</span>
<span class="lineNum">   13001 </span><span class="lineCov">      64944 :   int mask = INTVAL (operands[3]);</span>
<span class="lineNum">   13002 </span><span class="lineCov">      45004 :   emit_insn (gen_avx512f_shuf_&lt;shuffletype&gt;32x4_1_mask</span>
<span class="lineNum">   13003 </span><span class="lineCov">      52098 :       (operands[0], operands[1], operands[2],</span>
<span class="lineNum">   13004 </span><span class="lineCov">      52098 :        GEN_INT (((mask &gt;&gt; 0) &amp; 3) * 4),</span>
<span class="lineNum">   13005 </span><span class="lineCov">      51216 :        GEN_INT (((mask &gt;&gt; 0) &amp; 3) * 4 + 1),</span>
<span class="lineNum">   13006 </span><span class="lineCov">      45004 :        GEN_INT (((mask &gt;&gt; 0) &amp; 3) * 4 + 2),</span>
<span class="lineNum">   13007 </span><span class="lineCov">      49705 :        GEN_INT (((mask &gt;&gt; 0) &amp; 3) * 4 + 3),</span>
<span class="lineNum">   13008 </span><span class="lineCov">      45004 :        GEN_INT (((mask &gt;&gt; 2) &amp; 3) * 4),</span>
<span class="lineNum">   13009 </span><span class="lineCov">      45004 :        GEN_INT (((mask &gt;&gt; 2) &amp; 3) * 4 + 1),</span>
<span class="lineNum">   13010 </span><span class="lineCov">      54902 :        GEN_INT (((mask &gt;&gt; 2) &amp; 3) * 4 + 2),</span>
<span class="lineNum">   13011 </span><span class="lineCov">      44944 :        GEN_INT (((mask &gt;&gt; 2) &amp; 3) * 4 + 3),</span>
<span class="lineNum">   13012 </span><span class="lineCov">      44122 :        GEN_INT (((mask &gt;&gt; 4) &amp; 3) * 4 + 16),</span>
<span class="lineNum">   13013 </span><span class="lineCov">      44224 :        GEN_INT (((mask &gt;&gt; 4) &amp; 3) * 4 + 17),</span>
<span class="lineNum">   13014 </span><span class="lineCov">      44224 :        GEN_INT (((mask &gt;&gt; 4) &amp; 3) * 4 + 18),</span>
<span class="lineNum">   13015 </span><span class="lineCov">      44224 :        GEN_INT (((mask &gt;&gt; 4) &amp; 3) * 4 + 19),</span>
<span class="lineNum">   13016 </span><span class="lineCov">      44122 :        GEN_INT (((mask &gt;&gt; 6) &amp; 3) * 4 + 16),</span>
<span class="lineNum">   13017 </span><span class="lineCov">      44122 :        GEN_INT (((mask &gt;&gt; 6) &amp; 3) * 4 + 17),</span>
<span class="lineNum">   13018 </span><span class="lineCov">      44122 :        GEN_INT (((mask &gt;&gt; 6) &amp; 3) * 4 + 18),</span>
<span class="lineNum">   13019 </span><span class="lineCov">      44122 :        GEN_INT (((mask &gt;&gt; 6) &amp; 3) * 4 + 19),</span>
<span class="lineNum">   13020 </span><span class="lineCov">      44122 :        operands[4], operands[5]));</span>
<span class="lineNum">   13021 </span><span class="lineCov">      44122 :   DONE;</span>
<span class="lineNum">   13022 </span><span class="lineCov">      44122 : })</span>
<span class="lineNum">   13023 </span><span class="lineCov">      44179 : </span>
<span class="lineNum">   13024 </span><span class="lineCov">      44122 : (define_insn &quot;avx512f_shuf_&lt;shuffletype&gt;32x4_1&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   13025 </span><span class="lineCov">      44122 :   [(set (match_operand:V16FI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   13026 </span><span class="lineCov">      44122 :         (vec_select:V16FI</span>
<span class="lineNum">   13027 </span><span class="lineCov">      44122 :           (vec_concat:&lt;ssedoublemode&gt;</span>
<span class="lineNum">   13028 </span><span class="lineCov">      44122 :             (match_operand:V16FI 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   13029 </span><span class="lineCov">      44300 :             (match_operand:V16FI 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;))</span>
<span class="lineNum">   13030 </span><span class="lineCov">      44357 :           (parallel [(match_operand 3  &quot;const_0_to_15_operand&quot;)</span>
<span class="lineNum">   13031 </span><span class="lineCov">      44535 :                      (match_operand 4  &quot;const_0_to_15_operand&quot;)</span>
<span class="lineNum">   13032 </span><span class="lineCov">      44179 :                      (match_operand 5  &quot;const_0_to_15_operand&quot;)</span>
<span class="lineNum">   13033 </span><span class="lineCov">      44179 :                      (match_operand 6  &quot;const_0_to_15_operand&quot;)</span>
<span class="lineNum">   13034 </span><span class="lineCov">      44300 :                      (match_operand 7  &quot;const_0_to_15_operand&quot;)</span>
<span class="lineNum">   13035 </span><span class="lineCov">      44179 :                      (match_operand 8  &quot;const_0_to_15_operand&quot;)</span>
<span class="lineNum">   13036 </span><span class="lineCov">      44300 :                      (match_operand 9  &quot;const_0_to_15_operand&quot;)</span>
<span class="lineNum">   13037 </span><span class="lineCov">      44300 :                      (match_operand 10  &quot;const_0_to_15_operand&quot;)</span>
<span class="lineNum">   13038 </span><span class="lineCov">      44300 :                      (match_operand 11  &quot;const_16_to_31_operand&quot;)</span>
<span class="lineNum">   13039 </span><span class="lineCov">      44324 :                      (match_operand 12  &quot;const_16_to_31_operand&quot;)</span>
<span class="lineNum">   13040 </span><span class="lineCov">      44155 :                      (match_operand 13  &quot;const_16_to_31_operand&quot;)</span>
<span class="lineNum">   13041 </span><span class="lineCov">      44122 :                      (match_operand 14  &quot;const_16_to_31_operand&quot;)</span>
<span class="lineNum">   13042 </span><span class="lineCov">      44478 :                      (match_operand 15  &quot;const_16_to_31_operand&quot;)</span>
<span class="lineNum">   13043 </span><span class="lineCov">      44122 :                      (match_operand 16  &quot;const_16_to_31_operand&quot;)</span>
<span class="lineNum">   13044 </span><span class="lineCov">      44122 :                      (match_operand 17  &quot;const_16_to_31_operand&quot;)</span>
<span class="lineNum">   13045 </span><span class="lineCov">      44122 :                      (match_operand 18  &quot;const_16_to_31_operand&quot;)])))]</span>
<span class="lineNum">   13046 </span><span class="lineCov">      44312 :   &quot;TARGET_AVX512F</span>
<span class="lineNum">   13047 </span><span class="lineCov">      44557 :    &amp;&amp; (INTVAL (operands[3]) == (INTVAL (operands[4]) - 1)</span>
<span class="lineNum">   13048 </span><span class="lineCov">      49355 :        &amp;&amp; INTVAL (operands[3]) == (INTVAL (operands[5]) - 2)</span>
<a name="13049"><span class="lineNum">   13049 </span><span class="lineCov">      49347 :        &amp;&amp; INTVAL (operands[3]) == (INTVAL (operands[6]) - 3)</span></a>
<span class="lineNum">   13050 </span><span class="lineCov">      49347 :        &amp;&amp; INTVAL (operands[7]) == (INTVAL (operands[8]) - 1)</span>
<span class="lineNum">   13051 </span><span class="lineCov">      49347 :        &amp;&amp; INTVAL (operands[7]) == (INTVAL (operands[9]) - 2)</span>
<span class="lineNum">   13052 </span><span class="lineCov">      49347 :        &amp;&amp; INTVAL (operands[7]) == (INTVAL (operands[10]) - 3)</span>
<span class="lineNum">   13053 </span><span class="lineCov">      49347 :        &amp;&amp; INTVAL (operands[11]) == (INTVAL (operands[12]) - 1)</span>
<span class="lineNum">   13054 </span><span class="lineCov">      49347 :        &amp;&amp; INTVAL (operands[11]) == (INTVAL (operands[13]) - 2)</span>
<span class="lineNum">   13055 </span><span class="lineCov">      49347 :        &amp;&amp; INTVAL (operands[11]) == (INTVAL (operands[14]) - 3)</span>
<span class="lineNum">   13056 </span><span class="lineCov">      49347 :        &amp;&amp; INTVAL (operands[15]) == (INTVAL (operands[16]) - 1)</span>
<span class="lineNum">   13057 </span><span class="lineCov">      49347 :        &amp;&amp; INTVAL (operands[15]) == (INTVAL (operands[17]) - 2)</span>
<span class="lineNum">   13058 </span><span class="lineCov">      49347 :        &amp;&amp; INTVAL (operands[15]) == (INTVAL (operands[18]) - 3))&quot;</span>
<span class="lineNum">   13059 </span><span class="lineCov">      46526 : {</span>
<span class="lineNum">   13060 </span><span class="lineCov">      45404 :   int mask;</span>
<span class="lineNum">   13061 </span><span class="lineCov">      45404 :   mask = INTVAL (operands[3]) / 4;</span>
<span class="lineNum">   13062 </span><span class="lineCov">      51232 :   mask |= INTVAL (operands[7]) / 4 &lt;&lt; 2;</span>
<span class="lineNum">   13063 </span><span class="lineCov">      51232 :   mask |= (INTVAL (operands[11]) - 16) / 4 &lt;&lt; 4;</span>
<span class="lineNum">   13064 </span><span class="lineCov">      50603 :   mask |= (INTVAL (operands[15]) - 16) / 4 &lt;&lt; 6;</span>
<span class="lineNum">   13065 </span><span class="lineCov">      49320 :   operands[3] = GEN_INT (mask);</span>
<a name="13066"><span class="lineNum">   13066 </span><span class="lineCov">      54900 : </span></a>
<span class="lineNum">   13067 </span><span class="lineCov">      45689 :   return &quot;vshuf&lt;shuffletype&gt;32x4\t{%3, %2, %1, %0&lt;mask_operand19&gt;|%0&lt;mask_operand19&gt;, %1, %2, %3}&quot;;</span>
<span class="lineNum">   13068 </span><span class="lineCov">      47049 : }</span>
<span class="lineNum">   13069 </span><span class="lineCov">      44122 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<a name="13070"><span class="lineNum">   13070 </span><span class="lineCov">      47049 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span></a>
<span class="lineNum">   13071 </span><span class="lineCov">      47049 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   13072 </span><span class="lineCov">      46872 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   13073 </span><span class="lineCov">      47049 : </span>
<span class="lineNum">   13074 </span><span class="lineCov">      47049 : (define_expand &quot;avx512f_pshufdv3_mask&quot;</span>
<span class="lineNum">   13075 </span><span class="lineCov">     131890 :   [(match_operand:V16SI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   13076 </span><span class="lineCov">     131890 :    (match_operand:V16SI 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   13077 </span><span class="lineCov">     133419 :    (match_operand:SI 2 &quot;const_0_to_255_operand&quot;)</span>
<span class="lineNum">   13078 </span><span class="lineCov">     131890 :    (match_operand:V16SI 3 &quot;register_operand&quot;)</span>
<span class="lineNum">   13079 </span><span class="lineCov">      45820 :    (match_operand:HI 4 &quot;register_operand&quot;)]</span>
<span class="lineNum">   13080 </span><span class="lineCov">     133588 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   13081 </span><span class="lineCov">     132059 : {</span>
<span class="lineNum">   13082 </span><span class="lineCov">      45820 :   int mask = INTVAL (operands[2]);</span>
<span class="lineNum">   13083 </span><span class="lineCov">      47889 :   emit_insn (gen_avx512f_pshufd_1_mask (operands[0], operands[1],</span>
<span class="lineNum">   13084 </span><span class="lineCov">      47889 :                                        GEN_INT ((mask &gt;&gt; 0) &amp; 3),</span>
<span class="lineNum">   13085 </span><span class="lineCov">      46360 :                                        GEN_INT ((mask &gt;&gt; 2) &amp; 3),</span>
<span class="lineNum">   13086 </span><span class="lineCov">      45820 :                                        GEN_INT ((mask &gt;&gt; 4) &amp; 3),</span>
<span class="lineNum">   13087 </span><span class="lineCov">      45944 :                                        GEN_INT ((mask &gt;&gt; 6) &amp; 3),</span>
<span class="lineNum">   13088 </span><span class="lineCov">        221 :                                        GEN_INT (((mask &gt;&gt; 0) &amp; 3) + 4),</span>
<span class="lineNum">   13089 </span><span class="lineCov">       2716 :                                        GEN_INT (((mask &gt;&gt; 2) &amp; 3) + 4),</span>
<span class="lineNum">   13090 </span><span class="lineCov">       2744 :                                        GEN_INT (((mask &gt;&gt; 4) &amp; 3) + 4),</span>
<span class="lineNum">   13091 </span><span class="lineCov">       1215 :                                        GEN_INT (((mask &gt;&gt; 6) &amp; 3) + 4),</span>
<span class="lineNum">   13092 </span><span class="lineCov">       2716 :                                        GEN_INT (((mask &gt;&gt; 0) &amp; 3) + 8),</span>
<span class="lineNum">   13093 </span><span class="lineCov">       2792 :                                        GEN_INT (((mask &gt;&gt; 2) &amp; 3) + 8),</span>
<span class="lineNum">   13094 </span><span class="lineCov">       1263 :                                        GEN_INT (((mask &gt;&gt; 4) &amp; 3) + 8),</span>
<span class="lineNum">   13095 </span><span class="lineCov">       2716 :                                        GEN_INT (((mask &gt;&gt; 6) &amp; 3) + 8),</span>
<span class="lineNum">   13096 </span><span class="lineCov">       2792 :                                        GEN_INT (((mask &gt;&gt; 0) &amp; 3) + 12),</span>
<span class="lineNum">   13097 </span><span class="lineCov">       2792 :                                        GEN_INT (((mask &gt;&gt; 2) &amp; 3) + 12),</span>
<span class="lineNum">   13098 </span><span class="lineCov">       1163 :                                        GEN_INT (((mask &gt;&gt; 4) &amp; 3) + 12),</span>
<span class="lineNum">   13099 </span><span class="lineCov">       2997 :                                        GEN_INT (((mask &gt;&gt; 6) &amp; 3) + 12),</span>
<span class="lineNum">   13100 </span><span class="lineCov">       1311 :                                        operands[3], operands[4]));</span>
<span class="lineNum">   13101 </span><span class="lineCov">       1346 :   DONE;</span>
<span class="lineNum">   13102 </span><span class="lineCov">       1346 : })</span>
<span class="lineNum">   13103 </span><span class="lineCov">       1215 : </span>
<span class="lineNum">   13104 </span><span class="lineCov">       1308 : (define_insn &quot;avx512f_pshufd_1&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   13105 </span><span class="lineCov">       1225 :   [(set (match_operand:V16SI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   13106 </span><span class="lineCov">       1225 :         (vec_select:V16SI</span>
<span class="lineNum">   13107 </span><span class="lineCov">       1216 :           (match_operand:V16SI 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)</span>
<span class="lineNum">   13108 </span><span class="lineCov">       1292 :           (parallel [(match_operand 2 &quot;const_0_to_3_operand&quot;)</span>
<span class="lineNum">   13109 </span><span class="lineCov">       1216 :                      (match_operand 3 &quot;const_0_to_3_operand&quot;)</span>
<span class="lineNum">   13110 </span><span class="lineCov">       1216 :                      (match_operand 4 &quot;const_0_to_3_operand&quot;)</span>
<span class="lineNum">   13111 </span><span class="lineCov">       1267 :                      (match_operand 5 &quot;const_0_to_3_operand&quot;)</span>
<span class="lineNum">   13112 </span><span class="lineCov">       1436 :                      (match_operand 6 &quot;const_4_to_7_operand&quot;)</span>
<span class="lineNum">   13113 </span><span class="lineCov">       1139 :                      (match_operand 7 &quot;const_4_to_7_operand&quot;)</span>
<span class="lineNum">   13114 </span><span class="lineCov">       1139 :                      (match_operand 8 &quot;const_4_to_7_operand&quot;)</span>
<span class="lineNum">   13115 </span><span class="lineCov">       1139 :                      (match_operand 9 &quot;const_4_to_7_operand&quot;)</span>
<span class="lineNum">   13116 </span><span class="lineCov">       1139 :                      (match_operand 10 &quot;const_8_to_11_operand&quot;)</span>
<span class="lineNum">   13117 </span><span class="lineCov">       1139 :                      (match_operand 11 &quot;const_8_to_11_operand&quot;)</span>
<span class="lineNum">   13118 </span><span class="lineCov">       1139 :                      (match_operand 12 &quot;const_8_to_11_operand&quot;)</span>
<span class="lineNum">   13119 </span><span class="lineCov">       1139 :                      (match_operand 13 &quot;const_8_to_11_operand&quot;)</span>
<span class="lineNum">   13120 </span><span class="lineCov">       1139 :                      (match_operand 14 &quot;const_12_to_15_operand&quot;)</span>
<span class="lineNum">   13121 </span><span class="lineCov">       1139 :                      (match_operand 15 &quot;const_12_to_15_operand&quot;)</span>
<span class="lineNum">   13122 </span><span class="lineCov">       1139 :                      (match_operand 16 &quot;const_12_to_15_operand&quot;)</span>
<span class="lineNum">   13123 </span><span class="lineCov">       1139 :                      (match_operand 17 &quot;const_12_to_15_operand&quot;)])))]</span>
<span class="lineNum">   13124 </span><span class="lineCov">       4747 :   &quot;TARGET_AVX512F</span>
<span class="lineNum">   13125 </span><span class="lineCov">       4864 :    &amp;&amp; INTVAL (operands[2]) + 4 == INTVAL (operands[6])</span>
<a name="13126"><span class="lineNum">   13126 </span><span class="lineCov">       4864 :    &amp;&amp; INTVAL (operands[3]) + 4 == INTVAL (operands[7])</span></a>
<span class="lineNum">   13127 </span><span class="lineCov">       4864 :    &amp;&amp; INTVAL (operands[4]) + 4 == INTVAL (operands[8])</span>
<span class="lineNum">   13128 </span><span class="lineCov">       4864 :    &amp;&amp; INTVAL (operands[5]) + 4 == INTVAL (operands[9])</span>
<span class="lineNum">   13129 </span><span class="lineCov">       4864 :    &amp;&amp; INTVAL (operands[2]) + 8 == INTVAL (operands[10])</span>
<span class="lineNum">   13130 </span><span class="lineCov">       4921 :    &amp;&amp; INTVAL (operands[3]) + 8 == INTVAL (operands[11])</span>
<span class="lineNum">   13131 </span><span class="lineCov">       4864 :    &amp;&amp; INTVAL (operands[4]) + 8 == INTVAL (operands[12])</span>
<span class="lineNum">   13132 </span><span class="lineCov">       4864 :    &amp;&amp; INTVAL (operands[5]) + 8 == INTVAL (operands[13])</span>
<span class="lineNum">   13133 </span><span class="lineCov">       4864 :    &amp;&amp; INTVAL (operands[2]) + 12 == INTVAL (operands[14])</span>
<span class="lineNum">   13134 </span><span class="lineCov">       4864 :    &amp;&amp; INTVAL (operands[3]) + 12 == INTVAL (operands[15])</span>
<span class="lineNum">   13135 </span><span class="lineCov">       4864 :    &amp;&amp; INTVAL (operands[4]) + 12 == INTVAL (operands[16])</span>
<span class="lineNum">   13136 </span><span class="lineCov">       4864 :    &amp;&amp; INTVAL (operands[5]) + 12 == INTVAL (operands[17])&quot;</span>
<span class="lineNum">   13137 </span><span class="lineCov">       2180 : {</span>
<span class="lineNum">   13138 </span><span class="lineCov">       2138 :   int mask = 0;</span>
<span class="lineNum">   13139 </span><span class="lineCov">       2138 :   mask |= INTVAL (operands[2]) &lt;&lt; 0;</span>
<span class="lineNum">   13140 </span><span class="lineCov">       2138 :   mask |= INTVAL (operands[3]) &lt;&lt; 2;</span>
<span class="lineNum">   13141 </span><span class="lineCov">       2138 :   mask |= INTVAL (operands[4]) &lt;&lt; 4;</span>
<span class="lineNum">   13142 </span><span class="lineCov">       9368 :   mask |= INTVAL (operands[5]) &lt;&lt; 6;</span>
<span class="lineNum">   13143 </span><span class="lineCov">       2113 :   operands[2] = GEN_INT (mask);</span>
<span class="lineNum">   13144 </span><span class="lineCov">       1196 : </span>
<span class="lineNum">   13145 </span><span class="lineCov">       2204 :   return &quot;vpshufd\t{%2, %1, %0&lt;mask_operand18&gt;|%0&lt;mask_operand18&gt;, %1, %2}&quot;;</span>
<span class="lineNum">   13146 </span><span class="lineCov">      15815 : }</span>
<span class="lineNum">   13147 </span><span class="lineCov">       8501 :   [(set_attr &quot;type&quot; &quot;sselog1&quot;)</span>
<a name="13148"><span class="lineNum">   13148 </span><span class="lineCov">       8369 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span></a>
<span class="lineNum">   13149 </span><span class="lineCov">       8369 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   13150 </span><span class="lineCov">       8629 :    (set_attr &quot;mode&quot; &quot;XI&quot;)])</span>
<span class="lineNum">   13151 </span><span class="lineCov">       8435 : </span>
<span class="lineNum">   13152 </span><span class="lineCov">       8435 : (define_expand &quot;avx512vl_pshufdv3_mask&quot;</span>
<span class="lineNum">   13153 </span><span class="lineCov">       7828 :   [(match_operand:V8SI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   13154 </span><span class="lineCov">       1746 :    (match_operand:V8SI 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   13155 </span><span class="lineCov">       7894 :    (match_operand:SI 2 &quot;const_0_to_255_operand&quot;)</span>
<span class="lineNum">   13156 </span><span class="lineCov">       7894 :    (match_operand:V8SI 3 &quot;register_operand&quot;)</span>
<span class="lineNum">   13157 </span><span class="lineCov">       8435 :    (match_operand:QI 4 &quot;register_operand&quot;)]</span>
<span class="lineNum">   13158 </span><span class="lineCov">       1746 :   &quot;TARGET_AVX512VL&quot;</span>
<span class="lineNum">   13159 </span><span class="lineCov">       5717 : {</span>
<span class="lineNum">   13160 </span><span class="lineCov">       5876 :   int mask = INTVAL (operands[2]);</span>
<span class="lineNum">   13161 </span><span class="lineCov">       1364 :   emit_insn (gen_avx2_pshufd_1_mask (operands[0], operands[1],</span>
<span class="lineNum">   13162 </span><span class="lineCov">       1205 :                                 GEN_INT ((mask &gt;&gt; 0) &amp; 3),</span>
<span class="lineNum">   13163 </span><span class="lineCov">       4286 :                                 GEN_INT ((mask &gt;&gt; 2) &amp; 3),</span>
<span class="lineNum">   13164 </span><span class="lineCov">       1596 :                                 GEN_INT ((mask &gt;&gt; 4) &amp; 3),</span>
<span class="lineNum">   13165 </span><span class="lineCov">       2056 :                                 GEN_INT ((mask &gt;&gt; 6) &amp; 3),</span>
<span class="lineNum">   13166 </span><span class="lineCov">       2188 :                                 GEN_INT (((mask &gt;&gt; 0) &amp; 3) + 4),</span>
<span class="lineNum">   13167 </span><span class="lineCov">       1323 :                                 GEN_INT (((mask &gt;&gt; 2) &amp; 3) + 4),</span>
<span class="lineNum">   13168 </span><span class="lineCov">       1552 :                                 GEN_INT (((mask &gt;&gt; 4) &amp; 3) + 4),</span>
<span class="lineNum">   13169 </span><span class="lineCov">       1552 :                                 GEN_INT (((mask &gt;&gt; 6) &amp; 3) + 4),</span>
<span class="lineNum">   13170 </span><span class="lineCov">       1257 :                 operands[3], operands[4]));</span>
<span class="lineNum">   13171 </span><span class="lineCov">       1552 :   DONE;</span>
<span class="lineNum">   13172 </span><span class="lineCov">       1670 : })</span>
<span class="lineNum">   13173 </span><span class="lineCov">       1552 : </span>
<span class="lineNum">   13174 </span><span class="lineCov">       1663 : (define_expand &quot;avx2_pshufdv3&quot;</span>
<span class="lineNum">   13175 </span><span class="lineCov">       1281 :   [(match_operand:V8SI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   13176 </span><span class="lineCov">       1694 :    (match_operand:V8SI 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   13177 </span><span class="lineCov">       1646 :    (match_operand:SI 2 &quot;const_0_to_255_operand&quot;)]</span>
<span class="lineNum">   13178 </span><span class="lineCov">       1375 :   &quot;TARGET_AVX2&quot;</span>
<span class="lineNum">   13179 </span><span class="lineCov">       1139 : {</span>
<span class="lineNum">   13180 </span><span class="lineCov">       1163 :   int mask = INTVAL (operands[2]);</span>
<span class="lineNum">   13181 </span><span class="lineCov">       1257 :   emit_insn (gen_avx2_pshufd_1 (operands[0], operands[1],</span>
<span class="lineNum">   13182 </span><span class="lineCov">       1257 :                                 GEN_INT ((mask &gt;&gt; 0) &amp; 3),</span>
<span class="lineNum">   13183 </span><span class="lineCov">       1163 :                                 GEN_INT ((mask &gt;&gt; 2) &amp; 3),</span>
<span class="lineNum">   13184 </span><span class="lineCov">       1163 :                                 GEN_INT ((mask &gt;&gt; 4) &amp; 3),</span>
<span class="lineNum">   13185 </span><span class="lineCov">       1257 :                                 GEN_INT ((mask &gt;&gt; 6) &amp; 3),</span>
<span class="lineNum">   13186 </span><span class="lineCov">       1257 :                                 GEN_INT (((mask &gt;&gt; 0) &amp; 3) + 4),</span>
<span class="lineNum">   13187 </span><span class="lineCov">       1163 :                                 GEN_INT (((mask &gt;&gt; 2) &amp; 3) + 4),</span>
<span class="lineNum">   13188 </span><span class="lineCov">       1163 :                                 GEN_INT (((mask &gt;&gt; 4) &amp; 3) + 4),</span>
<span class="lineNum">   13189 </span><span class="lineCov">       1257 :                                 GEN_INT (((mask &gt;&gt; 6) &amp; 3) + 4)));</span>
<span class="lineNum">   13190 </span><span class="lineCov">       1257 :   DONE;</span>
<span class="lineNum">   13191 </span><span class="lineCov">       1163 : })</span>
<span class="lineNum">   13192 </span><span class="lineCov">       1163 : </span>
<span class="lineNum">   13193 </span><span class="lineCov">       1257 : (define_insn &quot;avx2_pshufd_1&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   13194 </span><span class="lineCov">       1257 :   [(set (match_operand:V8SI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   13195 </span><span class="lineCov">       1163 :         (vec_select:V8SI</span>
<a name="13196"><span class="lineNum">   13196 </span><span class="lineCov">       1229 :           (match_operand:V8SI 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)</span></a>
<span class="lineNum">   13197 </span><span class="lineCov">       1257 :           (parallel [(match_operand 2 &quot;const_0_to_3_operand&quot;)</span>
<span class="lineNum">   13198 </span><span class="lineCov">       1257 :                      (match_operand 3 &quot;const_0_to_3_operand&quot;)</span>
<span class="lineNum">   13199 </span><span class="lineCov">       1163 :                      (match_operand 4 &quot;const_0_to_3_operand&quot;)</span>
<span class="lineNum">   13200 </span><span class="lineCov">       1163 :                      (match_operand 5 &quot;const_0_to_3_operand&quot;)</span>
<span class="lineNum">   13201 </span><span class="lineCov">       1257 :                      (match_operand 6 &quot;const_4_to_7_operand&quot;)</span>
<span class="lineNum">   13202 </span><span class="lineCov">       1290 :                      (match_operand 7 &quot;const_4_to_7_operand&quot;)</span>
<span class="lineNum">   13203 </span><span class="lineCov">       1196 :                      (match_operand 8 &quot;const_4_to_7_operand&quot;)</span>
<span class="lineNum">   13204 </span><span class="lineCov">       1196 :                      (match_operand 9 &quot;const_4_to_7_operand&quot;)])))]</span>
<span class="lineNum">   13205 </span><span class="lineCov">       1782 :   &quot;TARGET_AVX2</span>
<span class="lineNum">   13206 </span><span class="lineCov">       1412 :    &amp;&amp; &lt;mask_avx512vl_condition&gt;</span>
<span class="lineNum">   13207 </span><span class="lineCov">       1826 :    &amp;&amp; INTVAL (operands[2]) + 4 == INTVAL (operands[6])</span>
<span class="lineNum">   13208 </span><span class="lineCov">       1826 :    &amp;&amp; INTVAL (operands[3]) + 4 == INTVAL (operands[7])</span>
<a name="13209"><span class="lineNum">   13209 </span><span class="lineCov">       1826 :    &amp;&amp; INTVAL (operands[4]) + 4 == INTVAL (operands[8])</span></a>
<span class="lineNum">   13210 </span><span class="lineCov">       1944 :    &amp;&amp; INTVAL (operands[5]) + 4 == INTVAL (operands[9])&quot;</span>
<span class="lineNum">   13211 </span><span class="lineCov">       1357 : {</span>
<span class="lineNum">   13212 </span><span class="lineCov">       1475 :   int mask = 0;</span>
<span class="lineNum">   13213 </span><span class="lineCov">       1442 :   mask |= INTVAL (operands[2]) &lt;&lt; 0;</span>
<span class="lineNum">   13214 </span><span class="lineCov">       1442 :   mask |= INTVAL (operands[3]) &lt;&lt; 2;</span>
<span class="lineNum">   13215 </span><span class="lineCov">       3270 :   mask |= INTVAL (operands[4]) &lt;&lt; 4;</span>
<span class="lineNum">   13216 </span><span class="lineCov">       3146 :   mask |= INTVAL (operands[5]) &lt;&lt; 6;</span>
<span class="lineNum">   13217 </span><span class="lineCov">       2902 :   operands[2] = GEN_INT (mask);</span>
<span class="lineNum">   13218 </span><span class="lineCov">       2739 : </span>
<span class="lineNum">   13219 </span><span class="lineCov">       1324 :   return &quot;vpshufd\t{%2, %1, %0&lt;mask_operand10&gt;|%0&lt;mask_operand10&gt;, %1, %2}&quot;;</span>
<span class="lineNum">   13220 </span><span class="lineCov">       1139 : }</span>
<span class="lineNum">   13221 </span><span class="lineCov">       1139 :   [(set_attr &quot;type&quot; &quot;sselog1&quot;)</span>
<a name="13222"><span class="lineNum">   13222 </span><span class="lineCov">       1139 :    (set_attr &quot;prefix&quot; &quot;maybe_evex&quot;)</span></a>
<span class="lineNum">   13223 </span><span class="lineCov">       1139 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   13224 </span><span class="lineCov">      15641 :    (set_attr &quot;mode&quot; &quot;OI&quot;)])</span>
<span class="lineNum">   13225 </span><span class="lineCov">       1139 : </span>
<span class="lineNum">   13226 </span><span class="lineCov">       1172 : (define_expand &quot;avx512vl_pshufd_mask&quot;</span>
<span class="lineNum">   13227 </span><span class="lineCov">       1172 :   [(match_operand:V4SI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   13228 </span><span class="lineCov">       1172 :    (match_operand:V4SI 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   13229 </span><span class="lineCov">       1139 :    (match_operand:SI 2 &quot;const_0_to_255_operand&quot;)</span>
<span class="lineNum">   13230 </span><span class="lineCov">       1139 :    (match_operand:V4SI 3 &quot;register_operand&quot;)</span>
<span class="lineNum">   13231 </span><span class="lineCov">       1139 :    (match_operand:QI 4 &quot;register_operand&quot;)]</span>
<span class="lineNum">   13232 </span><span class="lineCov">       1139 :   &quot;TARGET_AVX512VL&quot;</span>
<span class="lineNum">   13233 </span><span class="lineCov">       1172 : {</span>
<span class="lineNum">   13234 </span><span class="lineCov">       1172 :   int mask = INTVAL (operands[2]);</span>
<span class="lineNum">   13235 </span><span class="lineCov">       1172 :   emit_insn (gen_sse2_pshufd_1_mask (operands[0], operands[1],</span>
<span class="lineNum">   13236 </span><span class="lineCov">       1172 :                                 GEN_INT ((mask &gt;&gt; 0) &amp; 3),</span>
<span class="lineNum">   13237 </span><span class="lineCov">       1172 :                                 GEN_INT ((mask &gt;&gt; 2) &amp; 3),</span>
<span class="lineNum">   13238 </span><span class="lineCov">       1172 :                                 GEN_INT ((mask &gt;&gt; 4) &amp; 3),</span>
<span class="lineNum">   13239 </span><span class="lineCov">       1172 :                                 GEN_INT ((mask &gt;&gt; 6) &amp; 3),</span>
<span class="lineNum">   13240 </span><span class="lineCov">       1172 :                 operands[3], operands[4]));</span>
<span class="lineNum">   13241 </span><span class="lineCov">       1172 :   DONE;</span>
<span class="lineNum">   13242 </span><span class="lineCov">       1172 : })</span>
<span class="lineNum">   13243 </span><span class="lineCov">       1172 : </span>
<span class="lineNum">   13244 </span><span class="lineCov">       1172 : (define_expand &quot;sse2_pshufd&quot;</span>
<span class="lineNum">   13245 </span><span class="lineCov">       1139 :   [(match_operand:V4SI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   13246 </span><span class="lineCov">       1205 :    (match_operand:V4SI 1 &quot;vector_operand&quot;)</span>
<span class="lineNum">   13247 </span><span class="lineCov">       1139 :    (match_operand:SI 2 &quot;const_int_operand&quot;)]</span>
<span class="lineNum">   13248 </span><span class="lineCov">       1139 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">   13249 </span><span class="lineCov">       1139 : {</span>
<span class="lineNum">   13250 </span><span class="lineCov">       1139 :   int mask = INTVAL (operands[2]);</span>
<span class="lineNum">   13251 </span><span class="lineCov">       1139 :   emit_insn (gen_sse2_pshufd_1 (operands[0], operands[1],</span>
<span class="lineNum">   13252 </span><span class="lineCov">       1139 :                                 GEN_INT ((mask &gt;&gt; 0) &amp; 3),</span>
<span class="lineNum">   13253 </span><span class="lineCov">       1139 :                                 GEN_INT ((mask &gt;&gt; 2) &amp; 3),</span>
<span class="lineNum">   13254 </span><span class="lineCov">       1139 :                                 GEN_INT ((mask &gt;&gt; 4) &amp; 3),</span>
<span class="lineNum">   13255 </span><span class="lineCov">       1139 :                                 GEN_INT ((mask &gt;&gt; 6) &amp; 3)));</span>
<span class="lineNum">   13256 </span><span class="lineCov">       1139 :   DONE;</span>
<span class="lineNum">   13257 </span><span class="lineCov">       1139 : })</span>
<span class="lineNum">   13258 </span><span class="lineCov">       1139 : </span>
<span class="lineNum">   13259 </span><span class="lineCov">       1139 : (define_insn &quot;sse2_pshufd_1&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   13260 </span><span class="lineCov">       1139 :   [(set (match_operand:V4SI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   13261 </span><span class="lineCov">       1139 :         (vec_select:V4SI</span>
<span class="lineNum">   13262 </span><span class="lineCov">       1139 :           (match_operand:V4SI 1 &quot;vector_operand&quot; &quot;vBm&quot;)</span>
<span class="lineNum">   13263 </span><span class="lineCov">       1139 :           (parallel [(match_operand 2 &quot;const_0_to_3_operand&quot;)</span>
<span class="lineNum">   13264 </span><span class="lineCov">       1139 :                      (match_operand 3 &quot;const_0_to_3_operand&quot;)</span>
<span class="lineNum">   13265 </span><span class="lineCov">       1139 :                      (match_operand 4 &quot;const_0_to_3_operand&quot;)</span>
<a name="13266"><span class="lineNum">   13266 </span><span class="lineCov">       1139 :                      (match_operand 5 &quot;const_0_to_3_operand&quot;)])))]</span></a>
<span class="lineNum">   13267 </span><span class="lineCov">      46150 :   &quot;TARGET_SSE2 &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;</span>
<span class="lineNum">   13268 </span><span class="lineCov">      41790 : {</span>
<span class="lineNum">   13269 </span><span class="lineCov">      15641 :   int mask = 0;</span>
<span class="lineNum">   13270 </span><span class="lineCov">      15641 :   mask |= INTVAL (operands[2]) &lt;&lt; 0;</span>
<span class="lineNum">   13271 </span><span class="lineCov">      19908 :   mask |= INTVAL (operands[3]) &lt;&lt; 2;</span>
<span class="lineNum">   13272 </span><span class="lineCov">      19908 :   mask |= INTVAL (operands[4]) &lt;&lt; 4;</span>
<span class="lineNum">   13273 </span><span class="lineCov">      19924 :   mask |= INTVAL (operands[5]) &lt;&lt; 6;</span>
<span class="lineNum">   13274 </span><span class="lineCov">      15625 :   operands[2] = GEN_INT (mask);</span>
<a name="13275"><span class="lineNum">   13275 </span><span class="lineCov">       2518 : </span></a>
<span class="lineNum">   13276 </span><span class="lineCov">      17020 :   return &quot;%vpshufd\t{%2, %1, %0&lt;mask_operand6&gt;|%0&lt;mask_operand6&gt;, %1, %2}&quot;;</span>
<span class="lineNum">   13277 </span><span class="lineCov">       2518 : }</span>
<span class="lineNum">   13278 </span><span class="lineCov">       1139 :   [(set_attr &quot;type&quot; &quot;sselog1&quot;)</span>
<a name="13279"><span class="lineNum">   13279 </span><span class="lineCov">       1155 :    (set_attr &quot;prefix_data16&quot; &quot;1&quot;)</span></a>
<span class="lineNum">   13280 </span><span class="lineCov">       1155 :    (set_attr &quot;prefix&quot; &quot;&lt;mask_prefix2&gt;&quot;)</span>
<span class="lineNum">   13281 </span><span class="lineCov">       1182 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   13282 </span><span class="lineCov">       1155 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   13283 </span><span class="lineCov">       1155 : </span>
<span class="lineNum">   13284 </span><span class="lineCov">       1155 : (define_insn &quot;&lt;mask_codefor&gt;avx512bw_pshuflwv32hi&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   13285 </span><span class="lineCov">       1155 :   [(set (match_operand:V32HI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   13286 </span><span class="lineCov">       1155 :         (unspec:V32HI</span>
<span class="lineNum">   13287 </span><span class="lineCov">       1155 :           [(match_operand:V32HI 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)</span>
<span class="lineNum">   13288 </span><span class="lineCov">       1139 :            (match_operand:SI 2 &quot;const_0_to_255_operand&quot; &quot;n&quot;)]</span>
<span class="lineNum">   13289 </span><span class="lineCov">       1139 :           UNSPEC_PSHUFLW))]</span>
<span class="lineNum">   13290 </span><span class="lineCov">       1162 :   &quot;TARGET_AVX512BW&quot;</span>
<span class="lineNum">   13291 </span><span class="lineCov">       1169 :   &quot;vpshuflw\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   13292 </span><span class="lineCov">       1139 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">   13293 </span><span class="lineCov">       1139 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   13294 </span><span class="lineCov">       1280 :    (set_attr &quot;mode&quot; &quot;XI&quot;)])</span>
<span class="lineNum">   13295 </span><span class="lineCov">       1280 : </span>
<span class="lineNum">   13296 </span><span class="lineCov">       1280 : (define_expand &quot;avx512vl_pshuflwv3_mask&quot;</span>
<span class="lineNum">   13297 </span><span class="lineCov">       1139 :   [(match_operand:V16HI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   13298 </span><span class="lineCov">       1139 :    (match_operand:V16HI 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   13299 </span><span class="lineCov">       1139 :    (match_operand:SI 2 &quot;const_0_to_255_operand&quot;)</span>
<span class="lineNum">   13300 </span><span class="lineCov">       1139 :    (match_operand:V16HI 3 &quot;register_operand&quot;)</span>
<span class="lineNum">   13301 </span><span class="lineCov">       1139 :    (match_operand:HI 4 &quot;register_operand&quot;)]</span>
<span class="lineNum">   13302 </span><span class="lineCov">       1139 :   &quot;TARGET_AVX512VL &amp;&amp; TARGET_AVX512BW&quot;</span>
<span class="lineNum">   13303 </span><span class="lineCov">       1139 : {</span>
<span class="lineNum">   13304 </span><span class="lineCov">       1155 :   int mask = INTVAL (operands[2]);</span>
<span class="lineNum">   13305 </span><span class="lineCov">       1155 :   emit_insn (gen_avx2_pshuflw_1_mask (operands[0], operands[1],</span>
<span class="lineNum">   13306 </span><span class="lineCov">       1155 :                                  GEN_INT ((mask &gt;&gt; 0) &amp; 3),</span>
<span class="lineNum">   13307 </span><span class="lineCov">       1139 :                                  GEN_INT ((mask &gt;&gt; 2) &amp; 3),</span>
<span class="lineNum">   13308 </span><span class="lineCov">       1139 :                                  GEN_INT ((mask &gt;&gt; 4) &amp; 3),</span>
<span class="lineNum">   13309 </span><span class="lineCov">       1139 :                                  GEN_INT ((mask &gt;&gt; 6) &amp; 3),</span>
<span class="lineNum">   13310 </span><span class="lineCov">       1139 :                                  GEN_INT (((mask &gt;&gt; 0) &amp; 3) + 8),</span>
<span class="lineNum">   13311 </span><span class="lineCov">       1155 :                                  GEN_INT (((mask &gt;&gt; 2) &amp; 3) + 8),</span>
<span class="lineNum">   13312 </span><span class="lineCov">         16 :                                  GEN_INT (((mask &gt;&gt; 4) &amp; 3) + 8),</span>
<span class="lineNum">   13313 </span><span class="lineCov">      18305 :                                  GEN_INT (((mask &gt;&gt; 6) &amp; 3) + 8),</span>
<span class="lineNum">   13314 </span><span class="lineCov">      18305 :                  operands[3], operands[4]));</span>
<span class="lineNum">   13315 </span><span class="lineCov">      18289 :   DONE;</span>
<span class="lineNum">   13316 </span><span class="lineCov">      18321 : })</span>
<span class="lineNum">   13317 </span><span class="lineCov">      18289 : </span>
<span class="lineNum">   13318 </span><span class="lineCov">      18289 : (define_expand &quot;avx2_pshuflwv3&quot;</span>
<span class="lineNum">   13319 </span><span class="lineCov">      18289 :   [(match_operand:V16HI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   13320 </span><span class="lineCov">      18289 :    (match_operand:V16HI 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   13321 </span><span class="lineCov">      18289 :    (match_operand:SI 2 &quot;const_0_to_255_operand&quot;)]</span>
<span class="lineNum">   13322 </span><span class="lineCov">      18289 :   &quot;TARGET_AVX2&quot;</span>
<span class="lineNum">   13323 </span><span class="lineCov">      18289 : {</span>
<span class="lineNum">   13324 </span><span class="lineCov">      18490 :   int mask = INTVAL (operands[2]);</span>
<span class="lineNum">   13325 </span><span class="lineCov">      18490 :   emit_insn (gen_avx2_pshuflw_1 (operands[0], operands[1],</span>
<span class="lineNum">   13326 </span><span class="lineCov">      18490 :                                  GEN_INT ((mask &gt;&gt; 0) &amp; 3),</span>
<span class="lineNum">   13327 </span><span class="lineCov">      18289 :                                  GEN_INT ((mask &gt;&gt; 2) &amp; 3),</span>
<span class="lineNum">   13328 </span><span class="lineCov">      18289 :                                  GEN_INT ((mask &gt;&gt; 4) &amp; 3),</span>
<span class="lineNum">   13329 </span><span class="lineCov">      18289 :                                  GEN_INT ((mask &gt;&gt; 6) &amp; 3),</span>
<span class="lineNum">   13330 </span><span class="lineCov">      18289 :                                  GEN_INT (((mask &gt;&gt; 0) &amp; 3) + 8),</span>
<span class="lineNum">   13331 </span><span class="lineCov">      18490 :                                  GEN_INT (((mask &gt;&gt; 2) &amp; 3) + 8),</span>
<span class="lineNum">   13332 </span><span class="lineCov">      18490 :                                  GEN_INT (((mask &gt;&gt; 4) &amp; 3) + 8),</span>
<span class="lineNum">   13333 </span><span class="lineCov">      18490 :                                  GEN_INT (((mask &gt;&gt; 6) &amp; 3) + 8)));</span>
<span class="lineNum">   13334 </span><span class="lineCov">      18490 :   DONE;</span>
<span class="lineNum">   13335 </span><span class="lineCov">      18691 : })</span>
<span class="lineNum">   13336 </span><span class="lineCov">      18289 : </span>
<span class="lineNum">   13337 </span><span class="lineCov">      18289 : (define_insn &quot;avx2_pshuflw_1&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   13338 </span><span class="lineCov">      18289 :   [(set (match_operand:V16HI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   13339 </span><span class="lineCov">      18289 :         (vec_select:V16HI</span>
<a name="13340"><span class="lineNum">   13340 </span><span class="lineCov">      18289 :           (match_operand:V16HI 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)</span></a>
<span class="lineNum">   13341 </span><span class="lineCov">      18289 :           (parallel [(match_operand 2 &quot;const_0_to_3_operand&quot;)</span>
<span class="lineNum">   13342 </span><span class="lineCov">      18289 :                      (match_operand 3 &quot;const_0_to_3_operand&quot;)</span>
<span class="lineNum">   13343 </span><span class="lineCov">      18490 :                      (match_operand 4 &quot;const_0_to_3_operand&quot;)</span>
<span class="lineNum">   13344 </span><span class="lineCov">      18289 :                      (match_operand 5 &quot;const_0_to_3_operand&quot;)</span>
<span class="lineNum">   13345 </span><span class="lineCov">      18289 :                      (const_int 4)</span>
<span class="lineNum">   13346 </span><span class="lineCov">      18289 :                      (const_int 5)</span>
<span class="lineNum">   13347 </span><span class="lineCov">      18490 :                      (const_int 6)</span>
<span class="lineNum">   13348 </span><span class="lineCov">      18490 :                      (const_int 7)</span>
<span class="lineNum">   13349 </span><span class="lineCov">      18490 :                      (match_operand 6 &quot;const_8_to_11_operand&quot;)</span>
<span class="lineNum">   13350 </span><span class="lineCov">      18490 :                      (match_operand 7 &quot;const_8_to_11_operand&quot;)</span>
<span class="lineNum">   13351 </span><span class="lineCov">      18490 :                      (match_operand 8 &quot;const_8_to_11_operand&quot;)</span>
<span class="lineNum">   13352 </span><span class="lineCov">      18490 :                      (match_operand 9 &quot;const_8_to_11_operand&quot;)</span>
<a name="13353"><span class="lineNum">   13353 </span><span class="lineCov">      18490 :                      (const_int 12)</span></a>
<span class="lineNum">   13354 </span><span class="lineCov">      18289 :                      (const_int 13)</span>
<span class="lineNum">   13355 </span><span class="lineCov">      18289 :                      (const_int 14)</span>
<span class="lineNum">   13356 </span><span class="lineCov">      18305 :                      (const_int 15)])))]</span>
<span class="lineNum">   13357 </span><span class="lineCov">      18313 :   &quot;TARGET_AVX2</span>
<span class="lineNum">   13358 </span><span class="lineCov">      18378 :    &amp;&amp; &lt;mask_avx512bw_condition&gt; &amp;&amp; &lt;mask_avx512vl_condition&gt;</span>
<span class="lineNum">   13359 </span><span class="lineCov">      18402 :    &amp;&amp; INTVAL (operands[2]) + 8 == INTVAL (operands[6])</span>
<span class="lineNum">   13360 </span><span class="lineCov">        113 :    &amp;&amp; INTVAL (operands[3]) + 8 == INTVAL (operands[7])</span>
<span class="lineNum">   13361 </span><span class="lineCov">    1846166 :    &amp;&amp; INTVAL (operands[4]) + 8 == INTVAL (operands[8])</span>
<span class="lineNum">   13362 </span><span class="lineCov">    1846182 :    &amp;&amp; INTVAL (operands[5]) + 8 == INTVAL (operands[9])&quot;</span>
<span class="lineNum">   13363 </span><span class="lineCov">    1846125 : {</span>
<span class="lineNum">   13364 </span><span class="lineCov">    1846096 :   int mask = 0;</span>
<span class="lineNum">   13365 </span><span class="lineCov">    1846096 :   mask |= INTVAL (operands[2]) &lt;&lt; 0;</span>
<a name="13366"><span class="lineNum">   13366 </span><span class="lineCov">    1846096 :   mask |= INTVAL (operands[3]) &lt;&lt; 2;</span></a>
<span class="lineNum">   13367 </span><span class="lineCov">    1846096 :   mask |= INTVAL (operands[4]) &lt;&lt; 4;</span>
<span class="lineNum">   13368 </span><span class="lineCov">    1866170 :   mask |= INTVAL (operands[5]) &lt;&lt; 6;</span>
<span class="lineNum">   13369 </span><span class="lineCov">    1846080 :   operands[2] = GEN_INT (mask);</span>
<span class="lineNum">   13370 </span><span class="lineCov">    1846069 : </span>
<span class="lineNum">   13371 </span><span class="lineCov">    1846080 :   return &quot;vpshuflw\t{%2, %1, %0&lt;mask_operand10&gt;|%0&lt;mask_operand10&gt;, %1, %2}&quot;;</span>
<span class="lineNum">   13372 </span><span class="lineCov">    1866533 : }</span>
<span class="lineNum">   13373 </span><span class="lineCov">    1866127 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<a name="13374"><span class="lineNum">   13374 </span><span class="lineCov">    1866127 :    (set_attr &quot;prefix&quot; &quot;maybe_evex&quot;)</span></a>
<span class="lineNum">   13375 </span><span class="lineCov">    1866127 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   13376 </span><span class="lineCov">    1866188 :    (set_attr &quot;mode&quot; &quot;OI&quot;)])</span>
<span class="lineNum">   13377 </span><span class="lineCov">    1866127 : </span>
<span class="lineNum">   13378 </span><span class="lineCov">    1866143 : (define_expand &quot;avx512vl_pshuflw_mask&quot;</span>
<span class="lineNum">   13379 </span><span class="lineCov">    1865602 :   [(match_operand:V8HI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   13380 </span><span class="lineCov">    1846610 :    (match_operand:V8HI 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   13381 </span><span class="lineCov">    1865586 :    (match_operand:SI 2 &quot;const_0_to_255_operand&quot;)</span>
<span class="lineNum">   13382 </span><span class="lineCov">    1865602 :    (match_operand:V8HI 3 &quot;register_operand&quot;)</span>
<span class="lineNum">   13383 </span><span class="lineCov">    1846610 :    (match_operand:QI 4 &quot;register_operand&quot;)]</span>
<span class="lineNum">   13384 </span><span class="lineCov">    1865602 :   &quot;TARGET_AVX512VL &amp;&amp; TARGET_AVX512BW&quot;</span>
<span class="lineNum">   13385 </span><span class="lineCov">    1866127 : {</span>
<span class="lineNum">   13386 </span><span class="lineCov">    1846626 :   int mask = INTVAL (operands[2]);</span>
<span class="lineNum">   13387 </span><span class="lineCov">    1846053 :   emit_insn (gen_sse2_pshuflw_1_mask (operands[0], operands[1],</span>
<span class="lineNum">   13388 </span><span class="lineCov">    1853076 :                                  GEN_INT ((mask &gt;&gt; 0) &amp; 3),</span>
<span class="lineNum">   13389 </span><span class="lineCov">    1853411 :                                  GEN_INT ((mask &gt;&gt; 2) &amp; 3),</span>
<span class="lineNum">   13390 </span><span class="lineCov">    1846053 :                                  GEN_INT ((mask &gt;&gt; 4) &amp; 3),</span>
<span class="lineNum">   13391 </span><span class="lineCov">    1852742 :                                  GEN_INT ((mask &gt;&gt; 6) &amp; 3),</span>
<span class="lineNum">   13392 </span><span class="lineCov">    1852916 :                  operands[3], operands[4]));</span>
<span class="lineNum">   13393 </span><span class="lineCov">    1846053 :   DONE;</span>
<span class="lineNum">   13394 </span><span class="lineCov">    1846188 : })</span>
<span class="lineNum">   13395 </span><span class="lineCov">    1849579 : </span>
<span class="lineNum">   13396 </span><span class="lineCov">    1847292 : (define_expand &quot;sse2_pshuflw&quot;</span>
<span class="lineNum">   13397 </span><span class="lineCov">    1846171 :   [(match_operand:V8HI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   13398 </span><span class="lineCov">    1846609 :    (match_operand:V8HI 1 &quot;vector_operand&quot;)</span>
<span class="lineNum">   13399 </span><span class="lineCov">    1846609 :    (match_operand:SI 2 &quot;const_int_operand&quot;)]</span>
<span class="lineNum">   13400 </span><span class="lineCov">    1846188 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">   13401 </span><span class="lineCov">    1846323 : {</span>
<span class="lineNum">   13402 </span><span class="lineCov">    1846466 :   int mask = INTVAL (operands[2]);</span>
<span class="lineNum">   13403 </span><span class="lineCov">    1846171 :   emit_insn (gen_sse2_pshuflw_1 (operands[0], operands[1],</span>
<span class="lineNum">   13404 </span><span class="lineCov">    1846584 :                                  GEN_INT ((mask &gt;&gt; 0) &amp; 3),</span>
<span class="lineNum">   13405 </span><span class="lineCov">    1846584 :                                  GEN_INT ((mask &gt;&gt; 2) &amp; 3),</span>
<span class="lineNum">   13406 </span><span class="lineCov">    1846053 :                                  GEN_INT ((mask &gt;&gt; 4) &amp; 3),</span>
<span class="lineNum">   13407 </span><span class="lineCov">    1846580 :                                  GEN_INT ((mask &gt;&gt; 6) &amp; 3)));</span>
<span class="lineNum">   13408 </span><span class="lineCov">    1846462 :   DONE;</span>
<span class="lineNum">   13409 </span><span class="lineCov">    1846171 : })</span>
<span class="lineNum">   13410 </span><span class="lineCov">    1846462 : </span>
<span class="lineNum">   13411 </span><span class="lineCov">    1846462 : (define_insn &quot;sse2_pshuflw_1&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   13412 </span><span class="lineCov">    1846171 :   [(set (match_operand:V8HI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   13413 </span><span class="lineCov">    1846188 :         (vec_select:V8HI</span>
<span class="lineNum">   13414 </span><span class="lineCov">    1846461 :           (match_operand:V8HI 1 &quot;vector_operand&quot; &quot;vBm&quot;)</span>
<span class="lineNum">   13415 </span><span class="lineCov">    1846459 :           (parallel [(match_operand 2 &quot;const_0_to_3_operand&quot;)</span>
<span class="lineNum">   13416 </span><span class="lineCov">    1846077 :                      (match_operand 3 &quot;const_0_to_3_operand&quot;)</span>
<span class="lineNum">   13417 </span><span class="lineCov">    1846212 :                      (match_operand 4 &quot;const_0_to_3_operand&quot;)</span>
<a name="13418"><span class="lineNum">   13418 </span><span class="lineCov">    1846502 :                      (match_operand 5 &quot;const_0_to_3_operand&quot;)</span></a>
<span class="lineNum">   13419 </span><span class="lineCov">    1846454 :                      (const_int 4)</span>
<span class="lineNum">   13420 </span><span class="lineCov">    1846212 :                      (const_int 5)</span>
<span class="lineNum">   13421 </span><span class="lineCov">    1846188 :                      (const_int 6)</span>
<span class="lineNum">   13422 </span><span class="lineCov">    1846110 :                      (const_int 7)])))]</span>
<span class="lineNum">   13423 </span><span class="lineCov">    1846360 :   &quot;TARGET_SSE2 &amp;&amp; &lt;mask_avx512bw_condition&gt; &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;</span>
<span class="lineNum">   13424 </span><span class="lineCov">    1846143 : {</span>
<span class="lineNum">   13425 </span><span class="lineCov">    1846232 :   int mask = 0;</span>
<span class="lineNum">   13426 </span><span class="lineCov">    1846256 :   mask |= INTVAL (operands[2]) &lt;&lt; 0;</span>
<a name="13427"><span class="lineNum">   13427 </span><span class="lineCov">    1846114 :   mask |= INTVAL (operands[3]) &lt;&lt; 2;</span></a>
<span class="lineNum">   13428 </span><span class="lineCov">    1846154 :   mask |= INTVAL (operands[4]) &lt;&lt; 4;</span>
<span class="lineNum">   13429 </span><span class="lineCov">    1863121 :   mask |= INTVAL (operands[5]) &lt;&lt; 6;</span>
<span class="lineNum">   13430 </span><span class="lineCov">    1846138 :   operands[2] = GEN_INT (mask);</span>
<span class="lineNum">   13431 </span><span class="lineCov">    1846069 : </span>
<span class="lineNum">   13432 </span><span class="lineCov">    1846154 :   return &quot;%vpshuflw\t{%2, %1, %0&lt;mask_operand6&gt;|%0&lt;mask_operand6&gt;, %1, %2}&quot;;</span>
<span class="lineNum">   13433 </span><span class="lineCov">    1863528 : }</span>
<span class="lineNum">   13434 </span><span class="lineCov">    1846093 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<a name="13435"><span class="lineNum">   13435 </span><span class="lineCov">    1846093 :    (set_attr &quot;prefix_data16&quot; &quot;0&quot;)</span></a>
<span class="lineNum">   13436 </span><span class="lineCov">    1863036 :    (set_attr &quot;prefix_rep&quot; &quot;1&quot;)</span>
<span class="lineNum">   13437 </span><span class="lineCov">    1863047 :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)</span>
<span class="lineNum">   13438 </span><span class="lineCov">    1863020 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   13439 </span><span class="lineCov">    1861901 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   13440 </span><span class="lineCov">    1847172 : </span>
<span class="lineNum">   13441 </span><span class="lineCov">    1847172 : (define_expand &quot;avx2_pshufhwv3&quot;</span>
<span class="lineNum">   13442 </span><span class="lineCov">    1861901 :   [(match_operand:V16HI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   13443 </span><span class="lineCov">    1847172 :    (match_operand:V16HI 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   13444 </span><span class="lineCov">    1863020 :    (match_operand:SI 2 &quot;const_0_to_255_operand&quot;)]</span>
<span class="lineNum">   13445 </span><span class="lineCov">    1861901 :   &quot;TARGET_AVX2&quot;</span>
<span class="lineNum">   13446 </span><span class="lineCov">    1847172 : {</span>
<span class="lineNum">   13447 </span><span class="lineCov">    1847172 :   int mask = INTVAL (operands[2]);</span>
<span class="lineNum">   13448 </span><span class="lineCov">    1853872 :   emit_insn (gen_avx2_pshufhw_1 (operands[0], operands[1],</span>
<span class="lineNum">   13449 </span><span class="lineCov">    1853872 :                                  GEN_INT (((mask &gt;&gt; 0) &amp; 3) + 4),</span>
<span class="lineNum">   13450 </span><span class="lineCov">    1847040 :                                  GEN_INT (((mask &gt;&gt; 2) &amp; 3) + 4),</span>
<span class="lineNum">   13451 </span><span class="lineCov">    1854684 :                                  GEN_INT (((mask &gt;&gt; 4) &amp; 3) + 4),</span>
<span class="lineNum">   13452 </span><span class="lineCov">    1853713 :                                  GEN_INT (((mask &gt;&gt; 6) &amp; 3) + 4),</span>
<span class="lineNum">   13453 </span><span class="lineCov">    1846991 :                                  GEN_INT (((mask &gt;&gt; 0) &amp; 3) + 12),</span>
<span class="lineNum">   13454 </span><span class="lineCov">    1846991 :                                  GEN_INT (((mask &gt;&gt; 2) &amp; 3) + 12),</span>
<span class="lineNum">   13455 </span><span class="lineCov">    1850920 :                                  GEN_INT (((mask &gt;&gt; 4) &amp; 3) + 12),</span>
<span class="lineNum">   13456 </span><span class="lineCov">    1848473 :                                  GEN_INT (((mask &gt;&gt; 6) &amp; 3) + 12)));</span>
<span class="lineNum">   13457 </span><span class="lineCov">    1846637 :   DONE;</span>
<span class="lineNum">   13458 </span><span class="lineCov">    1846337 : })</span>
<span class="lineNum">   13459 </span><span class="lineCov">    1846527 : </span>
<span class="lineNum">   13460 </span><span class="lineCov">    1846205 : (define_insn &quot;&lt;mask_codefor&gt;avx512bw_pshufhwv32hi&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   13461 </span><span class="lineCov">    1846173 :   [(set (match_operand:V32HI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   13462 </span><span class="lineCov">    1846521 :         (unspec:V32HI</span>
<span class="lineNum">   13463 </span><span class="lineCov">    1846521 :           [(match_operand:V32HI 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)</span>
<span class="lineNum">   13464 </span><span class="lineCov">    1846471 :            (match_operand:SI 2 &quot;const_0_to_255_operand&quot; &quot;n&quot;)]</span>
<span class="lineNum">   13465 </span><span class="lineCov">    1846591 :           UNSPEC_PSHUFHW))]</span>
<span class="lineNum">   13466 </span><span class="lineCov">    1846497 :   &quot;TARGET_AVX512BW&quot;</span>
<span class="lineNum">   13467 </span><span class="lineCov">    1846553 :   &quot;vpshufhw\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   13468 </span><span class="lineCov">    1846182 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">   13469 </span><span class="lineCov">    1846182 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   13470 </span><span class="lineCov">    1846182 :    (set_attr &quot;mode&quot; &quot;XI&quot;)])</span>
<span class="lineNum">   13471 </span><span class="lineCov">    1847088 : </span>
<span class="lineNum">   13472 </span><span class="lineCov">    1847206 : (define_expand &quot;avx512vl_pshufhwv3_mask&quot;</span>
<span class="lineNum">   13473 </span><span class="lineCov">    1847206 :   [(match_operand:V16HI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   13474 </span><span class="lineCov">    1846171 :    (match_operand:V16HI 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   13475 </span><span class="lineCov">    1846182 :    (match_operand:SI 2 &quot;const_0_to_255_operand&quot;)</span>
<a name="13476"><span class="lineNum">   13476 </span><span class="lineCov">    1847099 :    (match_operand:V16HI 3 &quot;register_operand&quot;)</span></a>
<span class="lineNum">   13477 </span><span class="lineCov">    1846667 :    (match_operand:HI 4 &quot;register_operand&quot;)]</span>
<span class="lineNum">   13478 </span><span class="lineCov">    1846496 :   &quot;TARGET_AVX512VL &amp;&amp; TARGET_AVX512BW&quot;</span>
<span class="lineNum">   13479 </span><span class="lineCov">    1846507 : {</span>
<span class="lineNum">   13480 </span><span class="lineCov">    1846071 :   int mask = INTVAL (operands[2]);</span>
<span class="lineNum">   13481 </span><span class="lineCov">    1846071 :   emit_insn (gen_avx2_pshufhw_1_mask (operands[0], operands[1],</span>
<span class="lineNum">   13482 </span><span class="lineCov">    1846192 :                                  GEN_INT (((mask &gt;&gt; 0) &amp; 3) + 4),</span>
<span class="lineNum">   13483 </span><span class="lineCov">        139 :                                  GEN_INT (((mask &gt;&gt; 2) &amp; 3) + 4),</span>
<span class="lineNum">   13484 </span><span class="lineCov">    1578857 :                                  GEN_INT (((mask &gt;&gt; 4) &amp; 3) + 4),</span>
<span class="lineNum">   13485 </span><span class="lineCov">    1578857 :                                  GEN_INT (((mask &gt;&gt; 6) &amp; 3) + 4),</span>
<span class="lineNum">   13486 </span><span class="lineCov">    1578857 :                                  GEN_INT (((mask &gt;&gt; 0) &amp; 3) + 12),</span>
<span class="lineNum">   13487 </span><span class="lineCov">    1578868 :                                  GEN_INT (((mask &gt;&gt; 2) &amp; 3) + 12),</span>
<span class="lineNum">   13488 </span><span class="lineCov">    1578857 :                                  GEN_INT (((mask &gt;&gt; 4) &amp; 3) + 12),</span>
<span class="lineNum">   13489 </span><span class="lineCov">    1578857 :                                  GEN_INT (((mask &gt;&gt; 6) &amp; 3) + 12),</span>
<span class="lineNum">   13490 </span><span class="lineCov">    1578857 :                  operands[3], operands[4]));</span>
<span class="lineNum">   13491 </span><span class="lineCov">    1578868 :   DONE;</span>
<span class="lineNum">   13492 </span><span class="lineCov">    1578868 : })</span>
<span class="lineNum">   13493 </span><span class="lineCov">    1578868 : </span>
<span class="lineNum">   13494 </span><span class="lineCov">    1578868 : (define_insn &quot;avx2_pshufhw_1&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   13495 </span><span class="lineCov">    1578868 :   [(set (match_operand:V16HI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   13496 </span><span class="lineCov">    1578868 :         (vec_select:V16HI</span>
<span class="lineNum">   13497 </span><span class="lineCov">    1578868 :           (match_operand:V16HI 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)</span>
<span class="lineNum">   13498 </span><span class="lineCov">    1578857 :           (parallel [(const_int 0)</span>
<span class="lineNum">   13499 </span><span class="lineCov">    1578857 :                      (const_int 1)</span>
<span class="lineNum">   13500 </span><span class="lineCov">    1578873 :                      (const_int 2)</span>
<span class="lineNum">   13501 </span><span class="lineCov">    1578857 :                      (const_int 3)</span>
<span class="lineNum">   13502 </span><span class="lineCov">    1578857 :                      (match_operand 2 &quot;const_4_to_7_operand&quot;)</span>
<span class="lineNum">   13503 </span><span class="lineCov">    1578857 :                      (match_operand 3 &quot;const_4_to_7_operand&quot;)</span>
<span class="lineNum">   13504 </span><span class="lineCov">    1578857 :                      (match_operand 4 &quot;const_4_to_7_operand&quot;)</span>
<span class="lineNum">   13505 </span><span class="lineCov">    1578857 :                      (match_operand 5 &quot;const_4_to_7_operand&quot;)</span>
<span class="lineNum">   13506 </span><span class="lineCov">    1578873 :                      (const_int 8)</span>
<span class="lineNum">   13507 </span><span class="lineCov">    1578873 :                      (const_int 9)</span>
<span class="lineNum">   13508 </span><span class="lineCov">    1578873 :                      (const_int 10)</span>
<span class="lineNum">   13509 </span><span class="lineCov">    1578873 :                      (const_int 11)</span>
<span class="lineNum">   13510 </span><span class="lineCov">    1578873 :                      (match_operand 6 &quot;const_12_to_15_operand&quot;)</span>
<span class="lineNum">   13511 </span><span class="lineCov">    1578873 :                      (match_operand 7 &quot;const_12_to_15_operand&quot;)</span>
<span class="lineNum">   13512 </span><span class="lineCov">    1578873 :                      (match_operand 8 &quot;const_12_to_15_operand&quot;)</span>
<span class="lineNum">   13513 </span><span class="lineCov">    1578873 :                      (match_operand 9 &quot;const_12_to_15_operand&quot;)])))]</span>
<span class="lineNum">   13514 </span><span class="lineCov">    1578897 :   &quot;TARGET_AVX2</span>
<span class="lineNum">   13515 </span><span class="lineCov">    1578946 :    &amp;&amp; &lt;mask_avx512bw_condition&gt; &amp;&amp; &lt;mask_avx512vl_condition&gt;</span>
<a name="13516"><span class="lineNum">   13516 </span><span class="lineCov">    1578970 :    &amp;&amp; INTVAL (operands[2]) + 8 == INTVAL (operands[6])</span></a>
<span class="lineNum">   13517 </span><span class="lineCov">    1578970 :    &amp;&amp; INTVAL (operands[3]) + 8 == INTVAL (operands[7])</span>
<span class="lineNum">   13518 </span><span class="lineCov">    1578970 :    &amp;&amp; INTVAL (operands[4]) + 8 == INTVAL (operands[8])</span>
<span class="lineNum">   13519 </span><span class="lineCov">    1578970 :    &amp;&amp; INTVAL (operands[5]) + 8 == INTVAL (operands[9])&quot;</span>
<span class="lineNum">   13520 </span><span class="lineCov">    1578913 : {</span>
<span class="lineNum">   13521 </span><span class="lineCov">    1578884 :   int mask = 0;</span>
<span class="lineNum">   13522 </span><span class="lineCov">    1578884 :   mask |= (INTVAL (operands[2]) - 4) &lt;&lt; 0;</span>
<a name="13523"><span class="lineNum">   13523 </span><span class="lineCov">    1578884 :   mask |= (INTVAL (operands[3]) - 4) &lt;&lt; 2;</span></a>
<span class="lineNum">   13524 </span><span class="lineCov">    1578884 :   mask |= (INTVAL (operands[4]) - 4) &lt;&lt; 4;</span>
<span class="lineNum">   13525 </span><span class="lineCov">    1587729 :   mask |= (INTVAL (operands[5]) - 4) &lt;&lt; 6;</span>
<span class="lineNum">   13526 </span><span class="lineCov">    1578868 :   operands[2] = GEN_INT (mask);</span>
<span class="lineNum">   13527 </span><span class="lineCov">    1578857 : </span>
<span class="lineNum">   13528 </span><span class="lineCov">    1578884 :   return &quot;vpshufhw\t{%2, %1, %0&lt;mask_operand10&gt;|%0&lt;mask_operand10&gt;, %1, %2}&quot;;</span>
<span class="lineNum">   13529 </span><span class="lineCov">    1580159 : }</span>
<span class="lineNum">   13530 </span><span class="lineCov">    1587718 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<a name="13531"><span class="lineNum">   13531 </span><span class="lineCov">    1587718 :    (set_attr &quot;prefix&quot; &quot;maybe_evex&quot;)</span></a>
<span class="lineNum">   13532 </span><span class="lineCov">    1587718 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   13533 </span><span class="lineCov">    1587767 :    (set_attr &quot;mode&quot; &quot;OI&quot;)])</span>
<span class="lineNum">   13534 </span><span class="lineCov">    1587718 : </span>
<span class="lineNum">   13535 </span><span class="lineCov">    1587718 : (define_expand &quot;avx512vl_pshufhw_mask&quot;</span>
<span class="lineNum">   13536 </span><span class="lineCov">    1587718 :   [(match_operand:V8HI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   13537 </span><span class="lineCov">    1587702 :    (match_operand:V8HI 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   13538 </span><span class="lineCov">    1587734 :    (match_operand:SI 2 &quot;const_0_to_255_operand&quot;)</span>
<span class="lineNum">   13539 </span><span class="lineCov">    1579203 :    (match_operand:V8HI 3 &quot;register_operand&quot;)</span>
<span class="lineNum">   13540 </span><span class="lineCov">    1579549 :    (match_operand:QI 4 &quot;register_operand&quot;)]</span>
<span class="lineNum">   13541 </span><span class="lineCov">    1578857 :   &quot;TARGET_AVX512VL &amp;&amp; TARGET_AVX512BW&quot;</span>
<span class="lineNum">   13542 </span><span class="lineCov">    1587356 : {</span>
<span class="lineNum">   13543 </span><span class="lineCov">    1579203 :   int mask = INTVAL (operands[2]);</span>
<span class="lineNum">   13544 </span><span class="lineCov">    1580963 :   emit_insn (gen_sse2_pshufhw_1_mask (operands[0], operands[1],</span>
<span class="lineNum">   13545 </span><span class="lineCov">    1581135 :                                  GEN_INT (((mask &gt;&gt; 0) &amp; 3) + 4),</span>
<span class="lineNum">   13546 </span><span class="lineCov">    1581149 :                                  GEN_INT (((mask &gt;&gt; 2) &amp; 3) + 4),</span>
<span class="lineNum">   13547 </span><span class="lineCov">    1578871 :                                  GEN_INT (((mask &gt;&gt; 4) &amp; 3) + 4),</span>
<span class="lineNum">   13548 </span><span class="lineCov">    1581143 :                                  GEN_INT (((mask &gt;&gt; 6) &amp; 3) + 4),</span>
<span class="lineNum">   13549 </span><span class="lineCov">    1581129 :                  operands[3], operands[4]));</span>
<span class="lineNum">   13550 </span><span class="lineCov">    1578871 :   DONE;</span>
<span class="lineNum">   13551 </span><span class="lineCov">    1580977 : })</span>
<span class="lineNum">   13552 </span><span class="lineCov">    1581143 : </span>
<span class="lineNum">   13553 </span><span class="lineCov">    1578885 : (define_expand &quot;sse2_pshufhw&quot;</span>
<span class="lineNum">   13554 </span><span class="lineCov">    1579023 :   [(match_operand:V8HI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   13555 </span><span class="lineCov">    1579023 :    (match_operand:V8HI 1 &quot;vector_operand&quot;)</span>
<span class="lineNum">   13556 </span><span class="lineCov">    1579702 :    (match_operand:SI 2 &quot;const_int_operand&quot;)]</span>
<span class="lineNum">   13557 </span><span class="lineCov">    1579868 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">   13558 </span><span class="lineCov">    1579023 : {</span>
<span class="lineNum">   13559 </span><span class="lineCov">    1579702 :   int mask = INTVAL (operands[2]);</span>
<span class="lineNum">   13560 </span><span class="lineCov">    1579868 :   emit_insn (gen_sse2_pshufhw_1 (operands[0], operands[1],</span>
<span class="lineNum">   13561 </span><span class="lineCov">    1579023 :                                  GEN_INT (((mask &gt;&gt; 0) &amp; 3) + 4),</span>
<span class="lineNum">   13562 </span><span class="lineCov">    1579702 :                                  GEN_INT (((mask &gt;&gt; 2) &amp; 3) + 4),</span>
<span class="lineNum">   13563 </span><span class="lineCov">    1579868 :                                  GEN_INT (((mask &gt;&gt; 4) &amp; 3) + 4),</span>
<span class="lineNum">   13564 </span><span class="lineCov">    1579023 :                                  GEN_INT (((mask &gt;&gt; 6) &amp; 3) + 4)));</span>
<span class="lineNum">   13565 </span><span class="lineCov">    1579716 :   DONE;</span>
<span class="lineNum">   13566 </span><span class="lineCov">    1579868 : })</span>
<span class="lineNum">   13567 </span><span class="lineCov">    1579023 : </span>
<span class="lineNum">   13568 </span><span class="lineCov">    1579702 : (define_insn &quot;sse2_pshufhw_1&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   13569 </span><span class="lineCov">    1579882 :   [(set (match_operand:V8HI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   13570 </span><span class="lineCov">    1579037 :         (vec_select:V8HI</span>
<span class="lineNum">   13571 </span><span class="lineCov">    1579716 :           (match_operand:V8HI 1 &quot;vector_operand&quot; &quot;vBm&quot;)</span>
<span class="lineNum">   13572 </span><span class="lineCov">    1579882 :           (parallel [(const_int 0)</span>
<span class="lineNum">   13573 </span><span class="lineCov">    1579037 :                      (const_int 1)</span>
<span class="lineNum">   13574 </span><span class="lineCov">    1579727 :                      (const_int 2)</span>
<a name="13575"><span class="lineNum">   13575 </span><span class="lineCov">    1579882 :                      (const_int 3)</span></a>
<span class="lineNum">   13576 </span><span class="lineCov">    1579023 :                      (match_operand 2 &quot;const_4_to_7_operand&quot;)</span>
<span class="lineNum">   13577 </span><span class="lineCov">    1579702 :                      (match_operand 3 &quot;const_4_to_7_operand&quot;)</span>
<span class="lineNum">   13578 </span><span class="lineCov">    1579879 :                      (match_operand 4 &quot;const_4_to_7_operand&quot;)</span>
<span class="lineNum">   13579 </span><span class="lineCov">    1579034 :                      (match_operand 5 &quot;const_4_to_7_operand&quot;)])))]</span>
<span class="lineNum">   13580 </span><span class="lineCov">    1579043 :   &quot;TARGET_SSE2 &amp;&amp; &lt;mask_avx512bw_condition&gt; &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;</span>
<span class="lineNum">   13581 </span><span class="lineCov">    1579255 : {</span>
<span class="lineNum">   13582 </span><span class="lineCov">    1579099 :   int mask = 0;</span>
<span class="lineNum">   13583 </span><span class="lineCov">    1579778 :   mask |= (INTVAL (operands[2]) - 4) &lt;&lt; 0;</span>
<a name="13584"><span class="lineNum">   13584 </span><span class="lineCov">    1579944 :   mask |= (INTVAL (operands[3]) - 4) &lt;&lt; 2;</span></a>
<span class="lineNum">   13585 </span><span class="lineCov">    1579088 :   mask |= (INTVAL (operands[4]) - 4) &lt;&lt; 4;</span>
<span class="lineNum">   13586 </span><span class="lineCov">    1599459 :   mask |= (INTVAL (operands[5]) - 4) &lt;&lt; 6;</span>
<span class="lineNum">   13587 </span><span class="lineCov">    1579917 :   operands[2] = GEN_INT (mask);</span>
<span class="lineNum">   13588 </span><span class="lineCov">    1579023 : </span>
<span class="lineNum">   13589 </span><span class="lineCov">    1579767 :   return &quot;%vpshufhw\t{%2, %1, %0&lt;mask_operand6&gt;|%0&lt;mask_operand6&gt;, %1, %2}&quot;;</span>
<span class="lineNum">   13590 </span><span class="lineCov">    1591371 : }</span>
<span class="lineNum">   13591 </span><span class="lineCov">    1579879 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<a name="13592"><span class="lineNum">   13592 </span><span class="lineCov">    1598560 :    (set_attr &quot;prefix_rep&quot; &quot;1&quot;)</span></a>
<span class="lineNum">   13593 </span><span class="lineCov">    1579267 :    (set_attr &quot;prefix_data16&quot; &quot;0&quot;)</span>
<span class="lineNum">   13594 </span><span class="lineCov">    1598742 :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)</span>
<span class="lineNum">   13595 </span><span class="lineCov">    1579193 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   13596 </span><span class="lineCov">    1579454 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   13597 </span><span class="lineCov">    1598656 : </span>
<span class="lineNum">   13598 </span><span class="lineCov">    1578914 : (define_expand &quot;sse2_loadd&quot;</span>
<span class="lineNum">   13599 </span><span class="lineCov">    1579236 :   [(set (match_operand:V4SI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   13600 </span><span class="lineCov">    1598513 :         (vec_merge:V4SI</span>
<span class="lineNum">   13601 </span><span class="lineCov">    1578980 :           (vec_duplicate:V4SI</span>
<span class="lineNum">   13602 </span><span class="lineCov">    1579143 :             (match_operand:SI 1 &quot;nonimmediate_operand&quot;))</span>
<span class="lineNum">   13603 </span><span class="lineCov">    1584517 :           (match_dup 2)</span>
<span class="lineNum">   13604 </span><span class="lineCov">    1578962 :           (const_int 1)))]</span>
<span class="lineNum">   13605 </span><span class="lineCov">    1583641 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">   13606 </span><span class="lineCov">    1579121 :   &quot;operands[2] = CONST0_RTX (V4SImode);&quot;)</span>
<span class="lineNum">   13607 </span><span class="lineCov">    1578962 : </span>
<span class="lineNum">   13608 </span><span class="lineCov">    1579016 : (define_insn &quot;sse2_loadld&quot;</span>
<span class="lineNum">   13609 </span><span class="lineCov">    1578962 :   [(set (match_operand:V4SI 0 &quot;register_operand&quot;       &quot;=v,v,x,x,v&quot;)</span>
<span class="lineNum">   13610 </span><span class="lineCov">    1579121 :         (vec_merge:V4SI</span>
<span class="lineNum">   13611 </span><span class="lineCov">    1578962 :           (vec_duplicate:V4SI</span>
<span class="lineNum">   13612 </span><span class="lineCov">    1578962 :             (match_operand:SI 2 &quot;nonimmediate_operand&quot; &quot;m ,r ,m,x,v&quot;))</span>
<span class="lineNum">   13613 </span><span class="lineCov">    1578962 :           (match_operand:V4SI 1 &quot;reg_or_0_operand&quot;     &quot;C ,C ,C,0,v&quot;)</span>
<span class="lineNum">   13614 </span><span class="lineCov">    1579121 :           (const_int 1)))]</span>
<span class="lineNum">   13615 </span><span class="lineCov">    1579171 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">   13616 </span><span class="lineCov">    1588200 :   &quot;@</span>
<span class="lineNum">   13617 </span><span class="lineCov">    1579016 :    %vmovd\t{%2, %0|%0, %2}</span>
<span class="lineNum">   13618 </span><span class="lineCov">        159 :    %vmovd\t{%2, %0|%0, %2}</span>
<span class="lineNum">   13619 </span><span class="lineCov">      17867 :    movss\t{%2, %0|%0, %2}</span>
<span class="lineNum">   13620 </span><span class="lineCov">      18026 :    movss\t{%2, %0|%0, %2}</span>
<span class="lineNum">   13621 </span><span class="lineCov">      18026 :    vmovss\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   13622 </span><span class="lineCov">      14833 :   [(set_attr &quot;isa&quot; &quot;sse2,sse2,noavx,noavx,avx&quot;)</span>
<span class="lineNum">   13623 </span><span class="lineCov">      17883 :    (set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">   13624 </span><span class="lineCov">      18042 :    (set_attr &quot;prefix&quot; &quot;maybe_vex,maybe_vex,orig,orig,maybe_evex&quot;)</span>
<span class="lineNum">   13625 </span><span class="lineCov">      18042 :    (set_attr &quot;mode&quot; &quot;TI,TI,V4SF,SF,SF&quot;)</span>
<span class="lineNum">   13626 </span><span class="lineCov">      14849 :    (set (attr &quot;preferred_for_speed&quot;)</span>
<span class="lineNum">   13627 </span><span class="lineCov">      17883 :      (cond [(eq_attr &quot;alternative&quot; &quot;1&quot;)</span>
<span class="lineNum">   13628 </span><span class="lineCov">      14849 :               (symbol_ref &quot;TARGET_INTER_UNIT_MOVES_TO_VEC&quot;)</span>
<span class="lineNum">   13629 </span><span class="lineCov">      14936 :            ]</span>
<span class="lineNum">   13630 </span><span class="lineCov">      14952 :            (symbol_ref &quot;true&quot;)))])</span>
<span class="lineNum">   13631 </span><span class="lineCov">      14690 : </span>
<span class="lineNum">   13632 </span><span class="lineCov">      14856 : ;; QI and HI modes handled by pextr patterns.</span>
<span class="lineNum">   13633 </span><span class="lineCov">      14849 : (define_mode_iterator PEXTR_MODE12</span>
<a name="13634"><span class="lineNum">   13634 </span><span class="lineCov">      14865 :   [(V16QI &quot;TARGET_SSE4_1&quot;) V8HI])</span></a>
<span class="lineNum">   13635 </span><span class="lineCov">      14690 : </span>
<span class="lineNum">   13636 </span><span class="lineCov">      15892 : (define_insn &quot;*vec_extract&lt;mode&gt;&quot;</span>
<span class="lineNum">   13637 </span><span class="lineCov">      14727 :   [(set (match_operand:&lt;ssescalarmode&gt; 0 &quot;register_sse4nonimm_operand&quot; &quot;=r,m,r,m&quot;)</span>
<span class="lineNum">   13638 </span><span class="lineCov">      14833 :         (vec_select:&lt;ssescalarmode&gt;</span>
<span class="lineNum">   13639 </span><span class="lineCov">      15237 :           (match_operand:PEXTR_MODE12 1 &quot;register_operand&quot; &quot;x,x,v,v&quot;)</span>
<span class="lineNum">   13640 </span><span class="lineCov">      15103 :           (parallel</span>
<span class="lineNum">   13641 </span><span class="lineCov">      15131 :             [(match_operand:SI 2 &quot;const_0_to_&lt;ssescalarnummask&gt;_operand&quot;)])))]</span>
<span class="lineNum">   13642 </span><span class="lineCov">      38145 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">   13643 </span><span class="lineCov">      14833 :   &quot;@</span>
<span class="lineNum">   13644 </span><span class="lineCov">      17239 :    %vpextr&lt;ssemodesuffix&gt;\t{%2, %1, %k0|%k0, %1, %2}</span>
<span class="lineNum">   13645 </span><span class="lineCov">      14698 :    %vpextr&lt;ssemodesuffix&gt;\t{%2, %1, %0|%0, %1, %2}</span>
<span class="lineNum">   13646 </span><span class="lineCov">      14674 :    vpextr&lt;ssemodesuffix&gt;\t{%2, %1, %k0|%k0, %1, %2}</span>
<span class="lineNum">   13647 </span><span class="lineCov">      15775 :    vpextr&lt;ssemodesuffix&gt;\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   13648 </span><span class="lineCov">      14674 :   [(set_attr &quot;isa&quot; &quot;*,sse4,avx512bw,avx512bw&quot;)</span>
<span class="lineNum">   13649 </span><span class="lineCov">      14770 :    (set_attr &quot;type&quot; &quot;sselog1&quot;)</span>
<span class="lineNum">   13650 </span><span class="lineCov">      14674 :    (set_attr &quot;prefix_data16&quot; &quot;1&quot;)</span>
<span class="lineNum">   13651 </span><span class="lineCov">      14674 :    (set (attr &quot;prefix_extra&quot;)</span>
<span class="lineNum">   13652 </span><span class="lineCov">      14674 :      (if_then_else</span>
<span class="lineNum">   13653 </span><span class="lineCov">      14674 :        (and (eq_attr &quot;alternative&quot; &quot;0,2&quot;)</span>
<span class="lineNum">   13654 </span><span class="lineCov">      14674 :             (eq (const_string &quot;&lt;MODE&gt;mode&quot;) (const_string &quot;V8HImode&quot;)))</span>
<span class="lineNum">   13655 </span><span class="lineCov">      14674 :        (const_string &quot;*&quot;)</span>
<span class="lineNum">   13656 </span><span class="lineCov">      14674 :        (const_string &quot;1&quot;)))</span>
<span class="lineNum">   13657 </span><span class="lineCov">      14674 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   13658 </span><span class="lineCov">      14674 :    (set_attr &quot;prefix&quot; &quot;maybe_vex,maybe_vex,evex,evex&quot;)</span>
<span class="lineNum">   13659 </span><span class="lineCov">      14674 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   13660 </span><span class="lineCov">      14674 : </span>
<span class="lineNum">   13661 </span><span class="lineCov">      14674 : (define_insn &quot;*vec_extract&lt;PEXTR_MODE12:mode&gt;_zext&quot;</span>
<span class="lineNum">   13662 </span><span class="lineCov">      14674 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r,r&quot;)</span>
<span class="lineNum">   13663 </span><span class="lineCov">      14690 :         (zero_extend:SWI48</span>
<span class="lineNum">   13664 </span><span class="lineCov">      14674 :           (vec_select:&lt;PEXTR_MODE12:ssescalarmode&gt;</span>
<span class="lineNum">   13665 </span><span class="lineCov">      14674 :             (match_operand:PEXTR_MODE12 1 &quot;register_operand&quot; &quot;x,v&quot;)</span>
<span class="lineNum">   13666 </span><span class="lineCov">      14674 :             (parallel</span>
<span class="lineNum">   13667 </span><span class="lineCov">      14674 :               [(match_operand:SI 2</span>
<span class="lineNum">   13668 </span><span class="lineCov">      14674 :                 &quot;const_0_to_&lt;PEXTR_MODE12:ssescalarnummask&gt;_operand&quot;)]))))]</span>
<span class="lineNum">   13669 </span><span class="lineCov">      24428 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">   13670 </span><span class="lineCov">      14690 :   &quot;@</span>
<span class="lineNum">   13671 </span><span class="lineCov">      14690 :    %vpextr&lt;PEXTR_MODE12:ssemodesuffix&gt;\t{%2, %1, %k0|%k0, %1, %2}</span>
<span class="lineNum">   13672 </span><span class="lineCov">      14690 :    vpextr&lt;PEXTR_MODE12:ssemodesuffix&gt;\t{%2, %1, %k0|%k0, %1, %2}&quot;</span>
<span class="lineNum">   13673 </span><span class="lineCov">      14690 :   [(set_attr &quot;isa&quot; &quot;*,avx512bw&quot;)</span>
<span class="lineNum">   13674 </span><span class="lineCov">      14690 :    (set_attr &quot;type&quot; &quot;sselog1&quot;)</span>
<span class="lineNum">   13675 </span><span class="lineCov">      14690 :    (set_attr &quot;prefix_data16&quot; &quot;1&quot;)</span>
<span class="lineNum">   13676 </span><span class="lineCov">      14690 :    (set (attr &quot;prefix_extra&quot;)</span>
<span class="lineNum">   13677 </span><span class="lineCov">      14690 :      (if_then_else</span>
<span class="lineNum">   13678 </span><span class="lineCov">      20413 :        (eq (const_string &quot;&lt;PEXTR_MODE12:MODE&gt;mode&quot;) (const_string &quot;V8HImode&quot;))</span>
<span class="lineNum">   13679 </span><span class="lineCov">      20413 :        (const_string &quot;*&quot;)</span>
<span class="lineNum">   13680 </span><span class="lineCov">      20266 :        (const_string &quot;1&quot;)))</span>
<span class="lineNum">   13681 </span><span class="lineCov">      26005 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   13682 </span><span class="lineCov">      14674 :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)</span>
<span class="lineNum">   13683 </span><span class="lineCov">      14674 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   13684 </span><span class="lineCov">      14674 : </span>
<span class="lineNum">   13685 </span><span class="lineCov">      14674 : (define_insn &quot;*vec_extract&lt;mode&gt;_mem&quot;</span>
<span class="lineNum">   13686 </span><span class="lineCov">      14674 :   [(set (match_operand:&lt;ssescalarmode&gt; 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   13687 </span><span class="lineCov">      14690 :         (vec_select:&lt;ssescalarmode&gt;</span>
<span class="lineNum">   13688 </span><span class="lineCov">      14690 :           (match_operand:VI12_128 1 &quot;memory_operand&quot; &quot;o&quot;)</span>
<span class="lineNum">   13689 </span><span class="lineCov">      14690 :           (parallel</span>
<span class="lineNum">   13690 </span><span class="lineCov">      14690 :             [(match_operand 2 &quot;const_0_to_&lt;ssescalarnummask&gt;_operand&quot;)])))]</span>
<span class="lineNum">   13691 </span><span class="lineCov">      14690 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">   13692 </span><span class="lineCov">      15801 :   &quot;#&quot;)</span>
<span class="lineNum">   13693 </span><span class="lineCov">      14690 : </span>
<span class="lineNum">   13694 </span><span class="lineCov">      14674 : (define_insn &quot;*vec_extract&lt;ssevecmodelower&gt;_0&quot;</span>
<span class="lineNum">   13695 </span><span class="lineCov">      40040 :   [(set (match_operand:SWI48 0 &quot;nonimmediate_operand&quot;        &quot;=r,r,v ,m&quot;)</span>
<span class="lineNum">   13696 </span><span class="lineCov">      40008 :         (vec_select:SWI48</span>
<span class="lineNum">   13697 </span><span class="lineCov">      22448 :           (match_operand:&lt;ssevecmode&gt; 1 &quot;nonimmediate_operand&quot; &quot;m ,v,vm,v&quot;)</span>
<span class="lineNum">   13698 </span><span class="lineCov">      32234 :           (parallel [(const_int 0)])))]</span>
<span class="lineNum">   13699 </span><span class="lineCov">     133338 :   &quot;TARGET_SSE &amp;&amp; !(MEM_P (operands[0]) &amp;&amp; MEM_P (operands[1]))&quot;</span>
<span class="lineNum">   13700 </span><span class="lineCov">      31229 :   &quot;#&quot;</span>
<span class="lineNum">   13701 </span><span class="lineCov">      48789 :   [(set_attr &quot;isa&quot; &quot;*,sse2,*,*&quot;)</span>
<span class="lineNum">   13702 </span><span class="lineCov">      20475 :    (set (attr &quot;preferred_for_speed&quot;)</span>
<span class="lineNum">   13703 </span><span class="lineCov">      20018 :      (cond [(eq_attr &quot;alternative&quot; &quot;1&quot;)</span>
<span class="lineNum">   13704 </span><span class="lineCov">      20493 :               (symbol_ref &quot;TARGET_INTER_UNIT_MOVES_FROM_VEC&quot;)</span>
<span class="lineNum">   13705 </span><span class="lineCov">      14692 :            ]</span>
<span class="lineNum">   13706 </span><span class="lineCov">      14692 :            (symbol_ref &quot;true&quot;)))])</span>
<span class="lineNum">   13707 </span><span class="lineCov">      14692 : </span>
<span class="lineNum">   13708 </span><span class="lineCov">      14692 : (define_insn &quot;*vec_extractv2di_0_sse&quot;</span>
<span class="lineNum">   13709 </span><span class="lineCov">      63254 :   [(set (match_operand:DI 0 &quot;nonimmediate_operand&quot;     &quot;=v,m&quot;)</span>
<span class="lineNum">   13710 </span><span class="lineCov">      63272 :         (vec_select:DI</span>
<span class="lineNum">   13711 </span><span class="lineCov">      63218 :           (match_operand:V2DI 1 &quot;nonimmediate_operand&quot; &quot;vm,v&quot;)</span>
<span class="lineNum">   13712 </span><span class="lineCov">     111780 :           (parallel [(const_int 0)])))]</span>
<span class="lineNum">   13713 </span><span class="lineCov">      16388 :   &quot;TARGET_SSE &amp;&amp; !TARGET_64BIT</span>
<span class="lineNum">   13714 </span><span class="lineCov">      61082 :    &amp;&amp; !(MEM_P (operands[0]) &amp;&amp; MEM_P (operands[1]))&quot;</span>
<span class="lineNum">   13715 </span><span class="lineCov">      14674 :   &quot;#&quot;)</span>
<span class="lineNum">   13716 </span><span class="lineCov">      14674 : </span>
<span class="lineNum">   13717 </span><span class="lineCov">      14674 : (define_split</span>
<span class="lineNum">   13718 </span><span class="lineCov">      14674 :   [(set (match_operand:SWI48x 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   13719 </span><span class="lineCov">      14674 :         (vec_select:SWI48x</span>
<span class="lineNum">   13720 </span><span class="lineCov">      14674 :           (match_operand:&lt;ssevecmode&gt; 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   13721 </span><span class="lineCov">      14674 :           (parallel [(const_int 0)])))]</span>
<span class="lineNum">   13722 </span><span class="lineCov">      93932 :   &quot;TARGET_SSE &amp;&amp; reload_completed&quot;</span>
<span class="lineNum">   13723 </span><span class="lineCov">      41326 :   [(set (match_dup 0) (match_dup 1))]</span>
<span class="lineNum">   13724 </span><span class="lineCov">      32253 :   &quot;operands[1] = gen_lowpart (&lt;MODE&gt;mode, operands[1]);&quot;)</span>
<span class="lineNum">   13725 </span><span class="lineCov">      32253 : </span>
<span class="lineNum">   13726 </span><span class="lineCov">      15982 : (define_insn &quot;*vec_extractv4si_0_zext_sse4&quot;</span>
<span class="lineNum">   13727 </span><span class="lineCov">      15982 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r,x,v&quot;)</span>
<span class="lineNum">   13728 </span><span class="lineCov">      22242 :         (zero_extend:DI</span>
<span class="lineNum">   13729 </span><span class="lineCov">      20436 :           (vec_select:SI</span>
<span class="lineNum">   13730 </span><span class="lineCov">      21726 :             (match_operand:V4SI 1 &quot;register_operand&quot; &quot;v,x,v&quot;)</span>
<span class="lineNum">   13731 </span><span class="lineCov">      20964 :             (parallel [(const_int 0)]))))]</span>
<span class="lineNum">   13732 </span><span class="lineCov">      14731 :   &quot;TARGET_SSE4_1&quot;</span>
<span class="lineNum">   13733 </span><span class="lineCov">      21779 :   &quot;#&quot;</span>
<span class="lineNum">   13734 </span><span class="lineCov">      19247 :   [(set_attr &quot;isa&quot; &quot;x64,*,avx512f&quot;)</span>
<span class="lineNum">   13735 </span><span class="lineCov">      19053 :    (set (attr &quot;preferred_for_speed&quot;)</span>
<span class="lineNum">   13736 </span><span class="lineCov">      25655 :      (cond [(eq_attr &quot;alternative&quot; &quot;0&quot;)</span>
<span class="lineNum">   13737 </span><span class="lineCov">      14674 :               (symbol_ref &quot;TARGET_INTER_UNIT_MOVES_FROM_VEC&quot;)</span>
<span class="lineNum">   13738 </span><span class="lineCov">      14674 :            ]</span>
<span class="lineNum">   13739 </span><span class="lineCov">      14674 :            (symbol_ref &quot;true&quot;)))])</span>
<span class="lineNum">   13740 </span><span class="lineCov">      14674 : </span>
<span class="lineNum">   13741 </span><span class="lineCov">      14674 : (define_insn &quot;*vec_extractv4si_0_zext&quot;</span>
<span class="lineNum">   13742 </span><span class="lineCov">      14674 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   13743 </span><span class="lineCov">      14674 :         (zero_extend:DI</span>
<span class="lineNum">   13744 </span><span class="lineCov">      14674 :           (vec_select:SI</span>
<span class="lineNum">   13745 </span><span class="lineCov">      14674 :             (match_operand:V4SI 1 &quot;register_operand&quot; &quot;x&quot;)</span>
<span class="lineNum">   13746 </span><span class="lineCov">      14674 :             (parallel [(const_int 0)]))))]</span>
<span class="lineNum">   13747 </span><span class="lineCov">      14696 :   &quot;TARGET_64BIT &amp;&amp; TARGET_SSE2 &amp;&amp; TARGET_INTER_UNIT_MOVES_FROM_VEC&quot;</span>
<span class="lineNum">   13748 </span><span class="lineCov">      14674 :   &quot;#&quot;)</span>
<span class="lineNum">   13749 </span><span class="lineCov">      14674 : </span>
<span class="lineNum">   13750 </span><span class="lineCov">      14713 : (define_split</span>
<span class="lineNum">   13751 </span><span class="lineCov">      14713 :   [(set (match_operand:DI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   13752 </span><span class="lineCov">      14713 :         (zero_extend:DI</span>
<span class="lineNum">   13753 </span><span class="lineCov">      14674 :           (vec_select:SI</span>
<span class="lineNum">   13754 </span><span class="lineCov">      14674 :             (match_operand:V4SI 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   13755 </span><span class="lineCov">      14674 :             (parallel [(const_int 0)]))))]</span>
<span class="lineNum">   13756 </span><span class="lineCov">      14724 :   &quot;TARGET_SSE2 &amp;&amp; reload_completed&quot;</span>
<span class="lineNum">   13757 </span><span class="lineCov">      14699 :   [(set (match_dup 0) (zero_extend:DI (match_dup 1)))]</span>
<span class="lineNum">   13758 </span><span class="lineCov">      14748 :   &quot;operands[1] = gen_lowpart (SImode, operands[1]);&quot;)</span>
<span class="lineNum">   13759 </span><span class="lineCov">      14674 : </span>
<span class="lineNum">   13760 </span><span class="lineCov">      14674 : (define_insn &quot;*vec_extractv4si&quot;</span>
<span class="lineNum">   13761 </span><span class="lineCov">      14674 :   [(set (match_operand:SI 0 &quot;nonimmediate_operand&quot; &quot;=rm,rm,Yr,*x,x,Yv&quot;)</span>
<span class="lineNum">   13762 </span><span class="lineCov">      14674 :         (vec_select:SI</span>
<span class="lineNum">   13763 </span><span class="lineCov">      14674 :           (match_operand:V4SI 1 &quot;register_operand&quot; &quot;x,v,0,0,x,v&quot;)</span>
<span class="lineNum">   13764 </span><span class="lineCov">      14674 :           (parallel [(match_operand:SI 2 &quot;const_0_to_3_operand&quot;)])))]</span>
<span class="lineNum">   13765 </span><span class="lineCov">      34939 :   &quot;TARGET_SSE4_1&quot;</span>
<span class="lineNum">   13766 </span><span class="lineCov">      15648 : {</span>
<span class="lineNum">   13767 </span><span class="lineCov">      15648 :   switch (which_alternative)</span>
<span class="lineNum">   13768 </span><span class="lineCov">      65978 :     {</span>
<span class="lineNum">   13769 </span><span class="lineCov">      14733 :     case 0:</span>
<span class="lineNum">   13770 </span><span class="lineCov">      66037 :     case 1:</span>
<span class="lineNum">   13771 </span><span class="lineCov">      65919 :       return &quot;%vpextrd\t{%2, %1, %0|%0, %1, %2}&quot;;</span>
<span class="lineNum">   13772 </span><span class="lineCov">      14733 : </span>
<span class="lineNum">   13773 </span><span class="lineCov">      14733 :     case 2:</span>
<span class="lineNum">   13774 </span><span class="lineCov">      14733 :     case 3:</span>
<span class="lineNum">   13775 </span><span class="lineCov">      37718 :       operands[2] = GEN_INT (INTVAL (operands[2]) * 4);</span>
<span class="lineNum">   13776 </span><span class="lineCov">      14674 :       return &quot;psrldq\t{%2, %0|%0, %2}&quot;;</span>
<span class="lineNum">   13777 </span><span class="lineCov">      37718 : </span>
<span class="lineNum">   13778 </span><span class="lineCov">      37732 :     case 4:</span>
<span class="lineNum">   13779 </span><span class="lineCov">      37732 :     case 5:</span>
<span class="lineNum">   13780 </span><span class="lineCov">      37732 :       operands[2] = GEN_INT (INTVAL (operands[2]) * 4);</span>
<span class="lineNum">   13781 </span><span class="lineCov">      14688 :       return &quot;vpsrldq\t{%2, %1, %0|%0, %1, %2}&quot;;</span>
<span class="lineNum">   13782 </span><span class="lineCov">      37718 : </span>
<span class="lineNum">   13783 </span><span class="lineCov">      14674 :     default:</span>
<span class="lineNum">   13784 </span><span class="lineCov">      14674 :       gcc_unreachable ();</span>
<span class="lineNum">   13785 </span><span class="lineCov">      14674 :     }</span>
<span class="lineNum">   13786 </span><span class="lineCov">      14674 : }</span>
<span class="lineNum">   13787 </span><span class="lineCov">      14674 :   [(set_attr &quot;isa&quot; &quot;*,avx512dq,noavx,noavx,avx,avx512bw&quot;)</span>
<span class="lineNum">   13788 </span><span class="lineCov">      14674 :    (set_attr &quot;type&quot; &quot;sselog1,sselog1,sseishft1,sseishft1,sseishft1,sseishft1&quot;)</span>
<span class="lineNum">   13789 </span><span class="lineCov">      14674 :    (set (attr &quot;prefix_extra&quot;)</span>
<span class="lineNum">   13790 </span><span class="lineCov">      14674 :      (if_then_else (eq_attr &quot;alternative&quot; &quot;0,1&quot;)</span>
<span class="lineNum">   13791 </span><span class="lineCov">      14674 :                    (const_string &quot;1&quot;)</span>
<span class="lineNum">   13792 </span><span class="lineCov">      14674 :                    (const_string &quot;*&quot;)))</span>
<span class="lineNum">   13793 </span><span class="lineCov">      14674 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   13794 </span><span class="lineCov">      14674 :    (set_attr &quot;prefix&quot; &quot;maybe_vex,evex,orig,orig,vex,evex&quot;)</span>
<span class="lineNum">   13795 </span><span class="lineCov">      14674 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   13796 </span><span class="lineCov">      14674 : </span>
<span class="lineNum">   13797 </span><span class="lineCov">      14674 : (define_insn &quot;*vec_extractv4si_zext&quot;</span>
<span class="lineNum">   13798 </span><span class="lineCov">      14674 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r,r&quot;)</span>
<span class="lineNum">   13799 </span><span class="lineCov">      14674 :         (zero_extend:DI</span>
<span class="lineNum">   13800 </span><span class="lineCov">      14674 :           (vec_select:SI</span>
<span class="lineNum">   13801 </span><span class="lineCov">      14674 :             (match_operand:V4SI 1 &quot;register_operand&quot; &quot;x,v&quot;)</span>
<span class="lineNum">   13802 </span><span class="lineCov">      14674 :             (parallel [(match_operand:SI 2 &quot;const_0_to_3_operand&quot;)]))))]</span>
<span class="lineNum">   13803 </span><span class="lineCov">      14713 :   &quot;TARGET_64BIT &amp;&amp; TARGET_SSE4_1&quot;</span>
<span class="lineNum">   13804 </span><span class="lineCov">      14674 :   &quot;%vpextrd\t{%2, %1, %k0|%k0, %1, %2}&quot;</span>
<span class="lineNum">   13805 </span><span class="lineCov">      14674 :   [(set_attr &quot;isa&quot; &quot;*,avx512dq&quot;)</span>
<span class="lineNum">   13806 </span><span class="lineCov">      14701 :    (set_attr &quot;type&quot; &quot;sselog1&quot;)</span>
<span class="lineNum">   13807 </span><span class="lineCov">      14674 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   13808 </span><span class="lineCov">      14674 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   13809 </span><span class="lineCov">      14674 :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)</span>
<span class="lineNum">   13810 </span><span class="lineCov">      14674 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   13811 </span><span class="lineCov">      14674 : </span>
<span class="lineNum">   13812 </span><span class="lineCov">      14674 : (define_insn &quot;*vec_extractv4si_mem&quot;</span>
<span class="lineNum">   13813 </span><span class="lineCov">      14674 :   [(set (match_operand:SI 0 &quot;register_operand&quot; &quot;=x,r&quot;)</span>
<span class="lineNum">   13814 </span><span class="lineCov">      14674 :         (vec_select:SI</span>
<span class="lineNum">   13815 </span><span class="lineCov">      14674 :           (match_operand:V4SI 1 &quot;memory_operand&quot; &quot;o,o&quot;)</span>
<span class="lineNum">   13816 </span><span class="lineCov">      14674 :           (parallel [(match_operand 2 &quot;const_0_to_3_operand&quot;)])))]</span>
<span class="lineNum">   13817 </span><span class="lineCov">      14733 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">   13818 </span><span class="lineCov">      14674 :   &quot;#&quot;)</span>
<span class="lineNum">   13819 </span><span class="lineCov">      14674 : </span>
<span class="lineNum">   13820 </span><span class="lineCov">      14674 : (define_insn_and_split &quot;*vec_extractv4si_zext_mem&quot;</span>
<a name="13821"><span class="lineNum">   13821 </span><span class="lineCov">      14674 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=x,r&quot;)</span></a>
<span class="lineNum">   13822 </span><span class="lineCov">      14674 :         (zero_extend:DI</span>
<span class="lineNum">   13823 </span><span class="lineCov">      18896 :           (vec_select:SI</span>
<span class="lineNum">   13824 </span><span class="lineCov">      14674 :             (match_operand:V4SI 1 &quot;memory_operand&quot; &quot;o,o&quot;)</span>
<span class="lineNum">   13825 </span><span class="lineCov">      14674 :             (parallel [(match_operand:SI 2 &quot;const_0_to_3_operand&quot;)]))))]</span>
<span class="lineNum">   13826 </span><span class="lineCov">      14674 :   &quot;TARGET_64BIT &amp;&amp; TARGET_SSE&quot;</span>
<span class="lineNum">   13827 </span><span class="lineCov">      15298 :   &quot;#&quot;</span>
<span class="lineNum">   13828 </span><span class="lineCov">      14674 :   &quot;&amp;&amp; reload_completed&quot;</span>
<span class="lineNum">   13829 </span><span class="lineCov">      18896 :   [(set (match_dup 0) (zero_extend:DI (match_dup 1)))]</span>
<span class="lineNum">   13830 </span><span class="lineCov">      14674 : {</span>
<span class="lineNum">   13831 </span><span class="lineCov">      18896 :   operands[1] = adjust_address (operands[1], SImode, INTVAL (operands[2]) * 4);</span>
<span class="lineNum">   13832 </span><span class="lineCov">     167150 : })</span>
<span class="lineNum">   13833 </span><span class="lineCov">     167150 : </span>
<a name="13834"><span class="lineNum">   13834 </span><span class="lineCov">     162928 : (define_insn &quot;*vec_extractv2di_1&quot;</span></a>
<span class="lineNum">   13835 </span><span class="lineCov">      18896 :   [(set (match_operand:DI 0 &quot;nonimmediate_operand&quot;     &quot;=rm,rm,m,x,x,Yv,x,v,r&quot;)</span>
<a name="13836"><span class="lineNum">   13836 </span><span class="lineCov">     128991 :         (vec_select:DI</span></a>
<span class="lineNum">   13837 </span><span class="lineCov">      19684 :           (match_operand:V2DI 1 &quot;nonimmediate_operand&quot;  &quot;x ,v ,v,0,x, v,x,o,o&quot;)</span>
<span class="lineNum">   13838 </span><span class="lineCov">      21540 :           (parallel [(const_int 1)])))]</span>
<span class="lineNum">   13839 </span><span class="lineCov">      23634 :   &quot;TARGET_SSE &amp;&amp; !(MEM_P (operands[0]) &amp;&amp; MEM_P (operands[1]))&quot;</span>
<span class="lineNum">   13840 </span><span class="lineCov">     135681 :   &quot;@</span>
<span class="lineNum">   13841 </span><span class="lineCov">      17675 :    %vpextrq\t{$1, %1, %0|%0, %1, 1}</span>
<span class="lineNum">   13842 </span><span class="lineCov">     127823 :    vpextrq\t{$1, %1, %0|%0, %1, 1}</span>
<span class="lineNum">   13843 </span><span class="lineCov">     128027 :    %vmovhps\t{%1, %0|%0, %1}</span>
<span class="lineNum">   13844 </span><span class="lineCov">      16071 :    psrldq\t{$8, %0|%0, 8}</span>
<span class="lineNum">   13845 </span><span class="lineCov">     126984 :    vpsrldq\t{$8, %1, %0|%0, %1, 8}</span>
<span class="lineNum">   13846 </span><span class="lineCov">      15723 :    vpsrldq\t{$8, %1, %0|%0, %1, 8}</span>
<span class="lineNum">   13847 </span><span class="lineCov">     126961 :    movhlps\t{%1, %0|%0, %1}</span>
<span class="lineNum">   13848 </span><span class="lineCov">     127018 :    #</span>
<span class="lineNum">   13849 </span><span class="lineCov">     125912 :    #&quot;</span>
<span class="lineNum">   13850 </span><span class="lineCov">      14953 :   [(set (attr &quot;isa&quot;)</span>
<span class="lineNum">   13851 </span><span class="lineCov">      75939 :      (cond [(eq_attr &quot;alternative&quot; &quot;0&quot;)</span>
<span class="lineNum">   13852 </span><span class="lineCov">     148530 :               (const_string &quot;x64_sse4&quot;)</span>
<span class="lineNum">   13853 </span><span class="lineCov">      98895 :             (eq_attr &quot;alternative&quot; &quot;1&quot;)</span>
<span class="lineNum">   13854 </span><span class="lineCov">     126690 :               (const_string &quot;x64_avx512dq&quot;)</span>
<span class="lineNum">   13855 </span><span class="lineCov">     146336 :             (eq_attr &quot;alternative&quot; &quot;3&quot;)</span>
<span class="lineNum">   13856 </span><span class="lineCov">      35098 :               (const_string &quot;sse2_noavx&quot;)</span>
<span class="lineNum">   13857 </span><span class="lineCov">     146356 :             (eq_attr &quot;alternative&quot; &quot;4&quot;)</span>
<span class="lineNum">   13858 </span><span class="lineCov">      14674 :               (const_string &quot;avx&quot;)</span>
<span class="lineNum">   13859 </span><span class="lineCov">      94507 :             (eq_attr &quot;alternative&quot; &quot;5&quot;)</span>
<span class="lineNum">   13860 </span><span class="lineCov">      94507 :               (const_string &quot;avx512bw&quot;)</span>
<span class="lineNum">   13861 </span><span class="lineCov">      94507 :             (eq_attr &quot;alternative&quot; &quot;6&quot;)</span>
<span class="lineNum">   13862 </span><span class="lineCov">      14674 :               (const_string &quot;noavx&quot;)</span>
<span class="lineNum">   13863 </span><span class="lineCov">      82461 :             (eq_attr &quot;alternative&quot; &quot;8&quot;)</span>
<span class="lineNum">   13864 </span><span class="lineCov">      14674 :               (const_string &quot;x64&quot;)</span>
<span class="lineNum">   13865 </span><span class="lineCov">      27102 :            ]</span>
<span class="lineNum">   13866 </span><span class="lineCov">      39530 :            (const_string &quot;*&quot;)))</span>
<span class="lineNum">   13867 </span><span class="lineCov">      14674 :    (set (attr &quot;type&quot;)</span>
<span class="lineNum">   13868 </span><span class="lineCov">      14674 :      (cond [(eq_attr &quot;alternative&quot; &quot;2,6,7&quot;)</span>
<span class="lineNum">   13869 </span><span class="lineCov">      67978 :               (const_string &quot;ssemov&quot;)</span>
<span class="lineNum">   13870 </span><span class="lineCov">      14674 :             (eq_attr &quot;alternative&quot; &quot;3,4,5&quot;)</span>
<span class="lineNum">   13871 </span><span class="lineCov">      14674 :               (const_string &quot;sseishft1&quot;)</span>
<span class="lineNum">   13872 </span><span class="lineCov">      41326 :             (eq_attr &quot;alternative&quot; &quot;8&quot;)</span>
<span class="lineNum">   13873 </span><span class="lineCov">      41326 :               (const_string &quot;imov&quot;)</span>
<span class="lineNum">   13874 </span><span class="lineCov">      41326 :            ]</span>
<span class="lineNum">   13875 </span><span class="lineCov">      41326 :            (const_string &quot;sselog1&quot;)))</span>
<span class="lineNum">   13876 </span><span class="lineCov">      41326 :    (set (attr &quot;length_immediate&quot;)</span>
<span class="lineNum">   13877 </span><span class="lineCov">      14674 :      (if_then_else (eq_attr &quot;alternative&quot; &quot;0,1,3,4,5&quot;)</span>
<span class="lineNum">   13878 </span><span class="lineCov">      41326 :                    (const_string &quot;1&quot;)</span>
<span class="lineNum">   13879 </span><span class="lineCov">      41326 :                    (const_string &quot;*&quot;)))</span>
<span class="lineNum">   13880 </span><span class="lineCov">      41326 :    (set (attr &quot;prefix_rex&quot;)</span>
<span class="lineNum">   13881 </span><span class="lineCov">      14674 :      (if_then_else (eq_attr &quot;alternative&quot; &quot;0,1&quot;)</span>
<span class="lineNum">   13882 </span><span class="lineCov">      14674 :                    (const_string &quot;1&quot;)</span>
<span class="lineNum">   13883 </span><span class="lineCov">      14674 :                    (const_string &quot;*&quot;)))</span>
<span class="lineNum">   13884 </span><span class="lineCov">      14674 :    (set (attr &quot;prefix_extra&quot;)</span>
<span class="lineNum">   13885 </span><span class="lineCov">      14674 :      (if_then_else (eq_attr &quot;alternative&quot; &quot;0,1&quot;)</span>
<span class="lineNum">   13886 </span><span class="lineCov">      18307 :                    (const_string &quot;1&quot;)</span>
<span class="lineNum">   13887 </span><span class="lineCov">      14674 :                    (const_string &quot;*&quot;)))</span>
<span class="lineNum">   13888 </span><span class="lineCov">      18307 :    (set_attr &quot;prefix&quot; &quot;maybe_vex,evex,maybe_vex,orig,vex,evex,orig,*,*&quot;)</span>
<span class="lineNum">   13889 </span><span class="lineCov">      18307 :    (set_attr &quot;mode&quot; &quot;TI,TI,V2SF,TI,TI,TI,V4SF,DI,DI&quot;)])</span>
<span class="lineNum">   13890 </span><span class="lineCov">      18307 : </span>
<span class="lineNum">   13891 </span><span class="lineCov">      18307 : (define_split</span>
<span class="lineNum">   13892 </span><span class="lineCov">      14674 :   [(set (match_operand:&lt;ssescalarmode&gt; 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   13893 </span><span class="lineCov">      18307 :         (vec_select:&lt;ssescalarmode&gt;</span>
<span class="lineNum">   13894 </span><span class="lineCov">      14674 :           (match_operand:VI_128 1 &quot;memory_operand&quot;)</span>
<span class="lineNum">   13895 </span><span class="lineCov">      14674 :           (parallel</span>
<span class="lineNum">   13896 </span><span class="lineCov">      14674 :             [(match_operand 2 &quot;const_0_to_&lt;ssescalarnummask&gt;_operand&quot;)])))]</span>
<span class="lineNum">   13897 </span><span class="lineCov">      14674 :   &quot;TARGET_SSE &amp;&amp; reload_completed&quot;</span>
<span class="lineNum">   13898 </span><span class="lineCov">      87589 :   [(set (match_dup 0) (match_dup 1))]</span>
<span class="lineNum">   13899 </span><span class="lineCov">      40099 : {</span>
<span class="lineNum">   13900 </span><span class="lineCov">      14674 :   int offs = INTVAL (operands[2]) * GET_MODE_SIZE (&lt;ssescalarmode&gt;mode);</span>
<span class="lineNum">   13901 </span><span class="lineCov">     105328 : </span>
<span class="lineNum">   13902 </span><span class="lineCov">     105328 :   operands[1] = adjust_address (operands[1], &lt;ssescalarmode&gt;mode, offs);</span>
<span class="lineNum">   13903 </span><span class="lineCov">      91537 : })</span>
<span class="lineNum">   13904 </span><span class="lineCov">      91487 : </span>
<a name="13905"><span class="lineNum">   13905 </span><span class="lineCov">      40132 : (define_insn &quot;*vec_extractv2ti&quot;</span></a>
<span class="lineNum">   13906 </span><span class="lineCov">     130811 :   [(set (match_operand:TI 0 &quot;nonimmediate_operand&quot; &quot;=xm,vm&quot;)</span>
<span class="lineNum">   13907 </span><span class="lineCov">      33357 :         (vec_select:TI</span>
<span class="lineNum">   13908 </span><span class="lineCov">      14699 :           (match_operand:V2TI 1 &quot;register_operand&quot; &quot;x,v&quot;)</span>
<span class="lineNum">   13909 </span><span class="lineCov">      21762 :           (parallel</span>
<span class="lineNum">   13910 </span><span class="lineCov">      33382 :             [(match_operand:SI 2 &quot;const_0_to_1_operand&quot;)])))]</span>
<span class="lineNum">   13911 </span><span class="lineCov">      20000 :   &quot;TARGET_AVX&quot;</span>
<span class="lineNum">   13912 </span><span class="lineCov">      15149 :   &quot;@</span>
<span class="lineNum">   13913 </span><span class="lineCov">      33357 :    vextract%~128\t{%2, %1, %0|%0, %1, %2}</span>
<span class="lineNum">   13914 </span><span class="lineCov">      33357 :    vextracti32x4\t{%2, %g1, %0|%0, %g1, %2}&quot;</span>
<span class="lineNum">   13915 </span><span class="lineCov">      33357 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">   13916 </span><span class="lineCov">      16647 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   13917 </span><span class="lineCov">      16610 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   13918 </span><span class="lineCov">      24235 :    (set_attr &quot;prefix&quot; &quot;vex,evex&quot;)</span>
<span class="lineNum">   13919 </span><span class="lineCov">      14674 :    (set_attr &quot;mode&quot; &quot;OI&quot;)])</span>
<span class="lineNum">   13920 </span><span class="lineCov">      21782 : </span>
<span class="lineNum">   13921 </span><span class="lineCov">      14674 : (define_insn &quot;*vec_extractv4ti&quot;</span>
<span class="lineNum">   13922 </span><span class="lineCov">      20694 :   [(set (match_operand:TI 0 &quot;nonimmediate_operand&quot; &quot;=vm&quot;)</span>
<span class="lineNum">   13923 </span><span class="lineCov">      20694 :         (vec_select:TI</span>
<span class="lineNum">   13924 </span><span class="lineCov">      20694 :           (match_operand:V4TI 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   13925 </span><span class="lineCov">      14674 :           (parallel</span>
<span class="lineNum">   13926 </span><span class="lineCov">      20694 :             [(match_operand:SI 2 &quot;const_0_to_3_operand&quot;)])))]</span>
<span class="lineNum">   13927 </span><span class="lineCov">      16610 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   13928 </span><span class="lineCov">      14711 :   &quot;vextracti32x4\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   13929 </span><span class="lineCov">      14674 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">   13930 </span><span class="lineCov">      14674 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   13931 </span><span class="lineCov">      14674 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   13932 </span><span class="lineCov">      14674 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<a name="13933"><span class="lineNum">   13933 </span><span class="lineCov">      14674 :    (set_attr &quot;mode&quot; &quot;XI&quot;)])</span></a>
<span class="lineNum">   13934 </span><span class="lineCov">      14674 : </span>
<span class="lineNum">   13935 </span><span class="lineCov">      14674 : (define_mode_iterator VEXTRACTI128_MODE</span>
<span class="lineNum">   13936 </span><span class="lineCov">      14758 :   [(V4TI &quot;TARGET_AVX512F&quot;) V2TI])</span>
<span class="lineNum">   13937 </span><span class="lineCov">      14758 : </span>
<span class="lineNum">   13938 </span><span class="lineCov">      14674 : (define_split</span>
<span class="lineNum">   13939 </span><span class="lineCov">     122373 :   [(set (match_operand:TI 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   13940 </span><span class="lineCov">     122373 :         (vec_select:TI</span>
<span class="lineNum">   13941 </span><span class="lineCov">      16022 :           (match_operand:VEXTRACTI128_MODE 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   13942 </span><span class="lineCov">     123721 :           (parallel [(const_int 0)])))]</span>
<span class="lineNum">   13943 </span><span class="lineCov">     123626 :   &quot;TARGET_AVX</span>
<span class="lineNum">   13944 </span><span class="lineCov">      15963 :    &amp;&amp; reload_completed</span>
<span class="lineNum">   13945 </span><span class="lineCov">      15200 :    &amp;&amp; (TARGET_AVX512VL || !EXT_REX_SSE_REG_P (operands[1]))&quot;</span>
<span class="lineNum">   13946 </span><span class="lineCov">      15138 :   [(set (match_dup 0) (match_dup 1))]</span>
<span class="lineNum">   13947 </span><span class="lineCov">      14674 :   &quot;operands[1] = gen_lowpart (TImode, operands[1]);&quot;)</span>
<span class="lineNum">   13948 </span><span class="lineCov">      14710 : </span>
<span class="lineNum">   13949 </span><span class="lineCov">      14710 : ;; Turn SImode or DImode extraction from arbitrary SSE/AVX/AVX512F</span>
<span class="lineNum">   13950 </span><span class="lineCov">      14710 : ;; vector modes into vec_extract*.</span>
<span class="lineNum">   13951 </span><span class="lineCov">      14674 : (define_split</span>
<span class="lineNum">   13952 </span><span class="lineCov">      14710 :   [(set (match_operand:SWI48x 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   13953 </span><span class="lineCov">      14710 :         (subreg:SWI48x (match_operand 1 &quot;register_operand&quot;) 0))]</span>
<span class="lineNum">   13954 </span><span class="lineCov">     213422 :   &quot;can_create_pseudo_p ()</span>
<span class="lineNum">   13955 </span><span class="lineCov">     213386 :    &amp;&amp; REG_P (operands[1])</span>
<span class="lineNum">   13956 </span><span class="lineCov">     213386 :    &amp;&amp; VECTOR_MODE_P (GET_MODE (operands[1]))</span>
<span class="lineNum">   13957 </span><span class="lineCov">      94404 :    &amp;&amp; ((TARGET_SSE &amp;&amp; GET_MODE_SIZE (GET_MODE (operands[1])) == 16)</span>
<span class="lineNum">   13958 </span><span class="lineCov">      15061 :        || (TARGET_AVX &amp;&amp; GET_MODE_SIZE (GET_MODE (operands[1])) == 32)</span>
<span class="lineNum">   13959 </span><span class="lineCov">      15041 :        || (TARGET_AVX512F &amp;&amp; GET_MODE_SIZE (GET_MODE (operands[1])) == 64))</span>
<span class="lineNum">   13960 </span><span class="lineCov">     119623 :    &amp;&amp; (&lt;MODE&gt;mode == SImode || TARGET_64BIT || MEM_P (operands[0]))&quot;</span>
<span class="lineNum">   13961 </span><span class="lineCov">     200979 :   [(set (match_dup 0) (vec_select:SWI48x (match_dup 1)</span>
<span class="lineNum">   13962 </span><span class="lineCov">      54249 :                                          (parallel [(const_int 0)])))]</span>
<span class="lineNum">   13963 </span><span class="lineCov">      16805 : {</span>
<span class="lineNum">   13964 </span><span class="lineCov">      16805 :   rtx tmp;</span>
<span class="lineNum">   13965 </span><span class="lineCov">     130843 : </span>
<span class="lineNum">   13966 </span><span class="lineCov">      15257 :   switch (GET_MODE_SIZE (GET_MODE (operands[1])))</span>
<span class="lineNum">   13967 </span><span class="lineCov">      16805 :     {</span>
<span class="lineNum">   13968 </span><span class="lineCov">     430727 :     case 64:</span>
<span class="lineNum">   13969 </span><span class="lineCov">     430727 :       if (&lt;MODE&gt;mode == SImode)</span>
<span class="lineNum">   13970 </span><span class="lineCov">      14674 :         {</span>
<span class="lineNum">   13971 </span><span class="lineCov">     717869 :           tmp = gen_reg_rtx (V8SImode);</span>
<span class="lineNum">   13972 </span><span class="lineCov">     717869 :           emit_insn (gen_vec_extract_lo_v16si (tmp,</span>
<span class="lineNum">   13973 </span><span class="lineCov">      14674 :                                                gen_lowpart (V16SImode,</span>
<span class="lineNum">   13974 </span><span class="lineCov">     397673 :                                                             operands[1])));</span>
<span class="lineNum">   13975 </span><span class="lineCov">     780672 :         }</span>
<span class="lineNum">   13976 </span><span class="lineCov">     397673 :       else</span>
<span class="lineNum">   13977 </span><span class="lineCov">      14674 :         {</span>
<span class="lineNum">   13978 </span><span class="lineCov">      14773 :           tmp = gen_reg_rtx (V4DImode);</span>
<span class="lineNum">   13979 </span><span class="lineCov">      14773 :           emit_insn (gen_vec_extract_lo_v8di (tmp,</span>
<span class="lineNum">   13980 </span><span class="lineCov">      14773 :                                               gen_lowpart (V8DImode,</span>
<span class="lineNum">   13981 </span><span class="lineCov">      14674 :                                                            operands[1])));</span>
<span class="lineNum">   13982 </span><span class="lineCov">      14773 :         }</span>
<span class="lineNum">   13983 </span><span class="lineCov">      14773 :       operands[1] = tmp;</span>
<span class="lineNum">   13984 </span><span class="lineCov">      14674 :       /* FALLTHRU */</span>
<span class="lineNum">   13985 </span><span class="lineCov">      14773 :     case 32:</span>
<span class="lineNum">   13986 </span><span class="lineCov">      14773 :       tmp = gen_reg_rtx (&lt;ssevecmode&gt;mode);</span>
<span class="lineNum">   13987 </span><span class="lineCov">      14773 :       if (&lt;MODE&gt;mode == SImode)</span>
<span class="lineNum">   13988 </span><span class="lineCov">      14674 :         emit_insn (gen_vec_extract_lo_v8si (tmp, gen_lowpart (V8SImode,</span>
<span class="lineNum">   13989 </span><span class="lineCov">      14746 :                                                               operands[1])));</span>
<span class="lineNum">   13990 </span><span class="lineCov">      14746 :       else</span>
<span class="lineNum">   13991 </span><span class="lineCov">      14746 :         emit_insn (gen_vec_extract_lo_v4di (tmp, gen_lowpart (V4DImode,</span>
<span class="lineNum">   13992 </span><span class="lineCov">      14746 :                                                               operands[1])));</span>
<span class="lineNum">   13993 </span><span class="lineCov">      14674 :       operands[1] = tmp;</span>
<span class="lineNum">   13994 </span><span class="lineCov">      14674 :       break;</span>
<span class="lineNum">   13995 </span><span class="lineCov">      14674 :     case 16:</span>
<span class="lineNum">   13996 </span><span class="lineCov">      14674 :       operands[1] = gen_lowpart (&lt;ssevecmode&gt;mode, operands[1]);</span>
<span class="lineNum">   13997 </span><span class="lineCov">      14674 :       break;</span>
<span class="lineNum">   13998 </span><span class="lineCov">      14674 :     }</span>
<span class="lineNum">   13999 </span><span class="lineCov">      14674 : })</span>
<span class="lineNum">   14000 </span><span class="lineCov">      14674 : </span>
<span class="lineNum">   14001 </span><span class="lineCov">      14674 : (define_insn &quot;*vec_concatv2si_sse4_1&quot;</span>
<span class="lineNum">   14002 </span><span class="lineCov">      14674 :   [(set (match_operand:V2SI 0 &quot;register_operand&quot;</span>
<span class="lineNum">   14003 </span><span class="lineCov">      14674 :           &quot;=Yr,*x, x, v,Yr,*x, v, v, *y,*y&quot;)</span>
<span class="lineNum">   14004 </span><span class="lineCov">      14674 :         (vec_concat:V2SI</span>
<span class="lineNum">   14005 </span><span class="lineCov">      14674 :           (match_operand:SI 1 &quot;nonimmediate_operand&quot;</span>
<span class="lineNum">   14006 </span><span class="lineCov">      14674 :           &quot;  0, 0, x,Yv, 0, 0,Yv,rm,  0,rm&quot;)</span>
<span class="lineNum">   14007 </span><span class="lineCov">      14674 :           (match_operand:SI 2 &quot;vector_move_operand&quot;</span>
<span class="lineNum">   14008 </span><span class="lineCov">      14674 :           &quot; rm,rm,rm,rm,Yr,*x,Yv, C,*ym, C&quot;)))]</span>
<span class="lineNum">   14009 </span><span class="lineCov">      30543 :   &quot;TARGET_SSE4_1 &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">   14010 </span><span class="lineCov">      14674 :   &quot;@</span>
<span class="lineNum">   14011 </span><span class="lineCov">      14674 :    pinsrd\t{$1, %2, %0|%0, %2, 1}</span>
<span class="lineNum">   14012 </span><span class="lineCov">      29327 :    pinsrd\t{$1, %2, %0|%0, %2, 1}</span>
<span class="lineNum">   14013 </span><span class="lineCov">      29327 :    vpinsrd\t{$1, %2, %1, %0|%0, %1, %2, 1}</span>
<span class="lineNum">   14014 </span><span class="lineCov">      14674 :    vpinsrd\t{$1, %2, %1, %0|%0, %1, %2, 1}</span>
<span class="lineNum">   14015 </span><span class="lineCov">      14674 :    punpckldq\t{%2, %0|%0, %2}</span>
<span class="lineNum">   14016 </span><span class="lineCov">      14674 :    punpckldq\t{%2, %0|%0, %2}</span>
<a name="14017"><span class="lineNum">   14017 </span><span class="lineCov">      14674 :    vpunpckldq\t{%2, %1, %0|%0, %1, %2}</span></a>
<span class="lineNum">   14018 </span><span class="lineCov">      14674 :    %vmovd\t{%1, %0|%0, %1}</span>
<span class="lineNum">   14019 </span><span class="lineCov">      14674 :    punpckldq\t{%2, %0|%0, %2}</span>
<span class="lineNum">   14020 </span><span class="lineCov">      14674 :    movd\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   14021 </span><span class="lineCov">      14674 :   [(set_attr &quot;isa&quot; &quot;noavx,noavx,avx,avx512dq,noavx,noavx,avx,*,*,*&quot;)</span>
<span class="lineNum">   14022 </span><span class="lineCov">      14674 :    (set (attr &quot;type&quot;)</span>
<span class="lineNum">   14023 </span><span class="lineCov">      14674 :      (cond [(eq_attr &quot;alternative&quot; &quot;7&quot;)</span>
<span class="lineNum">   14024 </span><span class="lineCov">      14674 :               (const_string &quot;ssemov&quot;)</span>
<span class="lineNum">   14025 </span><span class="lineCov">      14674 :             (eq_attr &quot;alternative&quot; &quot;8&quot;)</span>
<span class="lineNum">   14026 </span><span class="lineCov">      14674 :               (const_string &quot;mmxcvt&quot;)</span>
<span class="lineNum">   14027 </span><span class="lineCov">      14674 :             (eq_attr &quot;alternative&quot; &quot;9&quot;)</span>
<span class="lineNum">   14028 </span><span class="lineCov">      14674 :               (const_string &quot;mmxmov&quot;)</span>
<span class="lineNum">   14029 </span><span class="lineCov">      14674 :            ]</span>
<span class="lineNum">   14030 </span><span class="lineCov">      14674 :            (const_string &quot;sselog&quot;)))</span>
<span class="lineNum">   14031 </span><span class="lineCov">      14674 :    (set (attr &quot;prefix_extra&quot;)</span>
<span class="lineNum">   14032 </span><span class="lineCov">      14674 :      (if_then_else (eq_attr &quot;alternative&quot; &quot;0,1,2,3&quot;)</span>
<span class="lineNum">   14033 </span><span class="lineCov">      14674 :                    (const_string &quot;1&quot;)</span>
<span class="lineNum">   14034 </span><span class="lineCov">      14674 :                    (const_string &quot;*&quot;)))</span>
<span class="lineNum">   14035 </span><span class="lineCov">      14674 :    (set (attr &quot;length_immediate&quot;)</span>
<span class="lineNum">   14036 </span><span class="lineCov">      14674 :      (if_then_else (eq_attr &quot;alternative&quot; &quot;0,1,2,3&quot;)</span>
<span class="lineNum">   14037 </span><span class="lineCov">      14674 :                    (const_string &quot;1&quot;)</span>
<span class="lineNum">   14038 </span><span class="lineCov">      14674 :                    (const_string &quot;*&quot;)))</span>
<span class="lineNum">   14039 </span><span class="lineCov">      14674 :    (set_attr &quot;prefix&quot; &quot;orig,orig,vex,evex,orig,orig,maybe_evex,maybe_vex,orig,orig&quot;)</span>
<span class="lineNum">   14040 </span><span class="lineCov">      14674 :    (set_attr &quot;mode&quot; &quot;TI,TI,TI,TI,TI,TI,TI,TI,DI,DI&quot;)])</span>
<span class="lineNum">   14041 </span><span class="lineCov">      14674 : </span>
<span class="lineNum">   14042 </span><span class="lineCov">      14674 : ;; ??? In theory we can match memory for the MMX alternative, but allowing</span>
<span class="lineNum">   14043 </span><span class="lineCov">      14674 : ;; nonimmediate_operand for operand 2 and *not* allowing memory for the SSE</span>
<span class="lineNum">   14044 </span><span class="lineCov">      40099 : ;; alternatives pretty much forces the MMX alternative to be chosen.</span>
<span class="lineNum">   14045 </span><span class="lineCov">      65524 : (define_insn &quot;*vec_concatv2si&quot;</span>
<span class="lineNum">   14046 </span><span class="lineCov">      14674 :   [(set (match_operand:V2SI 0 &quot;register_operand&quot;     &quot;=x,x ,*y,x,x,*y,*y&quot;)</span>
<span class="lineNum">   14047 </span><span class="lineCov">     116374 :         (vec_concat:V2SI</span>
<span class="lineNum">   14048 </span><span class="lineCov">      14674 :           (match_operand:SI 1 &quot;nonimmediate_operand&quot; &quot; 0,rm,rm,0,m, 0,*rm&quot;)</span>
<span class="lineNum">   14049 </span><span class="lineCov">      14674 :           (match_operand:SI 2 &quot;reg_or_0_operand&quot;     &quot; x,C ,C, x,C,*y,C&quot;)))]</span>
<span class="lineNum">   14050 </span><span class="lineCov">      14674 :   &quot;TARGET_SSE &amp;&amp; !TARGET_SSE4_1&quot;</span>
<span class="lineNum">   14051 </span><span class="lineCov">      46214 :   &quot;@</span>
<span class="lineNum">   14052 </span><span class="lineCov">      40099 :    punpckldq\t{%2, %0|%0, %2}</span>
<span class="lineNum">   14053 </span><span class="lineCov">      40099 :    movd\t{%1, %0|%0, %1}</span>
<span class="lineNum">   14054 </span><span class="lineCov">      40099 :    movd\t{%1, %0|%0, %1}</span>
<span class="lineNum">   14055 </span><span class="lineCov">      40099 :    unpcklps\t{%2, %0|%0, %2}</span>
<span class="lineNum">   14056 </span><span class="lineCov">      14674 :    movss\t{%1, %0|%0, %1}</span>
<span class="lineNum">   14057 </span><span class="lineCov">      40099 :    punpckldq\t{%2, %0|%0, %2}</span>
<span class="lineNum">   14058 </span><span class="lineCov">      40797 :    movd\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   14059 </span><span class="lineCov">      40797 :   [(set_attr &quot;isa&quot; &quot;sse2,sse2,sse2,*,*,*,*&quot;)</span>
<span class="lineNum">   14060 </span><span class="lineCov">      15372 :    (set_attr &quot;type&quot; &quot;sselog,ssemov,mmxmov,sselog,ssemov,mmxcvt,mmxmov&quot;)</span>
<span class="lineNum">   14061 </span><span class="lineCov">      14674 :    (set_attr &quot;mode&quot; &quot;TI,TI,DI,V4SF,SF,DI,DI&quot;)])</span>
<span class="lineNum">   14062 </span><span class="lineCov">      15247 : </span>
<span class="lineNum">   14063 </span><span class="lineCov">      15247 : (define_insn &quot;*vec_concatv4si&quot;</span>
<span class="lineNum">   14064 </span><span class="lineCov">      15247 :   [(set (match_operand:V4SI 0 &quot;register_operand&quot;       &quot;=x,v,x,x,v&quot;)</span>
<span class="lineNum">   14065 </span><span class="lineCov">      40756 :         (vec_concat:V4SI</span>
<span class="lineNum">   14066 </span><span class="lineCov">      15247 :           (match_operand:V2SI 1 &quot;register_operand&quot;     &quot; 0,v,0,0,v&quot;)</span>
<span class="lineNum">   14067 </span><span class="lineCov">      40183 :           (match_operand:V2SI 2 &quot;nonimmediate_operand&quot; &quot; x,v,x,m,m&quot;)))]</span>
<span class="lineNum">   14068 </span><span class="lineCov">      45485 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">   14069 </span><span class="lineCov">      41517 :   &quot;@</span>
<span class="lineNum">   14070 </span><span class="lineCov">      40321 :    punpcklqdq\t{%2, %0|%0, %2}</span>
<span class="lineNum">   14071 </span><span class="lineCov">      14674 :    vpunpcklqdq\t{%2, %1, %0|%0, %1, %2}</span>
<span class="lineNum">   14072 </span><span class="lineCov">      72172 :    movlhps\t{%2, %0|%0, %2}</span>
<span class="lineNum">   14073 </span><span class="lineCov">      46663 :    movhps\t{%2, %0|%0, %q2}</span>
<span class="lineNum">   14074 </span><span class="lineCov">      46663 :    vmovhps\t{%2, %1, %0|%0, %1, %q2}&quot;</span>
<span class="lineNum">   14075 </span><span class="lineCov">      14674 :   [(set_attr &quot;isa&quot; &quot;sse2_noavx,avx,noavx,noavx,avx&quot;)</span>
<span class="lineNum">   14076 </span><span class="lineCov">      14674 :    (set_attr &quot;type&quot; &quot;sselog,sselog,ssemov,ssemov,ssemov&quot;)</span>
<span class="lineNum">   14077 </span><span class="lineCov">      14674 :    (set_attr &quot;prefix&quot; &quot;orig,maybe_evex,orig,orig,maybe_evex&quot;)</span>
<span class="lineNum">   14078 </span><span class="lineCov">      14674 :    (set_attr &quot;mode&quot; &quot;TI,TI,V4SF,V2SF,V2SF&quot;)])</span>
<span class="lineNum">   14079 </span><span class="lineCov">      14674 : </span>
<span class="lineNum">   14080 </span><span class="lineCov">      14674 : ;; movd instead of movq is required to handle broken assemblers.</span>
<span class="lineNum">   14081 </span><span class="lineCov">      14674 : (define_insn &quot;vec_concatv2di&quot;</span>
<span class="lineNum">   14082 </span><span class="lineCov">      14674 :   [(set (match_operand:V2DI 0 &quot;register_operand&quot;</span>
<span class="lineNum">   14083 </span><span class="lineCov">      14674 :           &quot;=Yr,*x,x ,v ,v,v ,x   ,x,v ,x,x,v&quot;)</span>
<span class="lineNum">   14084 </span><span class="lineCov">      14674 :         (vec_concat:V2DI</span>
<span class="lineNum">   14085 </span><span class="lineCov">      14674 :           (match_operand:DI 1 &quot;nonimmediate_operand&quot;</span>
<span class="lineNum">   14086 </span><span class="lineCov">      14674 :           &quot;  0, 0,x ,Yv,r,vm,?!*y,0,Yv,0,0,v&quot;)</span>
<span class="lineNum">   14087 </span><span class="lineCov">      14674 :           (match_operand:DI 2 &quot;vector_move_operand&quot;</span>
<span class="lineNum">   14088 </span><span class="lineCov">      14674 :           &quot; rm,rm,rm,rm,C ,C ,C ,x,Yv,x,m,m&quot;)))]</span>
<span class="lineNum">   14089 </span><span class="lineCov">      41627 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">   14090 </span><span class="lineCov">      19710 :   &quot;@</span>
<span class="lineNum">   14091 </span><span class="lineCov">      14674 :    pinsrq\t{$1, %2, %0|%0, %2, 1}</span>
<span class="lineNum">   14092 </span><span class="lineCov">      15698 :    pinsrq\t{$1, %2, %0|%0, %2, 1}</span>
<span class="lineNum">   14093 </span><span class="lineCov">      30882 :    vpinsrq\t{$1, %2, %1, %0|%0, %1, %2, 1}</span>
<span class="lineNum">   14094 </span><span class="lineCov">      30882 :    vpinsrq\t{$1, %2, %1, %0|%0, %1, %2, 1}</span>
<span class="lineNum">   14095 </span><span class="lineCov">      31394 :    * return HAVE_AS_IX86_INTERUNIT_MOVQ ? \&quot;%vmovq\t{%1, %0|%0, %1}\&quot; : \&quot;%vmovd\t{%1, %0|%0, %1}\&quot;;</span>
<span class="lineNum">   14096 </span><span class="lineCov">      15186 :    %vmovq\t{%1, %0|%0, %1}</span>
<span class="lineNum">   14097 </span><span class="lineCov">      31394 :    movq2dq\t{%1, %0|%0, %1}</span>
<span class="lineNum">   14098 </span><span class="lineCov">      15186 :    punpcklqdq\t{%2, %0|%0, %2}</span>
<span class="lineNum">   14099 </span><span class="lineCov">      15740 :    vpunpcklqdq\t{%2, %1, %0|%0, %1, %2}</span>
<span class="lineNum">   14100 </span><span class="lineCov">      15228 :    movlhps\t{%2, %0|%0, %2}</span>
<span class="lineNum">   14101 </span><span class="lineCov">      15186 :    movhps\t{%2, %0|%0, %2}</span>
<span class="lineNum">   14102 </span><span class="lineCov">      15186 :    vmovhps\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   14103 </span><span class="lineCov">      15186 :   [(set (attr &quot;isa&quot;)</span>
<span class="lineNum">   14104 </span><span class="lineCov">      14674 :      (cond [(eq_attr &quot;alternative&quot; &quot;0,1&quot;)</span>
<span class="lineNum">   14105 </span><span class="lineCov">      14674 :               (const_string &quot;x64_sse4_noavx&quot;)</span>
<span class="lineNum">   14106 </span><span class="lineCov">      14674 :             (eq_attr &quot;alternative&quot; &quot;2&quot;)</span>
<span class="lineNum">   14107 </span><span class="lineCov">      14674 :               (const_string &quot;x64_avx&quot;)</span>
<span class="lineNum">   14108 </span><span class="lineCov">      54249 :             (eq_attr &quot;alternative&quot; &quot;3&quot;)</span>
<span class="lineNum">   14109 </span><span class="lineCov">      68453 :               (const_string &quot;x64_avx512dq&quot;)</span>
<span class="lineNum">   14110 </span><span class="lineCov">      14674 :             (eq_attr &quot;alternative&quot; &quot;4&quot;)</span>
<span class="lineNum">   14111 </span><span class="lineCov">      93824 :               (const_string &quot;x64_sse2&quot;)</span>
<span class="lineNum">   14112 </span><span class="lineCov">      28878 :             (eq_attr &quot;alternative&quot; &quot;5,6&quot;)</span>
<span class="lineNum">   14113 </span><span class="lineCov">      28889 :               (const_string &quot;sse2&quot;)</span>
<span class="lineNum">   14114 </span><span class="lineCov">      28900 :             (eq_attr &quot;alternative&quot; &quot;7&quot;)</span>
<span class="lineNum">   14115 </span><span class="lineCov">      14674 :               (const_string &quot;sse2_noavx&quot;)</span>
<span class="lineNum">   14116 </span><span class="lineCov">      28878 :             (eq_attr &quot;alternative&quot; &quot;8,11&quot;)</span>
<span class="lineNum">   14117 </span><span class="lineCov">      14674 :               (const_string &quot;avx&quot;)</span>
<span class="lineNum">   14118 </span><span class="lineCov">      14674 :            ]</span>
<span class="lineNum">   14119 </span><span class="lineCov">      14674 :            (const_string &quot;noavx&quot;)))</span>
<span class="lineNum">   14120 </span><span class="lineCov">      14674 :    (set (attr &quot;type&quot;)</span>
<span class="lineNum">   14121 </span><span class="lineCov">      14674 :      (if_then_else</span>
<span class="lineNum">   14122 </span><span class="lineCov">      14674 :        (eq_attr &quot;alternative&quot; &quot;0,1,2,3,7,8&quot;)</span>
<span class="lineNum">   14123 </span><span class="lineCov">      14685 :        (const_string &quot;sselog&quot;)</span>
<span class="lineNum">   14124 </span><span class="lineCov">      14685 :        (const_string &quot;ssemov&quot;)))</span>
<span class="lineNum">   14125 </span><span class="lineCov">      14685 :    (set (attr &quot;prefix_rex&quot;)</span>
<span class="lineNum">   14126 </span><span class="lineCov">      14674 :      (if_then_else (eq_attr &quot;alternative&quot; &quot;0,1,2,3,4&quot;)</span>
<span class="lineNum">   14127 </span><span class="lineCov">      14674 :                    (const_string &quot;1&quot;)</span>
<span class="lineNum">   14128 </span><span class="lineCov">      14685 :                    (const_string &quot;*&quot;)))</span>
<span class="lineNum">   14129 </span><span class="lineCov">      14674 :    (set (attr &quot;prefix_extra&quot;)</span>
<span class="lineNum">   14130 </span><span class="lineCov">      14689 :      (if_then_else (eq_attr &quot;alternative&quot; &quot;0,1,2,3&quot;)</span>
<span class="lineNum">   14131 </span><span class="lineCov">      14689 :                    (const_string &quot;1&quot;)</span>
<span class="lineNum">   14132 </span><span class="lineCov">      14704 :                    (const_string &quot;*&quot;)))</span>
<span class="lineNum">   14133 </span><span class="lineCov">      14674 :    (set (attr &quot;length_immediate&quot;)</span>
<span class="lineNum">   14134 </span><span class="lineCov">      14674 :      (if_then_else (eq_attr &quot;alternative&quot; &quot;0,1,2,3&quot;)</span>
<span class="lineNum">   14135 </span><span class="lineCov">      14674 :                    (const_string &quot;1&quot;)</span>
<span class="lineNum">   14136 </span><span class="lineCov">      14689 :                    (const_string &quot;*&quot;)))</span>
<span class="lineNum">   14137 </span><span class="lineCov">      14674 :    (set (attr &quot;prefix&quot;)</span>
<span class="lineNum">   14138 </span><span class="lineCov">      14689 :      (cond [(eq_attr &quot;alternative&quot; &quot;2&quot;)</span>
<span class="lineNum">   14139 </span><span class="lineCov">      14689 :               (const_string &quot;vex&quot;)</span>
<span class="lineNum">   14140 </span><span class="lineCov">      54234 :             (eq_attr &quot;alternative&quot; &quot;3&quot;)</span>
<span class="lineNum">   14141 </span><span class="lineCov">      54234 :               (const_string &quot;evex&quot;)</span>
<span class="lineNum">   14142 </span><span class="lineCov">      54234 :             (eq_attr &quot;alternative&quot; &quot;4,5&quot;)</span>
<span class="lineNum">   14143 </span><span class="lineCov">      14674 :               (const_string &quot;maybe_vex&quot;)</span>
<span class="lineNum">   14144 </span><span class="lineCov">      14674 :             (eq_attr &quot;alternative&quot; &quot;8,11&quot;)</span>
<span class="lineNum">   14145 </span><span class="lineCov">      14674 :               (const_string &quot;maybe_evex&quot;)</span>
<span class="lineNum">   14146 </span><span class="lineCov">      14674 :            ]</span>
<span class="lineNum">   14147 </span><span class="lineCov">      54249 :            (const_string &quot;orig&quot;)))</span>
<span class="lineNum">   14148 </span><span class="lineCov">      54249 :    (set_attr &quot;mode&quot; &quot;TI,TI,TI,TI,TI,TI,TI,TI,TI,V4SF,V2SF,V2SF&quot;)</span>
<span class="lineNum">   14149 </span><span class="lineCov">      54249 :    (set (attr &quot;preferred_for_speed&quot;)</span>
<span class="lineNum">   14150 </span><span class="lineCov">      54249 :      (cond [(eq_attr &quot;alternative&quot; &quot;4&quot;)</span>
<span class="lineNum">   14151 </span><span class="lineCov">      54249 :               (symbol_ref &quot;TARGET_INTER_UNIT_MOVES_TO_VEC&quot;)</span>
<span class="lineNum">   14152 </span><span class="lineCov">      14674 :             (eq_attr &quot;alternative&quot; &quot;6&quot;)</span>
<span class="lineNum">   14153 </span><span class="lineCov">     816978 :               (symbol_ref &quot;TARGET_INTER_UNIT_MOVES_FROM_VEC&quot;)</span>
<span class="lineNum">   14154 </span><span class="lineCov">      14674 :            ]</span>
<span class="lineNum">   14155 </span><span class="lineCov">  235763749 :            (symbol_ref &quot;true&quot;)))])</span>
<span class="lineNum">   14156 </span><span class="lineCov">      14674 : </span>
<span class="lineNum">   14157 </span><span class="lineCov">   26108952 : ;; vmovq clears also the higher bits.</span>
<span class="lineNum">   14158 </span><span class="lineCov">      54249 : (define_insn &quot;vec_set&lt;mode&gt;_0&quot;</span>
<span class="lineNum">   14159 </span><span class="lineCov">      54249 :   [(set (match_operand:VI8_AVX_AVX512F 0 &quot;register_operand&quot; &quot;=v,v&quot;)</span>
<span class="lineNum">   14160 </span><span class="lineCov">      14674 :         (vec_merge:VI8_AVX_AVX512F</span>
<span class="lineNum">   14161 </span><span class="lineCov">      41772 :           (vec_duplicate:VI8_AVX_AVX512F</span>
<span class="lineNum">   14162 </span><span class="lineCov">      27098 :             (match_operand:&lt;ssescalarmode&gt; 2 &quot;general_operand&quot; &quot;r,vm&quot;))</span>
<span class="lineNum">   14163 </span><span class="lineCov">      27098 :           (match_operand:VI8_AVX_AVX512F 1 &quot;const0_operand&quot; &quot;C,C&quot;)</span>
<span class="lineNum">   14164 </span><span class="lineCov">         18 :           (const_int 1)))]</span>
<span class="lineNum">   14165 </span><span class="lineCov">      25808 :   &quot;TARGET_AVX&quot;</span>
<span class="lineNum">   14166 </span><span class="lineCov">      14674 :   &quot;vmovq\t{%2, %x0|%x0, %2}&quot;</span>
<span class="lineNum">   14167 </span><span class="lineCov">      40491 :   [(set_attr &quot;isa&quot; &quot;x64,*&quot;)</span>
<span class="lineNum">   14168 </span><span class="lineCov">      14692 :    (set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">   14169 </span><span class="lineCov">      40491 :    (set_attr &quot;prefix_rex&quot; &quot;1,*&quot;)</span>
<span class="lineNum">   14170 </span><span class="lineCov">      40473 :    (set_attr &quot;prefix&quot; &quot;maybe_evex&quot;)</span>
<span class="lineNum">   14171 </span><span class="lineCov">      14674 :    (set_attr &quot;mode&quot; &quot;TI&quot;)</span>
<span class="lineNum">   14172 </span><span class="lineCov">      40473 :    (set (attr &quot;preferred_for_speed&quot;)</span>
<span class="lineNum">   14173 </span><span class="lineCov">      35379 :      (cond [(eq_attr &quot;alternative&quot; &quot;0&quot;)</span>
<span class="lineNum">   14174 </span><span class="lineCov">      35379 :               (symbol_ref &quot;TARGET_INTER_UNIT_MOVES_TO_VEC&quot;)</span>
<span class="lineNum">   14175 </span><span class="lineCov">      14674 :            ]</span>
<span class="lineNum">   14176 </span><span class="lineCov">      35374 :            (symbol_ref &quot;true&quot;)))])</span>
<span class="lineNum">   14177 </span><span class="lineCov">      14674 : </span>
<span class="lineNum">   14178 </span><span class="lineCov">      14849 : (define_expand &quot;vec_unpacks_lo_&lt;mode&gt;&quot;</span>
<span class="lineNum">   14179 </span><span class="lineCov">      14849 :   [(match_operand:&lt;sseunpackmode&gt; 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   14180 </span><span class="lineCov">        175 :    (match_operand:VI124_AVX2_24_AVX512F_1_AVX512BW 1 &quot;register_operand&quot;)]</span>
<span class="lineNum">   14181 </span><span class="lineCov">      45145 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">   14182 </span><span class="lineCov">      45145 :   &quot;ix86_expand_sse_unpack (operands[0], operands[1], false, false); DONE;&quot;)</span>
<span class="lineNum">   14183 </span><span class="lineCov">      45145 : </span>
<span class="lineNum">   14184 </span><span class="lineCov">      45145 : (define_expand &quot;vec_unpacks_hi_&lt;mode&gt;&quot;</span>
<span class="lineNum">   14185 </span><span class="lineCov">      45145 :   [(match_operand:&lt;sseunpackmode&gt; 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   14186 </span><span class="lineCov">      45145 :    (match_operand:VI124_AVX2_24_AVX512F_1_AVX512BW 1 &quot;register_operand&quot;)]</span>
<span class="lineNum">   14187 </span><span class="lineCov">      45145 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">   14188 </span><span class="lineCov">      45145 :   &quot;ix86_expand_sse_unpack (operands[0], operands[1], false, true); DONE;&quot;)</span>
<span class="lineNum">   14189 </span><span class="lineCov">      45145 : </span>
<span class="lineNum">   14190 </span><span class="lineCov">      45145 : (define_expand &quot;vec_unpacku_lo_&lt;mode&gt;&quot;</span>
<span class="lineNum">   14191 </span><span class="lineCov">      45145 :   [(match_operand:&lt;sseunpackmode&gt; 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   14192 </span><span class="lineCov">      45145 :    (match_operand:VI124_AVX2_24_AVX512F_1_AVX512BW 1 &quot;register_operand&quot;)]</span>
<span class="lineNum">   14193 </span><span class="lineCov">      45145 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">   14194 </span><span class="lineCov">      45145 :   &quot;ix86_expand_sse_unpack (operands[0], operands[1], true, false); DONE;&quot;)</span>
<span class="lineNum">   14195 </span><span class="lineCov">      45145 : </span>
<span class="lineNum">   14196 </span><span class="lineCov">      45145 : (define_expand &quot;vec_unpacks_lo_hi&quot;</span>
<a name="14197"><span class="lineNum">   14197 </span><span class="lineCov">      45145 :   [(set (subreg:HI (match_operand:QI 0 &quot;register_operand&quot;) 0)</span></a>
<span class="lineNum">   14198 </span><span class="lineCov">      45145 :         (match_operand:HI 1 &quot;register_operand&quot;))]</span>
<span class="lineNum">   14199 </span><span class="lineCov">      45145 :   &quot;TARGET_AVX512F&quot;)</span>
<span class="lineNum">   14200 </span><span class="lineCov">      45145 : </span>
<span class="lineNum">   14201 </span><span class="lineCov">      45145 : (define_expand &quot;vec_unpacks_lo_si&quot;</span>
<span class="lineNum">   14202 </span><span class="lineCov">      45145 :   [(set (match_operand:HI 0 &quot;register_operand&quot;)</span>
<a name="14203"><span class="lineNum">   14203 </span><span class="lineCov">      45145 :         (subreg:HI (match_operand:SI 1 &quot;register_operand&quot;) 0))]</span></a>
<span class="lineNum">   14204 </span><span class="lineCov">      45145 :   &quot;TARGET_AVX512F&quot;)</span>
<span class="lineNum">   14205 </span><span class="lineCov">      45145 : </span>
<span class="lineNum">   14206 </span><span class="lineCov">      45145 : (define_expand &quot;vec_unpacks_lo_di&quot;</span>
<span class="lineNum">   14207 </span><span class="lineCov">      45145 :   [(set (match_operand:SI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   14208 </span><span class="lineCov">      45145 :         (subreg:SI (match_operand:DI 1 &quot;register_operand&quot;) 0))]</span>
<a name="14209"><span class="lineNum">   14209 </span><span class="lineCov">      45145 :   &quot;TARGET_AVX512BW&quot;)</span></a>
<span class="lineNum">   14210 </span><span class="lineCov">      45145 : </span>
<span class="lineNum">   14211 </span><span class="lineCov">      45145 : (define_expand &quot;vec_unpacku_hi_&lt;mode&gt;&quot;</span>
<span class="lineNum">   14212 </span><span class="lineCov">      45145 :   [(match_operand:&lt;sseunpackmode&gt; 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   14213 </span><span class="lineCov">      45145 :    (match_operand:VI124_AVX2_24_AVX512F_1_AVX512BW 1 &quot;register_operand&quot;)]</span>
<span class="lineNum">   14214 </span><span class="lineCov">      45145 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">   14215 </span><span class="lineCov">      45145 :   &quot;ix86_expand_sse_unpack (operands[0], operands[1], true, true); DONE;&quot;)</span>
<span class="lineNum">   14216 </span><span class="lineCov">      45145 : </span>
<span class="lineNum">   14217 </span><span class="lineCov">      45145 : (define_expand &quot;vec_unpacks_hi_hi&quot;</span>
<span class="lineNum">   14218 </span><span class="lineCov">      45145 :   [(parallel</span>
<span class="lineNum">   14219 </span><span class="lineCov">      45145 :      [(set (subreg:HI (match_operand:QI 0 &quot;register_operand&quot;) 0)</span>
<span class="lineNum">   14220 </span><span class="lineCov">      45145 :            (lshiftrt:HI (match_operand:HI 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   14221 </span><span class="lineCov">      45145 :                         (const_int 8)))</span>
<span class="lineNum">   14222 </span><span class="lineCov">      45145 :       (unspec [(const_int 0)] UNSPEC_MASKOP)])]</span>
<span class="lineNum">   14223 </span><span class="lineCov">      45145 :   &quot;TARGET_AVX512F&quot;)</span>
<span class="lineNum">   14224 </span><span class="lineCov">      45145 : </span>
<span class="lineNum">   14225 </span><span class="lineCov">      45145 : (define_expand &quot;vec_unpacks_hi_&lt;mode&gt;&quot;</span>
<span class="lineNum">   14226 </span><span class="lineCov">      45145 :   [(parallel</span>
<span class="lineNum">   14227 </span><span class="lineCov">      45145 :      [(set (subreg:SWI48x</span>
<span class="lineNum">   14228 </span><span class="lineCov">      45145 :              (match_operand:&lt;HALFMASKMODE&gt; 0 &quot;register_operand&quot;) 0)</span>
<span class="lineNum">   14229 </span><span class="lineCov">      45145 :            (lshiftrt:SWI48x (match_operand:SWI48x 1 &quot;register_operand&quot;)</span>
<a name="14230"><span class="lineNum">   14230 </span><span class="lineCov">      45145 :                             (match_dup 2)))</span></a>
<span class="lineNum">   14231 </span><span class="lineCov">      45145 :       (unspec [(const_int 0)] UNSPEC_MASKOP)])]</span>
<span class="lineNum">   14232 </span><span class="lineCov">      45145 :   &quot;TARGET_AVX512BW&quot;</span>
<span class="lineNum">   14233 </span><span class="lineCov">      45145 :   &quot;operands[2] = GEN_INT (GET_MODE_BITSIZE (&lt;HALFMASKMODE&gt;mode));&quot;)</span>
<span class="lineNum">   14234 </span><span class="lineCov">      45145 : </span>
<span class="lineNum">   14235 </span><span class="lineCov">      45145 : ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span>
<span class="lineNum">   14236 </span><span class="lineCov">      45145 : ;;</span>
<span class="lineNum">   14237 </span><span class="lineCov">      45145 : ;; Miscellaneous</span>
<span class="lineNum">   14238 </span><span class="lineCov">      45145 : ;;</span>
<span class="lineNum">   14239 </span><span class="lineCov">      45145 : ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span>
<span class="lineNum">   14240 </span><span class="lineCov">      45145 : </span>
<span class="lineNum">   14241 </span><span class="lineCov">      45145 : (define_expand &quot;&lt;sse2_avx2&gt;_uavg&lt;mode&gt;3&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   14242 </span><span class="lineCov">      45145 :   [(set (match_operand:VI12_AVX2 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   14243 </span><span class="lineCov">      45145 :         (truncate:VI12_AVX2</span>
<span class="lineNum">   14244 </span><span class="lineCov">      45145 :           (lshiftrt:&lt;ssedoublemode&gt;</span>
<span class="lineNum">   14245 </span><span class="lineCov">      45145 :             (plus:&lt;ssedoublemode&gt;</span>
<span class="lineNum">   14246 </span><span class="lineCov">      45145 :               (plus:&lt;ssedoublemode&gt;</span>
<span class="lineNum">   14247 </span><span class="lineCov">      45145 :                 (zero_extend:&lt;ssedoublemode&gt;</span>
<span class="lineNum">   14248 </span><span class="lineCov">      45145 :                   (match_operand:VI12_AVX2 1 &quot;vector_operand&quot;))</span>
<span class="lineNum">   14249 </span><span class="lineCov">      45145 :                 (zero_extend:&lt;ssedoublemode&gt;</span>
<span class="lineNum">   14250 </span><span class="lineCov">      45145 :                   (match_operand:VI12_AVX2 2 &quot;vector_operand&quot;)))</span>
<span class="lineNum">   14251 </span><span class="lineCov">      45145 :               (match_dup &lt;mask_expand_op3&gt;))</span>
<span class="lineNum">   14252 </span><span class="lineCov">      45145 :             (const_int 1))))]</span>
<span class="lineNum">   14253 </span><span class="lineCov">      45145 :   &quot;TARGET_SSE2 &amp;&amp; &lt;mask_mode512bit_condition&gt; &amp;&amp; &lt;mask_avx512bw_condition&gt;&quot;</span>
<span class="lineNum">   14254 </span><span class="lineCov">      45145 : {</span>
<span class="lineNum">   14255 </span><span class="lineCov">      45145 :   operands[&lt;mask_expand_op3&gt;] = CONST1_RTX(&lt;MODE&gt;mode);</span>
<span class="lineNum">   14256 </span><span class="lineCov">      45145 :   ix86_fixup_binary_operands_no_copy (PLUS, &lt;MODE&gt;mode, operands);</span>
<span class="lineNum">   14257 </span><span class="lineCov">      45145 : })</span>
<span class="lineNum">   14258 </span><span class="lineCov">      45145 : </span>
<span class="lineNum">   14259 </span><span class="lineCov">      45145 : (define_insn &quot;*&lt;sse2_avx2&gt;_uavg&lt;mode&gt;3&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   14260 </span><span class="lineCov">      45145 :   [(set (match_operand:VI12_AVX2 0 &quot;register_operand&quot; &quot;=x,v&quot;)</span>
<span class="lineNum">   14261 </span><span class="lineCov">      45145 :         (truncate:VI12_AVX2</span>
<span class="lineNum">   14262 </span><span class="lineCov">      45145 :           (lshiftrt:&lt;ssedoublemode&gt;</span>
<span class="lineNum">   14263 </span><span class="lineCov">      45145 :             (plus:&lt;ssedoublemode&gt;</span>
<span class="lineNum">   14264 </span><span class="lineCov">      45145 :               (plus:&lt;ssedoublemode&gt;</span>
<span class="lineNum">   14265 </span><span class="lineCov">      45145 :                 (zero_extend:&lt;ssedoublemode&gt;</span>
<span class="lineNum">   14266 </span><span class="lineCov">      45145 :                   (match_operand:VI12_AVX2 1 &quot;vector_operand&quot; &quot;%0,v&quot;))</span>
<span class="lineNum">   14267 </span><span class="lineCov">      45145 :                 (zero_extend:&lt;ssedoublemode&gt;</span>
<span class="lineNum">   14268 </span><span class="lineCov">      45145 :                   (match_operand:VI12_AVX2 2 &quot;vector_operand&quot; &quot;xBm,vm&quot;)))</span>
<span class="lineNum">   14269 </span><span class="lineCov">      45145 :               (match_operand:VI12_AVX2 &lt;mask_expand_op3&gt; &quot;const1_operand&quot;))</span>
<span class="lineNum">   14270 </span><span class="lineCov">      45145 :             (const_int 1))))]</span>
<span class="lineNum">   14271 </span><span class="lineCov">      45952 :   &quot;TARGET_SSE2 &amp;&amp; &lt;mask_mode512bit_condition&gt; &amp;&amp; &lt;mask_avx512bw_condition&gt;</span>
<span class="lineNum">   14272 </span><span class="lineCov">      46138 :    &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">   14273 </span><span class="lineCov">      45269 :   &quot;@</span>
<span class="lineNum">   14274 </span><span class="lineCov">      45145 :    pavg&lt;ssemodesuffix&gt;\t{%2, %0|%0, %2}</span>
<span class="lineNum">   14275 </span><span class="lineCov">      45145 :    vpavg&lt;ssemodesuffix&gt;\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   14276 </span><span class="lineCov">      45360 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<span class="lineNum">   14277 </span><span class="lineCov">      45360 :    (set_attr &quot;type&quot; &quot;sseiadd&quot;)</span>
<span class="lineNum">   14278 </span><span class="lineCov">      45396 :    (set_attr &quot;prefix_data16&quot; &quot;1,*&quot;)</span>
<span class="lineNum">   14279 </span><span class="lineCov">      45145 :    (set_attr &quot;prefix&quot; &quot;orig,&lt;mask_prefix&gt;&quot;)</span>
<span class="lineNum">   14280 </span><span class="lineCov">      45831 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   14281 </span><span class="lineCov">      45831 : </span>
<span class="lineNum">   14282 </span><span class="lineCov">      45831 : ;; The correct representation for this is absolutely enormous, and</span>
<span class="lineNum">   14283 </span><span class="lineCov">      45145 : ;; surely not generally useful.</span>
<span class="lineNum">   14284 </span><span class="lineCov">      45831 : (define_insn &quot;&lt;sse2_avx2&gt;_psadbw&quot;</span>
<span class="lineNum">   14285 </span><span class="lineCov">      45831 :   [(set (match_operand:VI8_AVX2_AVX512BW 0 &quot;register_operand&quot; &quot;=x,v&quot;)</span>
<span class="lineNum">   14286 </span><span class="lineCov">      45145 :         (unspec:VI8_AVX2_AVX512BW</span>
<span class="lineNum">   14287 </span><span class="lineCov">      45831 :           [(match_operand:&lt;ssebytemode&gt; 1 &quot;register_operand&quot; &quot;0,v&quot;)</span>
<span class="lineNum">   14288 </span><span class="lineCov">      45831 :            (match_operand:&lt;ssebytemode&gt; 2 &quot;vector_operand&quot; &quot;xBm,vm&quot;)]</span>
<span class="lineNum">   14289 </span><span class="lineCov">      45145 :           UNSPEC_PSADBW))]</span>
<span class="lineNum">   14290 </span><span class="lineCov">      45461 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">   14291 </span><span class="lineCov">      46068 :   &quot;@</span>
<span class="lineNum">   14292 </span><span class="lineCov">      45145 :    psadbw\t{%2, %0|%0, %2}</span>
<span class="lineNum">   14293 </span><span class="lineCov">      45825 :    vpsadbw\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   14294 </span><span class="lineCov">      45825 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<span class="lineNum">   14295 </span><span class="lineCov">      45825 :    (set_attr &quot;type&quot; &quot;sseiadd&quot;)</span>
<span class="lineNum">   14296 </span><span class="lineCov">      45145 :    (set_attr &quot;atom_unit&quot; &quot;simul&quot;)</span>
<span class="lineNum">   14297 </span><span class="lineCov">      45407 :    (set_attr &quot;prefix_data16&quot; &quot;1,*&quot;)</span>
<span class="lineNum">   14298 </span><span class="lineCov">      45407 :    (set_attr &quot;prefix&quot; &quot;orig,maybe_evex&quot;)</span>
<span class="lineNum">   14299 </span><span class="lineCov">      45175 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   14300 </span><span class="lineCov">      45175 : </span>
<span class="lineNum">   14301 </span><span class="lineCov">      45632 : (define_insn &quot;&lt;sse&gt;_movmsk&lt;ssemodesuffix&gt;&lt;avxsizesuffix&gt;&quot;</span>
<span class="lineNum">   14302 </span><span class="lineCov">      45632 :   [(set (match_operand:SI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   14303 </span><span class="lineCov">      45632 :         (unspec:SI</span>
<span class="lineNum">   14304 </span><span class="lineCov">      45632 :           [(match_operand:VF_128_256 1 &quot;register_operand&quot; &quot;x&quot;)]</span>
<span class="lineNum">   14305 </span><span class="lineCov">      45263 :           UNSPEC_MOVMSK))]</span>
<span class="lineNum">   14306 </span><span class="lineCov">      45353 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">   14307 </span><span class="lineCov">      45151 :   &quot;%vmovmsk&lt;ssemodesuffix&gt;\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   14308 </span><span class="lineCov">      45145 :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">   14309 </span><span class="lineCov">      45514 :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)</span>
<span class="lineNum">   14310 </span><span class="lineCov">      45165 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   14311 </span><span class="lineCov">      45165 : </span>
<span class="lineNum">   14312 </span><span class="lineCov">      45204 : (define_insn &quot;*&lt;sse&gt;_movmsk&lt;ssemodesuffix&gt;&lt;avxsizesuffix&gt;_zext&quot;</span>
<span class="lineNum">   14313 </span><span class="lineCov">      45184 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   14314 </span><span class="lineCov">      45145 :         (zero_extend:DI</span>
<span class="lineNum">   14315 </span><span class="lineCov">      45145 :           (unspec:SI</span>
<span class="lineNum">   14316 </span><span class="lineCov">      45145 :             [(match_operand:VF_128_256 1 &quot;register_operand&quot; &quot;x&quot;)]</span>
<span class="lineNum">   14317 </span><span class="lineCov">      45145 :             UNSPEC_MOVMSK)))]</span>
<span class="lineNum">   14318 </span><span class="lineCov">      45145 :   &quot;TARGET_64BIT &amp;&amp; TARGET_SSE&quot;</span>
<span class="lineNum">   14319 </span><span class="lineCov">      45145 :   &quot;%vmovmsk&lt;ssemodesuffix&gt;\t{%1, %k0|%k0, %1}&quot;</span>
<span class="lineNum">   14320 </span><span class="lineCov">      45145 :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">   14321 </span><span class="lineCov">      45145 :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)</span>
<span class="lineNum">   14322 </span><span class="lineCov">      45145 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   14323 </span><span class="lineCov">      45145 : </span>
<span class="lineNum">   14324 </span><span class="lineCov">      45145 : (define_insn &quot;&lt;sse2_avx2&gt;_pmovmskb&quot;</span>
<span class="lineNum">   14325 </span><span class="lineCov">      45145 :   [(set (match_operand:SI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   14326 </span><span class="lineCov">      45145 :         (unspec:SI</span>
<span class="lineNum">   14327 </span><span class="lineCov">      47949 :           [(match_operand:VI1_AVX2 1 &quot;register_operand&quot; &quot;x&quot;)]</span>
<span class="lineNum">   14328 </span><span class="lineCov">      45145 :           UNSPEC_MOVMSK))]</span>
<span class="lineNum">   14329 </span><span class="lineCov">      45190 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">   14330 </span><span class="lineCov">      45161 :   &quot;%vpmovmskb\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   14331 </span><span class="lineCov">      45145 :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">   14332 </span><span class="lineCov">      45145 :    (set (attr &quot;prefix_data16&quot;)</span>
<span class="lineNum">   14333 </span><span class="lineCov">      48001 :      (if_then_else</span>
<span class="lineNum">   14334 </span><span class="lineCov">      45145 :        (match_test &quot;TARGET_AVX&quot;)</span>
<span class="lineNum">   14335 </span><span class="lineCov">      45145 :      (const_string &quot;*&quot;)</span>
<span class="lineNum">   14336 </span><span class="lineCov">      45145 :      (const_string &quot;1&quot;)))</span>
<span class="lineNum">   14337 </span><span class="lineCov">      45145 :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)</span>
<span class="lineNum">   14338 </span><span class="lineCov">      45145 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">   14339 </span><span class="lineCov">      46721 : </span>
<span class="lineNum">   14340 </span><span class="lineCov">      45145 : (define_insn &quot;*&lt;sse2_avx2&gt;_pmovmskb_zext&quot;</span>
<span class="lineNum">   14341 </span><span class="lineCov">      45145 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   14342 </span><span class="lineCov">      45145 :         (zero_extend:DI</span>
<span class="lineNum">   14343 </span><span class="lineCov">      45145 :           (unspec:SI</span>
<span class="lineNum">   14344 </span><span class="lineCov">      46560 :             [(match_operand:VI1_AVX2 1 &quot;register_operand&quot; &quot;x&quot;)]</span>
<span class="lineNum">   14345 </span><span class="lineCov">      45145 :             UNSPEC_MOVMSK)))]</span>
<span class="lineNum">   14346 </span><span class="lineCov">      45145 :   &quot;TARGET_64BIT &amp;&amp; TARGET_SSE2&quot;</span>
<span class="lineNum">   14347 </span><span class="lineCov">      46560 :   &quot;%vpmovmskb\t{%1, %k0|%k0, %1}&quot;</span>
<span class="lineNum">   14348 </span><span class="lineCov">      46560 :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">   14349 </span><span class="lineCov">      46560 :    (set (attr &quot;prefix_data16&quot;)</span>
<span class="lineNum">   14350 </span><span class="lineCov">      47967 :      (if_then_else</span>
<span class="lineNum">   14351 </span><span class="lineCov">      46560 :        (match_test &quot;TARGET_AVX&quot;)</span>
<span class="lineNum">   14352 </span><span class="lineCov">      46560 :      (const_string &quot;*&quot;)</span>
<span class="lineNum">   14353 </span><span class="lineCov">      46552 :      (const_string &quot;1&quot;)))</span>
<span class="lineNum">   14354 </span><span class="lineCov">      46552 :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)</span>
<span class="lineNum">   14355 </span><span class="lineCov">      46552 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">   14356 </span><span class="lineCov">      47370 : </span>
<span class="lineNum">   14357 </span><span class="lineCov">      46552 : (define_expand &quot;sse2_maskmovdqu&quot;</span>
<span class="lineNum">   14358 </span><span class="lineCov">      63730 :   [(set (match_operand:V16QI 0 &quot;memory_operand&quot;)</span>
<span class="lineNum">   14359 </span><span class="lineCov">      63203 :         (unspec:V16QI [(match_operand:V16QI 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   14360 </span><span class="lineCov">      64690 :                        (match_operand:V16QI 2 &quot;register_operand&quot;)</span>
<span class="lineNum">   14361 </span><span class="lineCov">      63110 :                        (match_dup 0)]</span>
<span class="lineNum">   14362 </span><span class="lineCov">      45932 :                       UNSPEC_MASKMOV))]</span>
<span class="lineNum">   14363 </span><span class="lineCov">      62291 :   &quot;TARGET_SSE2&quot;)</span>
<span class="lineNum">   14364 </span><span class="lineCov">      61535 : </span>
<span class="lineNum">   14365 </span><span class="lineCov">      45145 : (define_insn &quot;*sse2_maskmovdqu&quot;</span>
<span class="lineNum">   14366 </span><span class="lineCov">      61504 :   [(set (mem:V16QI (match_operand:P 0 &quot;register_operand&quot; &quot;D&quot;))</span>
<span class="lineNum">   14367 </span><span class="lineCov">      61597 :         (unspec:V16QI [(match_operand:V16QI 1 &quot;register_operand&quot; &quot;x&quot;)</span>
<span class="lineNum">   14368 </span><span class="lineCov">      61504 :                        (match_operand:V16QI 2 &quot;register_operand&quot; &quot;x&quot;)</span>
<span class="lineNum">   14369 </span><span class="lineCov">      61504 :                        (mem:V16QI (match_dup 0))]</span>
<span class="lineNum">   14370 </span><span class="lineCov">      45145 :                       UNSPEC_MASKMOV))]</span>
<span class="lineNum">   14371 </span><span class="lineCov">      45185 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">   14372 </span><span class="lineCov">      60981 : {</span>
<span class="lineNum">   14373 </span><span class="lineCov">      45932 :   /* We can't use %^ here due to ASM_OUTPUT_OPCODE processing</span>
<span class="lineNum">   14374 </span><span class="lineCov">      55163 :      that requires %v to be at the beginning of the opcode name.  */</span>
<span class="lineNum">   14375 </span><span class="lineCov">      55199 :   if (Pmode != word_mode)</span>
<span class="lineNum">   14376 </span><span class="lineCov">      45163 :     fputs (&quot;\taddr32&quot;, asm_out_file);</span>
<span class="lineNum">   14377 </span><span class="lineCov">      45195 :   return &quot;%vmaskmovdqu\t{%2, %1|%1, %2}&quot;;</span>
<span class="lineNum">   14378 </span><span class="lineCov">      45183 : }</span>
<span class="lineNum">   14379 </span><span class="lineCov">      45235 :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<a name="14380"><span class="lineNum">   14380 </span><span class="lineCov">      45219 :    (set_attr &quot;prefix_data16&quot; &quot;1&quot;)</span></a>
<span class="lineNum">   14381 </span><span class="lineCov">      45145 :    (set (attr &quot;length_address&quot;)</span>
<span class="lineNum">   14382 </span><span class="lineCov">         34 :      (symbol_ref (&quot;Pmode != word_mode&quot;)))</span>
<span class="lineNum">   14383 </span><span class="lineCov">      45145 :    ;; The implicit %rdi operand confuses default length_vex computation.</span>
<span class="lineNum">   14384 </span><span class="lineCov">     516906 :    (set (attr &quot;length_vex&quot;)</span>
<span class="lineNum">   14385 </span><span class="lineCov">          6 :      (symbol_ref (&quot;3 + REX_SSE_REGNO_P (REGNO (operands[2]))&quot;)))</span>
<span class="lineNum">   14386 </span><span class="lineCov">     517726 :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)</span>
<span class="lineNum">   14387 </span><span class="lineCov">     516988 :    (set_attr &quot;znver1_decode&quot; &quot;vector&quot;)</span>
<span class="lineNum">   14388 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   14389 </span><span class="lineCov">        820 : </span>
<span class="lineNum">   14390 </span><span class="lineCov">        858 : (define_insn &quot;sse_ldmxcsr&quot;</span>
<span class="lineNum">   14391 </span><span class="lineCov">     517736 :   [(unspec_volatile [(match_operand:SI 0 &quot;memory_operand&quot; &quot;m&quot;)]</span>
<span class="lineNum">   14392 </span><span class="lineCov">        830 :                     UNSPECV_LDMXCSR)]</span>
<span class="lineNum">   14393 </span><span class="lineCov">      80598 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">   14394 </span><span class="lineCov">     533412 :   &quot;%vldmxcsr\t%0&quot;</span>
<span class="lineNum">   14395 </span><span class="lineCov">         41 :   [(set_attr &quot;type&quot; &quot;sse&quot;)</span>
<span class="lineNum">   14396 </span><span class="lineCov">     516906 :    (set_attr &quot;atom_sse_attr&quot; &quot;mxcsr&quot;)</span>
<span class="lineNum">   14397 </span><span class="lineCov">         52 :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)</span>
<span class="lineNum">   14398 </span><span class="lineCov">     516918 :    (set_attr &quot;memory&quot; &quot;load&quot;)])</span>
<span class="lineNum">   14399 </span><span class="lineCov">     516917 : </span>
<span class="lineNum">   14400 </span><span class="lineCov">     516917 : (define_insn &quot;sse_stmxcsr&quot;</span>
<span class="lineNum">   14401 </span><span class="lineCov">     516918 :   [(set (match_operand:SI 0 &quot;memory_operand&quot; &quot;=m&quot;)</span>
<span class="lineNum">   14402 </span><span class="lineCov">     516937 :         (unspec_volatile:SI [(const_int 0)] UNSPECV_STMXCSR))]</span>
<span class="lineNum">   14403 </span><span class="lineCov">     570689 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">   14404 </span><span class="lineCov">     524685 :   &quot;%vstmxcsr\t%0&quot;</span>
<span class="lineNum">   14405 </span><span class="lineCov">     516937 :   [(set_attr &quot;type&quot; &quot;sse&quot;)</span>
<span class="lineNum">   14406 </span><span class="lineCov">     516906 :    (set_attr &quot;atom_sse_attr&quot; &quot;mxcsr&quot;)</span>
<span class="lineNum">   14407 </span><span class="lineCov">     516906 :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)</span>
<span class="lineNum">   14408 </span><span class="lineCov">     516906 :    (set_attr &quot;memory&quot; &quot;store&quot;)])</span>
<span class="lineNum">   14409 </span><span class="lineCov">     516906 : </span>
<span class="lineNum">   14410 </span><span class="lineCov">     516906 : (define_insn &quot;sse2_clflush&quot;</span>
<span class="lineNum">   14411 </span><span class="lineCov">     531255 :   [(unspec_volatile [(match_operand 0 &quot;address_operand&quot; &quot;p&quot;)]</span>
<span class="lineNum">   14412 </span><span class="lineCov">     531255 :                     UNSPECV_CLFLUSH)]</span>
<span class="lineNum">   14413 </span><span class="lineCov">     516917 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">   14414 </span><span class="lineCov">     516906 :   &quot;clflush\t%a0&quot;</span>
<span class="lineNum">   14415 </span><span class="lineCov">     531255 :   [(set_attr &quot;type&quot; &quot;sse&quot;)</span>
<span class="lineNum">   14416 </span><span class="lineCov">     531255 :    (set_attr &quot;atom_sse_attr&quot; &quot;fence&quot;)</span>
<span class="lineNum">   14417 </span><span class="lineCov">     526660 :    (set_attr &quot;memory&quot; &quot;unknown&quot;)])</span>
<span class="lineNum">   14418 </span><span class="lineCov">     526729 : </span>
<span class="lineNum">   14419 </span><span class="lineCov">     526661 : ;; As per AMD and Intel ISA manuals, the first operand is extensions</span>
<span class="lineNum">   14420 </span><span class="lineCov">     526661 : ;; and it goes to %ecx. The second operand received is hints and it goes</span>
<span class="lineNum">   14421 </span><span class="lineCov">     516907 : ;; to %eax.</span>
<span class="lineNum">   14422 </span><span class="lineCov">     516925 : (define_insn &quot;sse3_mwait&quot;</span>
<span class="lineNum">   14423 </span><span class="lineCov">     516907 :   [(unspec_volatile [(match_operand:SI 0 &quot;register_operand&quot; &quot;c&quot;)</span>
<span class="lineNum">   14424 </span><span class="lineCov">     516906 :                      (match_operand:SI 1 &quot;register_operand&quot; &quot;a&quot;)]</span>
<span class="lineNum">   14425 </span><span class="lineCov">     517146 :                     UNSPECV_MWAIT)]</span>
<span class="lineNum">   14426 </span><span class="lineCov">     516961 :   &quot;TARGET_SSE3&quot;</span>
<span class="lineNum">   14427 </span><span class="lineCov">     516970 : ;; 64bit version is &quot;mwait %rax,%rcx&quot;. But only lower 32bits are used.</span>
<span class="lineNum">   14428 </span><span class="lineCov">     516965 : ;; Since 32bit register operands are implicitly zero extended to 64bit,</span>
<span class="lineNum">   14429 </span><span class="lineCov">     516924 : ;; we only need to set up 32bit registers.</span>
<span class="lineNum">   14430 </span><span class="lineCov">     516924 :   &quot;mwait&quot;</span>
<span class="lineNum">   14431 </span><span class="lineCov">     516924 :   [(set_attr &quot;length&quot; &quot;3&quot;)])</span>
<span class="lineNum">   14432 </span><span class="lineCov">     517128 : </span>
<span class="lineNum">   14433 </span><span class="lineCov">     517151 : (define_insn &quot;sse3_monitor_&lt;mode&gt;&quot;</span>
<span class="lineNum">   14434 </span><span class="lineCov">     517367 :   [(unspec_volatile [(match_operand:P 0 &quot;register_operand&quot; &quot;a&quot;)</span>
<span class="lineNum">   14435 </span><span class="lineCov">     517367 :                      (match_operand:SI 1 &quot;register_operand&quot; &quot;c&quot;)</span>
<span class="lineNum">   14436 </span><span class="lineCov">     517390 :                      (match_operand:SI 2 &quot;register_operand&quot; &quot;d&quot;)]</span>
<span class="lineNum">   14437 </span><span class="lineCov">     517390 :                     UNSPECV_MONITOR)]</span>
<span class="lineNum">   14438 </span><span class="lineCov">     516945 :   &quot;TARGET_SSE3&quot;</span>
<span class="lineNum">   14439 </span><span class="lineCov">     517145 : ;; 64bit version is &quot;monitor %rax,%rcx,%rdx&quot;. But only lower 32bits in</span>
<span class="lineNum">   14440 </span><span class="lineCov">     517198 : ;; RCX and RDX are used.  Since 32bit register operands are implicitly</span>
<span class="lineNum">   14441 </span><span class="lineCov">     517337 : ;; zero extended to 64bit, we only need to set up 32bit registers.</span>
<span class="lineNum">   14442 </span><span class="lineCov">     516929 :   &quot;%^monitor&quot;</span>
<span class="lineNum">   14443 </span><span class="lineCov">     516927 :   [(set (attr &quot;length&quot;)</span>
<span class="lineNum">   14444 </span><span class="lineCov">        266 :      (symbol_ref (&quot;(Pmode != word_mode) + 3&quot;)))])</span>
<span class="lineNum">   14445 </span><span class="lineCov">     516927 : </span>
<span class="lineNum">   14446 </span><span class="lineCov">     516906 : ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span>
<span class="lineNum">   14447 </span><span class="lineCov">     516906 : ;;</span>
<span class="lineNum">   14448 </span><span class="lineCov">     516906 : ;; SSSE3 instructions</span>
<span class="lineNum">   14449 </span><span class="lineCov">     516906 : ;;</span>
<span class="lineNum">   14450 </span><span class="lineCov">     516906 : ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span>
<span class="lineNum">   14451 </span><span class="lineCov">     516959 : </span>
<span class="lineNum">   14452 </span><span class="lineCov">     516959 : (define_code_iterator ssse3_plusminus [plus ss_plus minus ss_minus])</span>
<span class="lineNum">   14453 </span><span class="lineCov">     516959 : </span>
<span class="lineNum">   14454 </span><span class="lineCov">     516906 : (define_insn &quot;avx2_ph&lt;plusminus_mnemonic&gt;wv16hi3&quot;</span>
<span class="lineNum">   14455 </span><span class="lineCov">     516906 :   [(set (match_operand:V16HI 0 &quot;register_operand&quot; &quot;=x&quot;)</span>
<span class="lineNum">   14456 </span><span class="lineCov">     516906 :         (vec_concat:V16HI</span>
<span class="lineNum">   14457 </span><span class="lineCov">     516906 :           (vec_concat:V8HI</span>
<span class="lineNum">   14458 </span><span class="lineCov">     517075 :             (vec_concat:V4HI</span>
<span class="lineNum">   14459 </span><span class="lineCov">     517075 :               (vec_concat:V2HI</span>
<span class="lineNum">   14460 </span><span class="lineCov">     517075 :                 (ssse3_plusminus:HI</span>
<span class="lineNum">   14461 </span><span class="lineCov">     516906 :                   (vec_select:HI</span>
<span class="lineNum">   14462 </span><span class="lineCov">     516906 :                     (match_operand:V16HI 1 &quot;register_operand&quot; &quot;x&quot;)</span>
<span class="lineNum">   14463 </span><span class="lineCov">     516906 :                     (parallel [(const_int 0)]))</span>
<span class="lineNum">   14464 </span><span class="lineCov">     517075 :                   (vec_select:HI (match_dup 1) (parallel [(const_int 1)])))</span>
<span class="lineNum">   14465 </span><span class="lineCov">     659911 :                 (ssse3_plusminus:HI</span>
<span class="lineNum">   14466 </span><span class="lineCov">     659846 :                   (vec_select:HI (match_dup 1) (parallel [(const_int 2)]))</span>
<span class="lineNum">   14467 </span><span class="lineCov">     659846 :                   (vec_select:HI (match_dup 1) (parallel [(const_int 3)]))))</span>
<span class="lineNum">   14468 </span><span class="lineCov">     659846 :               (vec_concat:V2HI</span>
<span class="lineNum">   14469 </span><span class="lineCov">        282 :                 (ssse3_plusminus:HI</span>
<span class="lineNum">   14470 </span><span class="lineCov">     659851 :                   (vec_select:HI (match_dup 1) (parallel [(const_int 4)]))</span>
<span class="lineNum">   14471 </span><span class="lineCov">     725575 :                   (vec_select:HI (match_dup 1) (parallel [(const_int 5)])))</span>
<span class="lineNum">   14472 </span><span class="lineCov">     725744 :                 (ssse3_plusminus:HI</span>
<span class="lineNum">   14473 </span><span class="lineCov">     725691 :                   (vec_select:HI (match_dup 1) (parallel [(const_int 6)]))</span>
<span class="lineNum">   14474 </span><span class="lineCov">     725575 :                   (vec_select:HI (match_dup 1) (parallel [(const_int 7)])))))</span>
<span class="lineNum">   14475 </span><span class="lineCov">     725575 :             (vec_concat:V4HI</span>
<span class="lineNum">   14476 </span><span class="lineCov">     725575 :               (vec_concat:V2HI</span>
<span class="lineNum">   14477 </span><span class="lineCov">     725534 :                 (ssse3_plusminus:HI</span>
<span class="lineNum">   14478 </span><span class="lineCov">     142723 :                   (vec_select:HI (match_dup 1) (parallel [(const_int 8)]))</span>
<span class="lineNum">   14479 </span><span class="lineCov">     582799 :                   (vec_select:HI (match_dup 1) (parallel [(const_int 9)])))</span>
<span class="lineNum">   14480 </span><span class="lineCov">     608753 :                 (ssse3_plusminus:HI</span>
<span class="lineNum">   14481 </span><span class="lineCov">     608765 :                   (vec_select:HI (match_dup 1) (parallel [(const_int 10)]))</span>
<span class="lineNum">   14482 </span><span class="lineCov">     608753 :                   (vec_select:HI (match_dup 1) (parallel [(const_int 11)]))))</span>
<span class="lineNum">   14483 </span><span class="lineCov">     608753 :               (vec_concat:V2HI</span>
<span class="lineNum">   14484 </span><span class="lineCov">      65893 :                 (ssse3_plusminus:HI</span>
<span class="lineNum">   14485 </span><span class="lineCov">     542860 :                   (vec_select:HI (match_dup 1) (parallel [(const_int 12)]))</span>
<span class="lineNum">   14486 </span><span class="lineCov">     542885 :                   (vec_select:HI (match_dup 1) (parallel [(const_int 13)])))</span>
<span class="lineNum">   14487 </span><span class="lineCov">     542885 :                 (ssse3_plusminus:HI</span>
<span class="lineNum">   14488 </span><span class="lineCov">     542885 :                   (vec_select:HI (match_dup 1) (parallel [(const_int 14)]))</span>
<span class="lineNum">   14489 </span><span class="lineCov">     542898 :                   (vec_select:HI (match_dup 1) (parallel [(const_int 15)]))))))</span>
<span class="lineNum">   14490 </span><span class="lineCov">     542885 :           (vec_concat:V8HI</span>
<span class="lineNum">   14491 </span><span class="lineCov">     542885 :             (vec_concat:V4HI</span>
<span class="lineNum">   14492 </span><span class="lineCov">     542885 :               (vec_concat:V2HI</span>
<span class="lineNum">   14493 </span><span class="lineCov">      25954 :                 (ssse3_plusminus:HI</span>
<span class="lineNum">   14494 </span><span class="lineCov">     516931 :                   (vec_select:HI</span>
<span class="lineNum">   14495 </span><span class="lineCov">         25 :                     (match_operand:V16HI 2 &quot;nonimmediate_operand&quot; &quot;xm&quot;)</span>
<span class="lineNum">   14496 </span><span class="lineCov">     516943 :                     (parallel [(const_int 0)]))</span>
<span class="lineNum">   14497 </span><span class="lineCov">     516965 :                   (vec_select:HI (match_dup 2) (parallel [(const_int 1)])))</span>
<span class="lineNum">   14498 </span><span class="lineCov">     516965 :                 (ssse3_plusminus:HI</span>
<span class="lineNum">   14499 </span><span class="lineCov">         37 :                   (vec_select:HI (match_dup 2) (parallel [(const_int 2)]))</span>
<span class="lineNum">   14500 </span><span class="lineCov">         37 :                   (vec_select:HI (match_dup 2) (parallel [(const_int 3)]))))</span>
<span class="lineNum">   14501 </span><span class="lineCov">         22 :               (vec_concat:V2HI</span>
<span class="lineNum">   14502 </span><span class="lineCov">         22 :                 (ssse3_plusminus:HI</span>
<span class="lineNum">   14503 </span><span class="lineCov">     516906 :                   (vec_select:HI (match_dup 2) (parallel [(const_int 4)]))</span>
<span class="lineNum">   14504 </span><span class="lineCov">     516906 :                   (vec_select:HI (match_dup 2) (parallel [(const_int 5)])))</span>
<span class="lineNum">   14505 </span><span class="lineCov">     516906 :                 (ssse3_plusminus:HI</span>
<span class="lineNum">   14506 </span><span class="lineCov">     516906 :                   (vec_select:HI (match_dup 2) (parallel [(const_int 6)]))</span>
<span class="lineNum">   14507 </span><span class="lineCov">     516906 :                   (vec_select:HI (match_dup 2) (parallel [(const_int 7)])))))</span>
<span class="lineNum">   14508 </span><span class="lineCov">     516906 :             (vec_concat:V4HI</span>
<span class="lineNum">   14509 </span><span class="lineCov">     516906 :               (vec_concat:V2HI</span>
<span class="lineNum">   14510 </span><span class="lineCov">     516906 :                 (ssse3_plusminus:HI</span>
<span class="lineNum">   14511 </span><span class="lineCov">     516906 :                   (vec_select:HI (match_dup 2) (parallel [(const_int 8)]))</span>
<span class="lineNum">   14512 </span><span class="lineCov">     516906 :                   (vec_select:HI (match_dup 2) (parallel [(const_int 9)])))</span>
<span class="lineNum">   14513 </span><span class="lineCov">     516906 :                 (ssse3_plusminus:HI</span>
<span class="lineNum">   14514 </span><span class="lineCov">     516906 :                   (vec_select:HI (match_dup 2) (parallel [(const_int 10)]))</span>
<span class="lineNum">   14515 </span><span class="lineCov">     516906 :                   (vec_select:HI (match_dup 2) (parallel [(const_int 11)]))))</span>
<span class="lineNum">   14516 </span><span class="lineCov">     516906 :               (vec_concat:V2HI</span>
<span class="lineNum">   14517 </span><span class="lineCov">     516906 :                 (ssse3_plusminus:HI</span>
<a name="14518"><span class="lineNum">   14518 </span><span class="lineCov">     516906 :                   (vec_select:HI (match_dup 2) (parallel [(const_int 12)]))</span></a>
<span class="lineNum">   14519 </span><span class="lineCov">     516906 :                   (vec_select:HI (match_dup 2) (parallel [(const_int 13)])))</span>
<span class="lineNum">   14520 </span><span class="lineCov">     516922 :                 (ssse3_plusminus:HI</span>
<span class="lineNum">   14521 </span><span class="lineCov">     516906 :                   (vec_select:HI (match_dup 2) (parallel [(const_int 14)]))</span>
<span class="lineNum">   14522 </span><span class="lineCov">     516906 :                   (vec_select:HI (match_dup 2) (parallel [(const_int 15)]))))))))]</span>
<span class="lineNum">   14523 </span><span class="lineCov">     516987 :   &quot;TARGET_AVX2&quot;</span>
<span class="lineNum">   14524 </span><span class="lineCov">     516910 :   &quot;vph&lt;plusminus_mnemonic&gt;w\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   14525 </span><span class="lineCov">     516906 :   [(set_attr &quot;type&quot; &quot;sseiadd&quot;)</span>
<span class="lineNum">   14526 </span><span class="lineCov">     516906 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   14527 </span><span class="lineCov">     516967 :    (set_attr &quot;prefix&quot; &quot;vex&quot;)</span>
<span class="lineNum">   14528 </span><span class="lineCov">     516967 :    (set_attr &quot;mode&quot; &quot;OI&quot;)])</span>
<span class="lineNum">   14529 </span><span class="lineCov">     516967 : </span>
<span class="lineNum">   14530 </span><span class="lineCov">     516906 : (define_insn &quot;ssse3_ph&lt;plusminus_mnemonic&gt;wv8hi3&quot;</span>
<span class="lineNum">   14531 </span><span class="lineCov">     516935 :   [(set (match_operand:V8HI 0 &quot;register_operand&quot; &quot;=x,x&quot;)</span>
<span class="lineNum">   14532 </span><span class="lineCov">     516935 :         (vec_concat:V8HI</span>
<span class="lineNum">   14533 </span><span class="lineCov">     516935 :           (vec_concat:V4HI</span>
<span class="lineNum">   14534 </span><span class="lineCov">     516906 :             (vec_concat:V2HI</span>
<span class="lineNum">   14535 </span><span class="lineCov">     516906 :               (ssse3_plusminus:HI</span>
<span class="lineNum">   14536 </span><span class="lineCov">     516906 :                 (vec_select:HI</span>
<span class="lineNum">   14537 </span><span class="lineCov">     516906 :                   (match_operand:V8HI 1 &quot;register_operand&quot; &quot;0,x&quot;)</span>
<span class="lineNum">   14538 </span><span class="lineCov">     516906 :                   (parallel [(const_int 0)]))</span>
<span class="lineNum">   14539 </span><span class="lineCov">     516906 :                 (vec_select:HI (match_dup 1) (parallel [(const_int 1)])))</span>
<span class="lineNum">   14540 </span><span class="lineCov">     516906 :               (ssse3_plusminus:HI</span>
<span class="lineNum">   14541 </span><span class="lineCov">     516906 :                 (vec_select:HI (match_dup 1) (parallel [(const_int 2)]))</span>
<span class="lineNum">   14542 </span><span class="lineCov">     516906 :                 (vec_select:HI (match_dup 1) (parallel [(const_int 3)]))))</span>
<span class="lineNum">   14543 </span><span class="lineCov">     516906 :             (vec_concat:V2HI</span>
<span class="lineNum">   14544 </span><span class="lineCov">     516906 :               (ssse3_plusminus:HI</span>
<span class="lineNum">   14545 </span><span class="lineCov">     516906 :                 (vec_select:HI (match_dup 1) (parallel [(const_int 4)]))</span>
<span class="lineNum">   14546 </span><span class="lineCov">     516906 :                 (vec_select:HI (match_dup 1) (parallel [(const_int 5)])))</span>
<span class="lineNum">   14547 </span><span class="lineCov">     516906 :               (ssse3_plusminus:HI</span>
<span class="lineNum">   14548 </span><span class="lineCov">     516906 :                 (vec_select:HI (match_dup 1) (parallel [(const_int 6)]))</span>
<span class="lineNum">   14549 </span><span class="lineCov">     516906 :                 (vec_select:HI (match_dup 1) (parallel [(const_int 7)])))))</span>
<span class="lineNum">   14550 </span><span class="lineCov">     516906 :           (vec_concat:V4HI</span>
<span class="lineNum">   14551 </span><span class="lineCov">     516906 :             (vec_concat:V2HI</span>
<span class="lineNum">   14552 </span><span class="lineCov">     516906 :               (ssse3_plusminus:HI</span>
<span class="lineNum">   14553 </span><span class="lineCov">     516906 :                 (vec_select:HI</span>
<span class="lineNum">   14554 </span><span class="lineCov">     516906 :                   (match_operand:V8HI 2 &quot;vector_operand&quot; &quot;xBm,xm&quot;)</span>
<span class="lineNum">   14555 </span><span class="lineCov">     516906 :                   (parallel [(const_int 0)]))</span>
<span class="lineNum">   14556 </span><span class="lineCov">     516906 :                 (vec_select:HI (match_dup 2) (parallel [(const_int 1)])))</span>
<span class="lineNum">   14557 </span><span class="lineCov">     516906 :               (ssse3_plusminus:HI</span>
<span class="lineNum">   14558 </span><span class="lineCov">     516906 :                 (vec_select:HI (match_dup 2) (parallel [(const_int 2)]))</span>
<span class="lineNum">   14559 </span><span class="lineCov">     516906 :                 (vec_select:HI (match_dup 2) (parallel [(const_int 3)]))))</span>
<span class="lineNum">   14560 </span><span class="lineCov">     516906 :             (vec_concat:V2HI</span>
<span class="lineNum">   14561 </span><span class="lineCov">     516906 :               (ssse3_plusminus:HI</span>
<span class="lineNum">   14562 </span><span class="lineCov">     516906 :                 (vec_select:HI (match_dup 2) (parallel [(const_int 4)]))</span>
<span class="lineNum">   14563 </span><span class="lineCov">     516906 :                 (vec_select:HI (match_dup 2) (parallel [(const_int 5)])))</span>
<span class="lineNum">   14564 </span><span class="lineCov">     516906 :               (ssse3_plusminus:HI</span>
<span class="lineNum">   14565 </span><span class="lineCov">     516906 :                 (vec_select:HI (match_dup 2) (parallel [(const_int 6)]))</span>
<span class="lineNum">   14566 </span><span class="lineCov">     516906 :                 (vec_select:HI (match_dup 2) (parallel [(const_int 7)])))))))]</span>
<span class="lineNum">   14567 </span><span class="lineCov">     516984 :   &quot;TARGET_SSSE3&quot;</span>
<span class="lineNum">   14568 </span><span class="lineCov">     516912 :   &quot;@</span>
<span class="lineNum">   14569 </span><span class="lineCov">     516906 :    ph&lt;plusminus_mnemonic&gt;w\t{%2, %0|%0, %2}</span>
<span class="lineNum">   14570 </span><span class="lineCov">     516906 :    vph&lt;plusminus_mnemonic&gt;w\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   14571 </span><span class="lineCov">     516979 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<span class="lineNum">   14572 </span><span class="lineCov">     516935 :    (set_attr &quot;type&quot; &quot;sseiadd&quot;)</span>
<span class="lineNum">   14573 </span><span class="lineCov">     516935 :    (set_attr &quot;atom_unit&quot; &quot;complex&quot;)</span>
<span class="lineNum">   14574 </span><span class="lineCov">     516906 :    (set_attr &quot;prefix_data16&quot; &quot;1,*&quot;)</span>
<span class="lineNum">   14575 </span><span class="lineCov">     516906 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   14576 </span><span class="lineCov">     516906 :    (set_attr &quot;prefix&quot; &quot;orig,vex&quot;)</span>
<span class="lineNum">   14577 </span><span class="lineCov">     516906 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   14578 </span><span class="lineCov">     516906 : </span>
<span class="lineNum">   14579 </span><span class="lineCov">     516906 : (define_insn &quot;ssse3_ph&lt;plusminus_mnemonic&gt;wv4hi3&quot;</span>
<span class="lineNum">   14580 </span><span class="lineCov">     516906 :   [(set (match_operand:V4HI 0 &quot;register_operand&quot; &quot;=y&quot;)</span>
<span class="lineNum">   14581 </span><span class="lineCov">     518016 :         (vec_concat:V4HI</span>
<span class="lineNum">   14582 </span><span class="lineCov">     516906 :           (vec_concat:V2HI</span>
<span class="lineNum">   14583 </span><span class="lineCov">     516906 :             (ssse3_plusminus:HI</span>
<span class="lineNum">   14584 </span><span class="lineCov">     516906 :               (vec_select:HI</span>
<span class="lineNum">   14585 </span><span class="lineCov">     517147 :                 (match_operand:V4HI 1 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">   14586 </span><span class="lineCov">     518016 :                 (parallel [(const_int 0)]))</span>
<span class="lineNum">   14587 </span><span class="lineCov">     518016 :               (vec_select:HI (match_dup 1) (parallel [(const_int 1)])))</span>
<span class="lineNum">   14588 </span><span class="lineCov">     518016 :             (ssse3_plusminus:HI</span>
<span class="lineNum">   14589 </span><span class="lineCov">     518016 :               (vec_select:HI (match_dup 1) (parallel [(const_int 2)]))</span>
<span class="lineNum">   14590 </span><span class="lineCov">     518016 :               (vec_select:HI (match_dup 1) (parallel [(const_int 3)]))))</span>
<span class="lineNum">   14591 </span><span class="lineCov">     518016 :           (vec_concat:V2HI</span>
<span class="lineNum">   14592 </span><span class="lineCov">     516906 :             (ssse3_plusminus:HI</span>
<span class="lineNum">   14593 </span><span class="lineCov">     518016 :               (vec_select:HI</span>
<span class="lineNum">   14594 </span><span class="lineCov">     518016 :                 (match_operand:V4HI 2 &quot;nonimmediate_operand&quot; &quot;ym&quot;)</span>
<span class="lineNum">   14595 </span><span class="lineCov">     518016 :                 (parallel [(const_int 0)]))</span>
<span class="lineNum">   14596 </span><span class="lineCov">     516906 :               (vec_select:HI (match_dup 2) (parallel [(const_int 1)])))</span>
<span class="lineNum">   14597 </span><span class="lineCov">     517248 :             (ssse3_plusminus:HI</span>
<span class="lineNum">   14598 </span><span class="lineCov">     517248 :               (vec_select:HI (match_dup 2) (parallel [(const_int 2)]))</span>
<span class="lineNum">   14599 </span><span class="lineCov">     517248 :               (vec_select:HI (match_dup 2) (parallel [(const_int 3)]))))))]</span>
<span class="lineNum">   14600 </span><span class="lineCov">     516929 :   &quot;TARGET_SSSE3&quot;</span>
<span class="lineNum">   14601 </span><span class="lineCov">     516914 :   &quot;ph&lt;plusminus_mnemonic&gt;w\t{%2, %0|%0, %2}&quot;</span>
<span class="lineNum">   14602 </span><span class="lineCov">     517163 :   [(set_attr &quot;type&quot; &quot;sseiadd&quot;)</span>
<span class="lineNum">   14603 </span><span class="lineCov">     516906 :    (set_attr &quot;atom_unit&quot; &quot;complex&quot;)</span>
<span class="lineNum">   14604 </span><span class="lineCov">     517016 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   14605 </span><span class="lineCov">     516981 :    (set (attr &quot;prefix_rex&quot;) (symbol_ref &quot;x86_extended_reg_mentioned_p (insn)&quot;))</span>
<span class="lineNum">   14606 </span><span class="lineCov">     517016 :    (set_attr &quot;mode&quot; &quot;DI&quot;)])</span>
<span class="lineNum">   14607 </span><span class="lineCov">     516976 : </span>
<span class="lineNum">   14608 </span><span class="lineCov">     516906 : (define_insn &quot;avx2_ph&lt;plusminus_mnemonic&gt;dv8si3&quot;</span>
<span class="lineNum">   14609 </span><span class="lineCov">     516906 :   [(set (match_operand:V8SI 0 &quot;register_operand&quot; &quot;=x&quot;)</span>
<span class="lineNum">   14610 </span><span class="lineCov">     516906 :         (vec_concat:V8SI</span>
<span class="lineNum">   14611 </span><span class="lineCov">     516906 :           (vec_concat:V4SI</span>
<a name="14612"><span class="lineNum">   14612 </span><span class="lineCov">     516906 :             (vec_concat:V2SI</span></a>
<span class="lineNum">   14613 </span><span class="lineCov">     516906 :               (plusminus:SI</span>
<span class="lineNum">   14614 </span><span class="lineCov">     794621 :                 (vec_select:SI</span>
<span class="lineNum">   14615 </span><span class="lineCov">     516906 :                   (match_operand:V8SI 1 &quot;register_operand&quot; &quot;x&quot;)</span>
<span class="lineNum">   14616 </span><span class="lineCov">     516906 :                   (parallel [(const_int 0)]))</span>
<span class="lineNum">   14617 </span><span class="lineCov">     516906 :                 (vec_select:SI (match_dup 1) (parallel [(const_int 1)])))</span>
<span class="lineNum">   14618 </span><span class="lineCov">     794621 :               (plusminus:SI</span>
<span class="lineNum">   14619 </span><span class="lineCov">     794621 :                 (vec_select:SI (match_dup 1) (parallel [(const_int 2)]))</span>
<span class="lineNum">   14620 </span><span class="lineCov">     794621 :                 (vec_select:SI (match_dup 1) (parallel [(const_int 3)]))))</span>
<span class="lineNum">   14621 </span><span class="lineCov">     794621 :             (vec_concat:V2SI</span>
<span class="lineNum">   14622 </span><span class="lineCov">     794621 :               (plusminus:SI</span>
<span class="lineNum">   14623 </span><span class="lineCov">     794621 :                 (vec_select:SI (match_dup 1) (parallel [(const_int 4)]))</span>
<span class="lineNum">   14624 </span><span class="lineCov">     794621 :                 (vec_select:SI (match_dup 1) (parallel [(const_int 5)])))</span>
<span class="lineNum">   14625 </span><span class="lineCov">     794621 :               (plusminus:SI</span>
<span class="lineNum">   14626 </span><span class="lineCov">     794621 :                 (vec_select:SI (match_dup 1) (parallel [(const_int 6)]))</span>
<span class="lineNum">   14627 </span><span class="lineCov">     516906 :                 (vec_select:SI (match_dup 1) (parallel [(const_int 7)])))))</span>
<span class="lineNum">   14628 </span><span class="lineCov">     520355 :           (vec_concat:V4SI</span>
<span class="lineNum">   14629 </span><span class="lineCov">     520355 :             (vec_concat:V2SI</span>
<span class="lineNum">   14630 </span><span class="lineCov">     516906 :               (plusminus:SI</span>
<span class="lineNum">   14631 </span><span class="lineCov">     516928 :                 (vec_select:SI</span>
<span class="lineNum">   14632 </span><span class="lineCov">     516950 :                   (match_operand:V8SI 2 &quot;nonimmediate_operand&quot; &quot;xm&quot;)</span>
<span class="lineNum">   14633 </span><span class="lineCov">     516928 :                   (parallel [(const_int 0)]))</span>
<span class="lineNum">   14634 </span><span class="lineCov">     516906 :                 (vec_select:SI (match_dup 2) (parallel [(const_int 1)])))</span>
<span class="lineNum">   14635 </span><span class="lineCov">     516928 :               (plusminus:SI</span>
<span class="lineNum">   14636 </span><span class="lineCov">     516928 :                 (vec_select:SI (match_dup 2) (parallel [(const_int 2)]))</span>
<span class="lineNum">   14637 </span><span class="lineCov">     516928 :                 (vec_select:SI (match_dup 2) (parallel [(const_int 3)]))))</span>
<span class="lineNum">   14638 </span><span class="lineCov">     516950 :             (vec_concat:V2SI</span>
<span class="lineNum">   14639 </span><span class="lineCov">     516906 :               (plusminus:SI</span>
<span class="lineNum">   14640 </span><span class="lineCov">     516928 :                 (vec_select:SI (match_dup 2) (parallel [(const_int 4)]))</span>
<span class="lineNum">   14641 </span><span class="lineCov">     516928 :                 (vec_select:SI (match_dup 2) (parallel [(const_int 5)])))</span>
<span class="lineNum">   14642 </span><span class="lineCov">     516928 :               (plusminus:SI</span>
<span class="lineNum">   14643 </span><span class="lineCov">     516906 :                 (vec_select:SI (match_dup 2) (parallel [(const_int 6)]))</span>
<span class="lineNum">   14644 </span><span class="lineCov">     516928 :                 (vec_select:SI (match_dup 2) (parallel [(const_int 7)])))))))]</span>
<span class="lineNum">   14645 </span><span class="lineCov">     516950 :   &quot;TARGET_AVX2&quot;</span>
<span class="lineNum">   14646 </span><span class="lineCov">     516928 :   &quot;vph&lt;plusminus_mnemonic&gt;d\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   14647 </span><span class="lineCov">     516906 :   [(set_attr &quot;type&quot; &quot;sseiadd&quot;)</span>
<span class="lineNum">   14648 </span><span class="lineCov">     516928 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   14649 </span><span class="lineCov">     516928 :    (set_attr &quot;prefix&quot; &quot;vex&quot;)</span>
<span class="lineNum">   14650 </span><span class="lineCov">     516906 :    (set_attr &quot;mode&quot; &quot;OI&quot;)])</span>
<span class="lineNum">   14651 </span><span class="lineCov">     516920 : </span>
<span class="lineNum">   14652 </span><span class="lineCov">     516920 : (define_insn &quot;ssse3_ph&lt;plusminus_mnemonic&gt;dv4si3&quot;</span>
<span class="lineNum">   14653 </span><span class="lineCov">     516920 :   [(set (match_operand:V4SI 0 &quot;register_operand&quot; &quot;=x,x&quot;)</span>
<span class="lineNum">   14654 </span><span class="lineCov">     517091 :         (vec_concat:V4SI</span>
<span class="lineNum">   14655 </span><span class="lineCov">     516906 :           (vec_concat:V2SI</span>
<span class="lineNum">   14656 </span><span class="lineCov">     517013 :             (plusminus:SI</span>
<span class="lineNum">   14657 </span><span class="lineCov">     516928 :               (vec_select:SI</span>
<span class="lineNum">   14658 </span><span class="lineCov">     516991 :                 (match_operand:V4SI 1 &quot;register_operand&quot; &quot;0,x&quot;)</span>
<span class="lineNum">   14659 </span><span class="lineCov">     516906 :                 (parallel [(const_int 0)]))</span>
<span class="lineNum">   14660 </span><span class="lineCov">     516991 :               (vec_select:SI (match_dup 1) (parallel [(const_int 1)])))</span>
<span class="lineNum">   14661 </span><span class="lineCov">     517076 :             (plusminus:SI</span>
<span class="lineNum">   14662 </span><span class="lineCov">     516991 :               (vec_select:SI (match_dup 1) (parallel [(const_int 2)]))</span>
<span class="lineNum">   14663 </span><span class="lineCov">     516906 :               (vec_select:SI (match_dup 1) (parallel [(const_int 3)]))))</span>
<span class="lineNum">   14664 </span><span class="lineCov">     516991 :           (vec_concat:V2SI</span>
<span class="lineNum">   14665 </span><span class="lineCov">     517076 :             (plusminus:SI</span>
<span class="lineNum">   14666 </span><span class="lineCov">     516991 :               (vec_select:SI</span>
<span class="lineNum">   14667 </span><span class="lineCov">     516906 :                 (match_operand:V4SI 2 &quot;vector_operand&quot; &quot;xBm,xm&quot;)</span>
<span class="lineNum">   14668 </span><span class="lineCov">     516991 :                 (parallel [(const_int 0)]))</span>
<span class="lineNum">   14669 </span><span class="lineCov">     517076 :               (vec_select:SI (match_dup 2) (parallel [(const_int 1)])))</span>
<span class="lineNum">   14670 </span><span class="lineCov">     516991 :             (plusminus:SI</span>
<span class="lineNum">   14671 </span><span class="lineCov">     516906 :               (vec_select:SI (match_dup 2) (parallel [(const_int 2)]))</span>
<span class="lineNum">   14672 </span><span class="lineCov">     516991 :               (vec_select:SI (match_dup 2) (parallel [(const_int 3)]))))))]</span>
<span class="lineNum">   14673 </span><span class="lineCov">     516958 :   &quot;TARGET_SSSE3&quot;</span>
<span class="lineNum">   14674 </span><span class="lineCov">     516991 :   &quot;@</span>
<span class="lineNum">   14675 </span><span class="lineCov">     516906 :    ph&lt;plusminus_mnemonic&gt;d\t{%2, %0|%0, %2}</span>
<span class="lineNum">   14676 </span><span class="lineCov">     516991 :    vph&lt;plusminus_mnemonic&gt;d\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   14677 </span><span class="lineCov">     517076 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<span class="lineNum">   14678 </span><span class="lineCov">     516991 :    (set_attr &quot;type&quot; &quot;sseiadd&quot;)</span>
<span class="lineNum">   14679 </span><span class="lineCov">     516906 :    (set_attr &quot;atom_unit&quot; &quot;complex&quot;)</span>
<span class="lineNum">   14680 </span><span class="lineCov">     516991 :    (set_attr &quot;prefix_data16&quot; &quot;1,*&quot;)</span>
<span class="lineNum">   14681 </span><span class="lineCov">     526166 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   14682 </span><span class="lineCov">     517035 :    (set_attr &quot;prefix&quot; &quot;orig,vex&quot;)</span>
<span class="lineNum">   14683 </span><span class="lineCov">     526037 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   14684 </span><span class="lineCov">     516991 : </span>
<span class="lineNum">   14685 </span><span class="lineCov">     517013 : (define_insn &quot;ssse3_ph&lt;plusminus_mnemonic&gt;dv2si3&quot;</span>
<span class="lineNum">   14686 </span><span class="lineCov">     526050 :   [(set (match_operand:V2SI 0 &quot;register_operand&quot; &quot;=y&quot;)</span>
<span class="lineNum">   14687 </span><span class="lineCov">     516906 :         (vec_concat:V2SI</span>
<span class="lineNum">   14688 </span><span class="lineCov">     525965 :           (plusminus:SI</span>
<span class="lineNum">   14689 </span><span class="lineCov">     525965 :             (vec_select:SI</span>
<span class="lineNum">   14690 </span><span class="lineCov">     516906 :               (match_operand:V2SI 1 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">   14691 </span><span class="lineCov">     525965 :               (parallel [(const_int 0)]))</span>
<span class="lineNum">   14692 </span><span class="lineCov">     525965 :             (vec_select:SI (match_dup 1) (parallel [(const_int 1)])))</span>
<span class="lineNum">   14693 </span><span class="lineCov">     516906 :           (plusminus:SI</span>
<span class="lineNum">   14694 </span><span class="lineCov">     525704 :             (vec_select:SI</span>
<span class="lineNum">   14695 </span><span class="lineCov">     525704 :               (match_operand:V2SI 2 &quot;nonimmediate_operand&quot; &quot;ym&quot;)</span>
<span class="lineNum">   14696 </span><span class="lineCov">     516906 :               (parallel [(const_int 0)]))</span>
<span class="lineNum">   14697 </span><span class="lineCov">     524421 :             (vec_select:SI (match_dup 2) (parallel [(const_int 1)])))))]</span>
<span class="lineNum">   14698 </span><span class="lineCov">     524475 :   &quot;TARGET_SSSE3&quot;</span>
<span class="lineNum">   14699 </span><span class="lineCov">     516991 :   &quot;ph&lt;plusminus_mnemonic&gt;d\t{%2, %0|%0, %2}&quot;</span>
<span class="lineNum">   14700 </span><span class="lineCov">     516906 :   [(set_attr &quot;type&quot; &quot;sseiadd&quot;)</span>
<span class="lineNum">   14701 </span><span class="lineCov">     516991 :    (set_attr &quot;atom_unit&quot; &quot;complex&quot;)</span>
<span class="lineNum">   14702 </span><span class="lineCov">     516991 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   14703 </span><span class="lineCov">     516906 :    (set (attr &quot;prefix_rex&quot;) (symbol_ref &quot;x86_extended_reg_mentioned_p (insn)&quot;))</span>
<span class="lineNum">   14704 </span><span class="lineCov">     516991 :    (set_attr &quot;mode&quot; &quot;DI&quot;)])</span>
<span class="lineNum">   14705 </span><span class="lineCov">     516991 : </span>
<span class="lineNum">   14706 </span><span class="lineCov">     729376 : (define_insn &quot;avx2_pmaddubsw256&quot;</span>
<span class="lineNum">   14707 </span><span class="lineCov">     517623 :   [(set (match_operand:V16HI 0 &quot;register_operand&quot; &quot;=x,v&quot;)</span>
<span class="lineNum">   14708 </span><span class="lineCov">     516991 :         (ss_plus:V16HI</span>
<span class="lineNum">   14709 </span><span class="lineCov">     728682 :           (mult:V16HI</span>
<span class="lineNum">   14710 </span><span class="lineCov">     516952 :             (zero_extend:V16HI</span>
<span class="lineNum">   14711 </span><span class="lineCov">     516991 :               (vec_select:V16QI</span>
<span class="lineNum">   14712 </span><span class="lineCov">     728744 :                 (match_operand:V32QI 1 &quot;register_operand&quot; &quot;x,v&quot;)</span>
<span class="lineNum">   14713 </span><span class="lineCov">     516991 :                 (parallel [(const_int 0) (const_int 2)</span>
<span class="lineNum">   14714 </span><span class="lineCov">     531772 :                            (const_int 4) (const_int 6)</span>
<span class="lineNum">   14715 </span><span class="lineCov">     531772 :                            (const_int 8) (const_int 10)</span>
<span class="lineNum">   14716 </span><span class="lineCov">     531857 :                            (const_int 12) (const_int 14)</span>
<span class="lineNum">   14717 </span><span class="lineCov">     546638 :                            (const_int 16) (const_int 18)</span>
<span class="lineNum">   14718 </span><span class="lineCov">     517206 :                            (const_int 20) (const_int 22)</span>
<span class="lineNum">   14719 </span><span class="lineCov">     531557 :                            (const_int 24) (const_int 26)</span>
<span class="lineNum">   14720 </span><span class="lineCov">     516906 :                            (const_int 28) (const_int 30)])))</span>
<span class="lineNum">   14721 </span><span class="lineCov">     545452 :             (sign_extend:V16HI</span>
<span class="lineNum">   14722 </span><span class="lineCov">     516991 :               (vec_select:V16QI</span>
<span class="lineNum">   14723 </span><span class="lineCov">     516906 :                 (match_operand:V32QI 2 &quot;nonimmediate_operand&quot; &quot;xm,vm&quot;)</span>
<span class="lineNum">   14724 </span><span class="lineCov">     516991 :                 (parallel [(const_int 0) (const_int 2)</span>
<span class="lineNum">   14725 </span><span class="lineCov">     516991 :                            (const_int 4) (const_int 6)</span>
<span class="lineNum">   14726 </span><span class="lineCov">     516991 :                            (const_int 8) (const_int 10)</span>
<span class="lineNum">   14727 </span><span class="lineCov">     516906 :                            (const_int 12) (const_int 14)</span>
<span class="lineNum">   14728 </span><span class="lineCov">     516991 :                            (const_int 16) (const_int 18)</span>
<span class="lineNum">   14729 </span><span class="lineCov">     516991 :                            (const_int 20) (const_int 22)</span>
<span class="lineNum">   14730 </span><span class="lineCov">     516906 :                            (const_int 24) (const_int 26)</span>
<span class="lineNum">   14731 </span><span class="lineCov">     516991 :                            (const_int 28) (const_int 30)]))))</span>
<span class="lineNum">   14732 </span><span class="lineCov">     516991 :           (mult:V16HI</span>
<span class="lineNum">   14733 </span><span class="lineCov">     516906 :             (zero_extend:V16HI</span>
<span class="lineNum">   14734 </span><span class="lineCov">     516991 :               (vec_select:V16QI (match_dup 1)</span>
<span class="lineNum">   14735 </span><span class="lineCov">     516991 :                 (parallel [(const_int 1) (const_int 3)</span>
<span class="lineNum">   14736 </span><span class="lineCov">     516906 :                            (const_int 5) (const_int 7)</span>
<span class="lineNum">   14737 </span><span class="lineCov">     516991 :                            (const_int 9) (const_int 11)</span>
<span class="lineNum">   14738 </span><span class="lineCov">     516991 :                            (const_int 13) (const_int 15)</span>
<span class="lineNum">   14739 </span><span class="lineCov">     516906 :                            (const_int 17) (const_int 19)</span>
<span class="lineNum">   14740 </span><span class="lineCov">     516991 :                            (const_int 21) (const_int 23)</span>
<span class="lineNum">   14741 </span><span class="lineCov">     516906 :                            (const_int 25) (const_int 27)</span>
<span class="lineNum">   14742 </span><span class="lineCov">     516930 :                            (const_int 29) (const_int 31)])))</span>
<span class="lineNum">   14743 </span><span class="lineCov">     516930 :             (sign_extend:V16HI</span>
<span class="lineNum">   14744 </span><span class="lineCov">     516930 :               (vec_select:V16QI (match_dup 2)</span>
<span class="lineNum">   14745 </span><span class="lineCov">     516906 :                 (parallel [(const_int 1) (const_int 3)</span>
<span class="lineNum">   14746 </span><span class="lineCov">     516906 :                            (const_int 5) (const_int 7)</span>
<span class="lineNum">   14747 </span><span class="lineCov">     516906 :                            (const_int 9) (const_int 11)</span>
<span class="lineNum">   14748 </span><span class="lineCov">     516906 :                            (const_int 13) (const_int 15)</span>
<span class="lineNum">   14749 </span><span class="lineCov">     516906 :                            (const_int 17) (const_int 19)</span>
<span class="lineNum">   14750 </span><span class="lineCov">     516906 :                            (const_int 21) (const_int 23)</span>
<span class="lineNum">   14751 </span><span class="lineCov">     516906 :                            (const_int 25) (const_int 27)</span>
<span class="lineNum">   14752 </span><span class="lineCov">     516906 :                            (const_int 29) (const_int 31)]))))))]</span>
<span class="lineNum">   14753 </span><span class="lineCov">     516934 :   &quot;TARGET_AVX2&quot;</span>
<span class="lineNum">   14754 </span><span class="lineCov">     516906 :   &quot;vpmaddubsw\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   14755 </span><span class="lineCov">     516906 :   [(set_attr &quot;isa&quot; &quot;*,avx512bw&quot;)</span>
<span class="lineNum">   14756 </span><span class="lineCov">     516906 :    (set_attr &quot;type&quot; &quot;sseiadd&quot;)</span>
<span class="lineNum">   14757 </span><span class="lineCov">     516941 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   14758 </span><span class="lineCov">     516941 :    (set_attr &quot;prefix&quot; &quot;vex,evex&quot;)</span>
<span class="lineNum">   14759 </span><span class="lineCov">     516941 :    (set_attr &quot;mode&quot; &quot;OI&quot;)])</span>
<span class="lineNum">   14760 </span><span class="lineCov">     516941 : </span>
<span class="lineNum">   14761 </span><span class="lineCov">     516941 : ;; The correct representation for this is absolutely enormous, and</span>
<span class="lineNum">   14762 </span><span class="lineCov">     516938 : ;; surely not generally useful.</span>
<span class="lineNum">   14763 </span><span class="lineCov">     516938 : (define_insn &quot;avx512bw_pmaddubsw512&lt;mode&gt;&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   14764 </span><span class="lineCov">      45177 :   [(set (match_operand:VI2_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   14765 </span><span class="lineCov">     471793 :           (unspec:VI2_AVX512VL</span>
<span class="lineNum">   14766 </span><span class="lineCov">   28018965 :             [(match_operand:&lt;dbpsadbwmode&gt; 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   14767 </span><span class="lineCov">   28018930 :              (match_operand:&lt;dbpsadbwmode&gt; 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;)]</span>
<span class="lineNum">   14768 </span><span class="lineCov">   28018930 :              UNSPEC_PMADDUBSW512))]</span>
<span class="lineNum">   14769 </span><span class="lineCov">   28018960 :    &quot;TARGET_AVX512BW&quot;</span>
<span class="lineNum">   14770 </span><span class="lineCov">   28018967 :    &quot;vpmaddubsw\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;;</span>
<span class="lineNum">   14771 </span><span class="lineCov">   28018930 :   [(set_attr &quot;type&quot; &quot;sseiadd&quot;)</span>
<span class="lineNum">   14772 </span><span class="lineCov">   28018930 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   14773 </span><span class="lineCov">   28018930 :    (set_attr &quot;mode&quot; &quot;XI&quot;)])</span>
<span class="lineNum">   14774 </span><span class="lineCov">   28018930 : </span>
<span class="lineNum">   14775 </span><span class="lineCov">   28018930 : (define_insn &quot;avx512bw_umulhrswv32hi3&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   14776 </span><span class="lineCov">   28018930 :   [(set (match_operand:V32HI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   14777 </span><span class="lineCov">   28096127 :         (truncate:V32HI</span>
<span class="lineNum">   14778 </span><span class="lineCov">   28096127 :           (lshiftrt:V32SI</span>
<span class="lineNum">   14779 </span><span class="lineCov">   28096127 :             (plus:V32SI</span>
<span class="lineNum">   14780 </span><span class="lineCov">   28096127 :               (lshiftrt:V32SI</span>
<span class="lineNum">   14781 </span><span class="lineCov">   28096127 :                 (mult:V32SI</span>
<span class="lineNum">   14782 </span><span class="lineCov">   28096127 :                   (sign_extend:V32SI</span>
<span class="lineNum">   14783 </span><span class="lineCov">   28096127 :                     (match_operand:V32HI 1 &quot;nonimmediate_operand&quot; &quot;%v&quot;))</span>
<span class="lineNum">   14784 </span><span class="lineCov">   28095733 :                   (sign_extend:V32SI</span>
<span class="lineNum">   14785 </span><span class="lineCov">   28019324 :                     (match_operand:V32HI 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;)))</span>
<span class="lineNum">   14786 </span><span class="lineCov">   28019324 :                 (const_int 14))</span>
<span class="lineNum">   14787 </span><span class="lineCov">   28018979 :               (const_vector:V32HI [(const_int 1) (const_int 1)</span>
<span class="lineNum">   14788 </span><span class="lineCov">   28018979 :                                    (const_int 1) (const_int 1)</span>
<span class="lineNum">   14789 </span><span class="lineCov">   28019071 :                                    (const_int 1) (const_int 1)</span>
<span class="lineNum">   14790 </span><span class="lineCov">   28019071 :                                    (const_int 1) (const_int 1)</span>
<span class="lineNum">   14791 </span><span class="lineCov">   28018930 :                                    (const_int 1) (const_int 1)</span>
<span class="lineNum">   14792 </span><span class="lineCov">   28018930 :                                    (const_int 1) (const_int 1)</span>
<span class="lineNum">   14793 </span><span class="lineCov">   28018930 :                                    (const_int 1) (const_int 1)</span>
<span class="lineNum">   14794 </span><span class="lineCov">   28018930 :                                    (const_int 1) (const_int 1)</span>
<span class="lineNum">   14795 </span><span class="lineCov">   28018930 :                                    (const_int 1) (const_int 1)</span>
<span class="lineNum">   14796 </span><span class="lineCov">   28018930 :                                    (const_int 1) (const_int 1)</span>
<span class="lineNum">   14797 </span><span class="lineCov">   28018930 :                                    (const_int 1) (const_int 1)</span>
<span class="lineNum">   14798 </span><span class="lineCov">   28018930 :                                    (const_int 1) (const_int 1)</span>
<span class="lineNum">   14799 </span><span class="lineCov">   28018930 :                                    (const_int 1) (const_int 1)</span>
<span class="lineNum">   14800 </span><span class="lineCov">   28018930 :                                    (const_int 1) (const_int 1)</span>
<span class="lineNum">   14801 </span><span class="lineCov">   28018930 :                                    (const_int 1) (const_int 1)</span>
<span class="lineNum">   14802 </span><span class="lineCov">   28018930 :                                    (const_int 1) (const_int 1)]))</span>
<span class="lineNum">   14803 </span><span class="lineCov">   28018930 :             (const_int 1))))]</span>
<span class="lineNum">   14804 </span><span class="lineCov">   28018966 :   &quot;TARGET_AVX512BW&quot;</span>
<span class="lineNum">   14805 </span><span class="lineCov">   28018969 :   &quot;vpmulhrsw\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   14806 </span><span class="lineCov">   28018930 :   [(set_attr &quot;type&quot; &quot;sseimul&quot;)</span>
<span class="lineNum">   14807 </span><span class="lineCov">   28018930 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<a name="14808"><span class="lineNum">   14808 </span><span class="lineCov">   28018930 :    (set_attr &quot;mode&quot; &quot;XI&quot;)])</span></a>
<span class="lineNum">   14809 </span><span class="lineCov">   28018930 : </span>
<span class="lineNum">   14810 </span><span class="lineCov">   28296838 : (define_insn &quot;ssse3_pmaddubsw128&quot;</span>
<span class="lineNum">   14811 </span><span class="lineCov">   28018930 :   [(set (match_operand:V8HI 0 &quot;register_operand&quot; &quot;=x,x,v&quot;)</span>
<span class="lineNum">   14812 </span><span class="lineCov">   28018930 :         (ss_plus:V8HI</span>
<span class="lineNum">   14813 </span><span class="lineCov">   28018930 :           (mult:V8HI</span>
<span class="lineNum">   14814 </span><span class="lineCov">   28019924 :             (zero_extend:V8HI</span>
<span class="lineNum">   14815 </span><span class="lineCov">   28296838 :               (vec_select:V8QI</span>
<span class="lineNum">   14816 </span><span class="lineCov">   28296838 :                 (match_operand:V16QI 1 &quot;register_operand&quot; &quot;0,x,v&quot;)</span>
<span class="lineNum">   14817 </span><span class="lineCov">   28296838 :                 (parallel [(const_int 0) (const_int 2)</span>
<span class="lineNum">   14818 </span><span class="lineCov">   28019203 :                            (const_int 4) (const_int 6)</span>
<span class="lineNum">   14819 </span><span class="lineCov">   28296565 :                            (const_int 8) (const_int 10)</span>
<span class="lineNum">   14820 </span><span class="lineCov">   28296838 :                            (const_int 12) (const_int 14)])))</span>
<span class="lineNum">   14821 </span><span class="lineCov">   28296838 :             (sign_extend:V8HI</span>
<span class="lineNum">   14822 </span><span class="lineCov">   28018930 :               (vec_select:V8QI</span>
<span class="lineNum">   14823 </span><span class="lineCov">   28022638 :                 (match_operand:V16QI 2 &quot;vector_operand&quot; &quot;xBm,xm,vm&quot;)</span>
<span class="lineNum">   14824 </span><span class="lineCov">   28022638 :                 (parallel [(const_int 0) (const_int 2)</span>
<span class="lineNum">   14825 </span><span class="lineCov">   28018930 :                            (const_int 4) (const_int 6)</span>
<span class="lineNum">   14826 </span><span class="lineCov">   28023396 :                            (const_int 8) (const_int 10)</span>
<span class="lineNum">   14827 </span><span class="lineCov">   28023396 :                            (const_int 12) (const_int 14)]))))</span>
<span class="lineNum">   14828 </span><span class="lineCov">   28018930 :           (mult:V8HI</span>
<span class="lineNum">   14829 </span><span class="lineCov">   28021925 :             (zero_extend:V8HI</span>
<span class="lineNum">   14830 </span><span class="lineCov">   28021695 :               (vec_select:V8QI (match_dup 1)</span>
<span class="lineNum">   14831 </span><span class="lineCov">   28019160 :                 (parallel [(const_int 1) (const_int 3)</span>
<span class="lineNum">   14832 </span><span class="lineCov">   28019160 :                            (const_int 5) (const_int 7)</span>
<span class="lineNum">   14833 </span><span class="lineCov">   28022503 :                            (const_int 9) (const_int 11)</span>
<span class="lineNum">   14834 </span><span class="lineCov">   28018930 :                            (const_int 13) (const_int 15)])))</span>
<span class="lineNum">   14835 </span><span class="lineCov">   28019652 :             (sign_extend:V8HI</span>
<span class="lineNum">   14836 </span><span class="lineCov">   28019652 :               (vec_select:V8QI (match_dup 2)</span>
<span class="lineNum">   14837 </span><span class="lineCov">   28019652 :                 (parallel [(const_int 1) (const_int 3)</span>
<span class="lineNum">   14838 </span><span class="lineCov">   28019652 :                            (const_int 5) (const_int 7)</span>
<span class="lineNum">   14839 </span><span class="lineCov">   28019652 :                            (const_int 9) (const_int 11)</span>
<span class="lineNum">   14840 </span><span class="lineCov">   28019652 :                            (const_int 13) (const_int 15)]))))))]</span>
<span class="lineNum">   14841 </span><span class="lineCov">   28019684 :   &quot;TARGET_SSSE3&quot;</span>
<span class="lineNum">   14842 </span><span class="lineCov">   28018933 :   &quot;@</span>
<span class="lineNum">   14843 </span><span class="lineCov">   28019187 :    pmaddubsw\t{%2, %0|%0, %2}</span>
<span class="lineNum">   14844 </span><span class="lineCov">   28019187 :    vpmaddubsw\t{%2, %1, %0|%0, %1, %2}</span>
<span class="lineNum">   14845 </span><span class="lineCov">   28018930 :    vpmaddubsw\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   14846 </span><span class="lineCov">   28018958 :   [(set_attr &quot;isa&quot; &quot;noavx,avx,avx512bw&quot;)</span>
<span class="lineNum">   14847 </span><span class="lineCov">   28018958 :    (set_attr &quot;type&quot; &quot;sseiadd&quot;)</span>
<span class="lineNum">   14848 </span><span class="lineCov">   28018930 :    (set_attr &quot;atom_unit&quot; &quot;simul&quot;)</span>
<span class="lineNum">   14849 </span><span class="lineCov">   28019032 :    (set_attr &quot;prefix_data16&quot; &quot;1,*,*&quot;)</span>
<span class="lineNum">   14850 </span><span class="lineCov">   28019032 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   14851 </span><span class="lineCov">   28019032 :    (set_attr &quot;prefix&quot; &quot;orig,vex,evex&quot;)</span>
<span class="lineNum">   14852 </span><span class="lineCov">   28019032 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   14853 </span><span class="lineCov">   28018930 : </span>
<span class="lineNum">   14854 </span><span class="lineCov">   28018999 : (define_insn &quot;ssse3_pmaddubsw&quot;</span>
<span class="lineNum">   14855 </span><span class="lineCov">   28019068 :   [(set (match_operand:V4HI 0 &quot;register_operand&quot; &quot;=y&quot;)</span>
<span class="lineNum">   14856 </span><span class="lineCov">   28018930 :         (ss_plus:V4HI</span>
<span class="lineNum">   14857 </span><span class="lineCov">   28018930 :           (mult:V4HI</span>
<span class="lineNum">   14858 </span><span class="lineCov">   28018930 :             (zero_extend:V4HI</span>
<span class="lineNum">   14859 </span><span class="lineCov">   28018930 :               (vec_select:V4QI</span>
<span class="lineNum">   14860 </span><span class="lineCov">   28018930 :                 (match_operand:V8QI 1 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">   14861 </span><span class="lineCov">   28018930 :                 (parallel [(const_int 0) (const_int 2)</span>
<span class="lineNum">   14862 </span><span class="lineCov">   28018930 :                            (const_int 4) (const_int 6)])))</span>
<span class="lineNum">   14863 </span><span class="lineCov">   28018930 :             (sign_extend:V4HI</span>
<span class="lineNum">   14864 </span><span class="lineCov">   28018930 :               (vec_select:V4QI</span>
<span class="lineNum">   14865 </span><span class="lineCov">   28018930 :                 (match_operand:V8QI 2 &quot;nonimmediate_operand&quot; &quot;ym&quot;)</span>
<span class="lineNum">   14866 </span><span class="lineCov">   28018930 :                 (parallel [(const_int 0) (const_int 2)</span>
<span class="lineNum">   14867 </span><span class="lineCov">   28018930 :                            (const_int 4) (const_int 6)]))))</span>
<span class="lineNum">   14868 </span><span class="lineCov">   28018930 :           (mult:V4HI</span>
<span class="lineNum">   14869 </span><span class="lineCov">   28018930 :             (zero_extend:V4HI</span>
<span class="lineNum">   14870 </span><span class="lineCov">   28018930 :               (vec_select:V4QI (match_dup 1)</span>
<span class="lineNum">   14871 </span><span class="lineCov">   28018930 :                 (parallel [(const_int 1) (const_int 3)</span>
<span class="lineNum">   14872 </span><span class="lineCov">   28018930 :                            (const_int 5) (const_int 7)])))</span>
<span class="lineNum">   14873 </span><span class="lineCov">   28018930 :             (sign_extend:V4HI</span>
<span class="lineNum">   14874 </span><span class="lineCov">   28018930 :               (vec_select:V4QI (match_dup 2)</span>
<span class="lineNum">   14875 </span><span class="lineCov">   28018930 :                 (parallel [(const_int 1) (const_int 3)</span>
<span class="lineNum">   14876 </span><span class="lineCov">   28018930 :                            (const_int 5) (const_int 7)]))))))]</span>
<span class="lineNum">   14877 </span><span class="lineCov">   28018953 :   &quot;TARGET_SSSE3&quot;</span>
<span class="lineNum">   14878 </span><span class="lineCov">   28018930 :   &quot;pmaddubsw\t{%2, %0|%0, %2}&quot;</span>
<span class="lineNum">   14879 </span><span class="lineCov">   28018930 :   [(set_attr &quot;type&quot; &quot;sseiadd&quot;)</span>
<span class="lineNum">   14880 </span><span class="lineCov">   28018930 :    (set_attr &quot;atom_unit&quot; &quot;simul&quot;)</span>
<span class="lineNum">   14881 </span><span class="lineCov">   28018930 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   14882 </span><span class="lineCov">   28018930 :    (set (attr &quot;prefix_rex&quot;) (symbol_ref &quot;x86_extended_reg_mentioned_p (insn)&quot;))</span>
<span class="lineNum">   14883 </span><span class="lineCov">   28018930 :    (set_attr &quot;mode&quot; &quot;DI&quot;)])</span>
<span class="lineNum">   14884 </span><span class="lineCov">   28018930 : </span>
<a name="14885"><span class="lineNum">   14885 </span><span class="lineCov">   28018930 : (define_mode_iterator PMULHRSW</span></a>
<span class="lineNum">   14886 </span><span class="lineCov">   28018930 :   [V4HI V8HI (V16HI &quot;TARGET_AVX2&quot;)])</span>
<span class="lineNum">   14887 </span><span class="lineCov">   28057217 : </span>
<span class="lineNum">   14888 </span><span class="lineCov">   28018930 : (define_expand &quot;&lt;ssse3_avx2&gt;_pmulhrsw&lt;mode&gt;3_mask&quot;</span>
<span class="lineNum">   14889 </span><span class="lineCov">   28018930 :   [(set (match_operand:PMULHRSW 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   14890 </span><span class="lineCov">   28018930 :         (vec_merge:PMULHRSW</span>
<span class="lineNum">   14891 </span><span class="lineCov">   28057217 :           (truncate:PMULHRSW</span>
<span class="lineNum">   14892 </span><span class="lineCov">   28057217 :             (lshiftrt:&lt;ssedoublemode&gt;</span>
<span class="lineNum">   14893 </span><span class="lineCov">   28057217 :               (plus:&lt;ssedoublemode&gt;</span>
<span class="lineNum">   14894 </span><span class="lineCov">   28057217 :                 (lshiftrt:&lt;ssedoublemode&gt;</span>
<span class="lineNum">   14895 </span><span class="lineCov">   28057217 :                   (mult:&lt;ssedoublemode&gt;</span>
<span class="lineNum">   14896 </span><span class="lineCov">   28057217 :                     (sign_extend:&lt;ssedoublemode&gt;</span>
<span class="lineNum">   14897 </span><span class="lineCov">   28057217 :                       (match_operand:PMULHRSW 1 &quot;nonimmediate_operand&quot;))</span>
<span class="lineNum">   14898 </span><span class="lineCov">   28057217 :                     (sign_extend:&lt;ssedoublemode&gt;</span>
<span class="lineNum">   14899 </span><span class="lineCov">   28018930 :                       (match_operand:PMULHRSW 2 &quot;nonimmediate_operand&quot;)))</span>
<span class="lineNum">   14900 </span><span class="lineCov">   28056815 :                   (const_int 14))</span>
<span class="lineNum">   14901 </span><span class="lineCov">   28056815 :                 (match_dup 5))</span>
<span class="lineNum">   14902 </span><span class="lineCov">   28018930 :               (const_int 1)))</span>
<span class="lineNum">   14903 </span><span class="lineCov">   28056815 :           (match_operand:PMULHRSW 3 &quot;register_operand&quot;)</span>
<span class="lineNum">   14904 </span><span class="lineCov">   28056815 :           (match_operand:&lt;avx512fmaskmode&gt; 4 &quot;register_operand&quot;)))]</span>
<span class="lineNum">   14905 </span><span class="lineCov">   28056815 :   &quot;TARGET_AVX512BW &amp;&amp; TARGET_AVX512VL&quot;</span>
<span class="lineNum">   14906 </span><span class="lineCov">   28056815 : {</span>
<span class="lineNum">   14907 </span><span class="lineCov">   28018930 :   operands[5] = CONST1_RTX(&lt;MODE&gt;mode);</span>
<span class="lineNum">   14908 </span><span class="lineCov">   28056234 :   ix86_fixup_binary_operands_no_copy (MULT, &lt;MODE&gt;mode, operands);</span>
<span class="lineNum">   14909 </span><span class="lineCov">   28056234 : })</span>
<span class="lineNum">   14910 </span><span class="lineCov">   28019015 : </span>
<span class="lineNum">   14911 </span><span class="lineCov">   28019015 : (define_expand &quot;&lt;ssse3_avx2&gt;_pmulhrsw&lt;mode&gt;3&quot;</span>
<span class="lineNum">   14912 </span><span class="lineCov">   28019015 :   [(set (match_operand:PMULHRSW 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   14913 </span><span class="lineCov">   28056319 :         (truncate:PMULHRSW</span>
<span class="lineNum">   14914 </span><span class="lineCov">   28056149 :           (lshiftrt:&lt;ssedoublemode&gt;</span>
<span class="lineNum">   14915 </span><span class="lineCov">   28019015 :             (plus:&lt;ssedoublemode&gt;</span>
<span class="lineNum">   14916 </span><span class="lineCov">   28019015 :               (lshiftrt:&lt;ssedoublemode&gt;</span>
<span class="lineNum">   14917 </span><span class="lineCov">   28018930 :                 (mult:&lt;ssedoublemode&gt;</span>
<span class="lineNum">   14918 </span><span class="lineCov">   28019015 :                   (sign_extend:&lt;ssedoublemode&gt;</span>
<span class="lineNum">   14919 </span><span class="lineCov">   28019015 :                     (match_operand:PMULHRSW 1 &quot;nonimmediate_operand&quot;))</span>
<span class="lineNum">   14920 </span><span class="lineCov">   28018930 :                   (sign_extend:&lt;ssedoublemode&gt;</span>
<span class="lineNum">   14921 </span><span class="lineCov">   28019015 :                     (match_operand:PMULHRSW 2 &quot;nonimmediate_operand&quot;)))</span>
<span class="lineNum">   14922 </span><span class="lineCov">   28018930 :                 (const_int 14))</span>
<span class="lineNum">   14923 </span><span class="lineCov">   28018983 :               (match_dup 3))</span>
<span class="lineNum">   14924 </span><span class="lineCov">   28018983 :             (const_int 1))))]</span>
<span class="lineNum">   14925 </span><span class="lineCov">   28018930 :   &quot;TARGET_AVX2&quot;</span>
<span class="lineNum">   14926 </span><span class="lineCov">   28018983 : {</span>
<span class="lineNum">   14927 </span><span class="lineCov">   28018983 :   operands[3] = CONST1_RTX(&lt;MODE&gt;mode);</span>
<span class="lineNum">   14928 </span><span class="lineCov">   28018983 :   ix86_fixup_binary_operands_no_copy (MULT, &lt;MODE&gt;mode, operands);</span>
<span class="lineNum">   14929 </span><span class="lineCov">   28018930 : })</span>
<span class="lineNum">   14930 </span><span class="lineCov">   28018983 : </span>
<span class="lineNum">   14931 </span><span class="lineCov">   28018983 : (define_insn &quot;*&lt;ssse3_avx2&gt;_pmulhrsw&lt;mode&gt;3&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   14932 </span><span class="lineCov">   28018983 :   [(set (match_operand:VI2_AVX2 0 &quot;register_operand&quot; &quot;=x,x,v&quot;)</span>
<span class="lineNum">   14933 </span><span class="lineCov">   28019036 :         (truncate:VI2_AVX2</span>
<span class="lineNum">   14934 </span><span class="lineCov">   28018930 :           (lshiftrt:&lt;ssedoublemode&gt;</span>
<span class="lineNum">   14935 </span><span class="lineCov">   28018930 :             (plus:&lt;ssedoublemode&gt;</span>
<span class="lineNum">   14936 </span><span class="lineCov">   28018930 :               (lshiftrt:&lt;ssedoublemode&gt;</span>
<span class="lineNum">   14937 </span><span class="lineCov">   28018930 :                 (mult:&lt;ssedoublemode&gt;</span>
<span class="lineNum">   14938 </span><span class="lineCov">   28018930 :                   (sign_extend:&lt;ssedoublemode&gt;</span>
<span class="lineNum">   14939 </span><span class="lineCov">   28018930 :                     (match_operand:VI2_AVX2 1 &quot;vector_operand&quot; &quot;%0,x,v&quot;))</span>
<span class="lineNum">   14940 </span><span class="lineCov">   28018930 :                   (sign_extend:&lt;ssedoublemode&gt;</span>
<span class="lineNum">   14941 </span><span class="lineCov">   28018930 :                     (match_operand:VI2_AVX2 2 &quot;vector_operand&quot; &quot;xBm,xm,vm&quot;)))</span>
<span class="lineNum">   14942 </span><span class="lineCov">   28018930 :                 (const_int 14))</span>
<span class="lineNum">   14943 </span><span class="lineCov">   28018930 :               (match_operand:VI2_AVX2 3 &quot;const1_operand&quot;))</span>
<span class="lineNum">   14944 </span><span class="lineCov">   28018930 :             (const_int 1))))]</span>
<span class="lineNum">   14945 </span><span class="lineCov">   28019256 :   &quot;TARGET_SSSE3 &amp;&amp; &lt;mask_mode512bit_condition&gt; &amp;&amp; &lt;mask_avx512bw_condition&gt;</span>
<span class="lineNum">   14946 </span><span class="lineCov">   28019256 :    &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">   14947 </span><span class="lineCov">   28018978 :   &quot;@</span>
<span class="lineNum">   14948 </span><span class="lineCov">   28018930 :    pmulhrsw\t{%2, %0|%0, %2}</span>
<span class="lineNum">   14949 </span><span class="lineCov">   28018930 :    vpmulhrsw\t{%2, %1, %0&lt;mask_operand4&gt;|%0&lt;mask_operand4&gt;, %1, %2}</span>
<span class="lineNum">   14950 </span><span class="lineCov">   28018930 :    vpmulhrsw\t{%2, %1, %0&lt;mask_operand4&gt;|%0&lt;mask_operand4&gt;, %1, %2}&quot;</span>
<span class="lineNum">   14951 </span><span class="lineCov">   28018930 :   [(set_attr &quot;isa&quot; &quot;noavx,avx,avx512bw&quot;)</span>
<span class="lineNum">   14952 </span><span class="lineCov">   28018930 :    (set_attr &quot;type&quot; &quot;sseimul&quot;)</span>
<span class="lineNum">   14953 </span><span class="lineCov">   28018930 :    (set_attr &quot;prefix_data16&quot; &quot;1,*,*&quot;)</span>
<span class="lineNum">   14954 </span><span class="lineCov">   28018930 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   14955 </span><span class="lineCov">   28018930 :    (set_attr &quot;prefix&quot; &quot;orig,maybe_evex,evex&quot;)</span>
<span class="lineNum">   14956 </span><span class="lineCov">   28018930 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   14957 </span><span class="lineCov">   28018930 : </span>
<span class="lineNum">   14958 </span><span class="lineCov">   28018930 : (define_insn &quot;*ssse3_pmulhrswv4hi3&quot;</span>
<span class="lineNum">   14959 </span><span class="lineCov">   28018930 :   [(set (match_operand:V4HI 0 &quot;register_operand&quot; &quot;=y&quot;)</span>
<span class="lineNum">   14960 </span><span class="lineCov">   28018930 :         (truncate:V4HI</span>
<span class="lineNum">   14961 </span><span class="lineCov">   28018930 :           (lshiftrt:V4SI</span>
<span class="lineNum">   14962 </span><span class="lineCov">   28018930 :             (plus:V4SI</span>
<span class="lineNum">   14963 </span><span class="lineCov">   28018930 :               (lshiftrt:V4SI</span>
<span class="lineNum">   14964 </span><span class="lineCov">   28018930 :                 (mult:V4SI</span>
<span class="lineNum">   14965 </span><span class="lineCov">   28018930 :                   (sign_extend:V4SI</span>
<a name="14966"><span class="lineNum">   14966 </span><span class="lineCov">   28018930 :                     (match_operand:V4HI 1 &quot;nonimmediate_operand&quot; &quot;%0&quot;))</span></a>
<span class="lineNum">   14967 </span><span class="lineCov">   28018930 :                   (sign_extend:V4SI</span>
<span class="lineNum">   14968 </span><span class="lineCov">   33304047 :                     (match_operand:V4HI 2 &quot;nonimmediate_operand&quot; &quot;ym&quot;)))</span>
<span class="lineNum">   14969 </span><span class="lineCov">   28018930 :                 (const_int 14))</span>
<span class="lineNum">   14970 </span><span class="lineCov">   28018930 :               (match_operand:V4HI 3 &quot;const1_operand&quot;))</span>
<span class="lineNum">   14971 </span><span class="lineCov">   28018930 :             (const_int 1))))]</span>
<span class="lineNum">   14972 </span><span class="lineCov">   28020994 :   &quot;TARGET_SSSE3 &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">   14973 </span><span class="lineCov">   28018932 :   &quot;pmulhrsw\t{%2, %0|%0, %2}&quot;</span>
<span class="lineNum">   14974 </span><span class="lineCov">   33304047 :   [(set_attr &quot;type&quot; &quot;sseimul&quot;)</span>
<span class="lineNum">   14975 </span><span class="lineCov">   33304047 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   14976 </span><span class="lineCov">   33304047 :    (set (attr &quot;prefix_rex&quot;) (symbol_ref &quot;x86_extended_reg_mentioned_p (insn)&quot;))</span>
<span class="lineNum">   14977 </span><span class="lineCov">   33304047 :    (set_attr &quot;mode&quot; &quot;DI&quot;)])</span>
<span class="lineNum">   14978 </span><span class="lineCov">   33304047 : </span>
<span class="lineNum">   14979 </span><span class="lineCov">   33304047 : (define_insn &quot;&lt;ssse3_avx2&gt;_pshufb&lt;mode&gt;3&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   14980 </span><span class="lineCov">   33300246 :   [(set (match_operand:VI1_AVX512 0 &quot;register_operand&quot; &quot;=x,x,v&quot;)</span>
<span class="lineNum">   14981 </span><span class="lineCov">   28022731 :         (unspec:VI1_AVX512</span>
<span class="lineNum">   14982 </span><span class="lineCov">   28026573 :           [(match_operand:VI1_AVX512 1 &quot;register_operand&quot; &quot;0,x,v&quot;)</span>
<span class="lineNum">   14983 </span><span class="lineCov">   28026573 :            (match_operand:VI1_AVX512 2 &quot;vector_operand&quot; &quot;xBm,xm,vm&quot;)]</span>
<a name="14984"><span class="lineNum">   14984 </span><span class="lineCov">   28022731 :           UNSPEC_PSHUFB))]</span></a>
<span class="lineNum">   14985 </span><span class="lineCov">   28049050 :   &quot;TARGET_SSSE3 &amp;&amp; &lt;mask_mode512bit_condition&gt; &amp;&amp; &lt;mask_avx512bw_condition&gt;&quot;</span>
<span class="lineNum">   14986 </span><span class="lineCov">   28064764 :   &quot;@</span>
<span class="lineNum">   14987 </span><span class="lineCov">   28024486 :    pshufb\t{%2, %0|%0, %2}</span>
<span class="lineNum">   14988 </span><span class="lineCov">   28024486 :    vpshufb\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}</span>
<span class="lineNum">   14989 </span><span class="lineCov">   28020644 :    vpshufb\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   14990 </span><span class="lineCov">   28022772 :   [(set_attr &quot;isa&quot; &quot;noavx,avx,avx512bw&quot;)</span>
<span class="lineNum">   14991 </span><span class="lineCov">   28158628 :    (set_attr &quot;type&quot; &quot;sselog1&quot;)</span>
<span class="lineNum">   14992 </span><span class="lineCov">   28019053 :    (set_attr &quot;prefix_data16&quot; &quot;1,*,*&quot;)</span>
<span class="lineNum">   14993 </span><span class="lineCov">   28019053 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   14994 </span><span class="lineCov">   28018930 :    (set_attr &quot;prefix&quot; &quot;orig,maybe_evex,evex&quot;)</span>
<span class="lineNum">   14995 </span><span class="lineCov">   28160845 :    (set_attr &quot;btver2_decode&quot; &quot;vector&quot;)</span>
<span class="lineNum">   14996 </span><span class="lineCov">   28160845 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   14997 </span><span class="lineCov">   28160845 : </span>
<span class="lineNum">   14998 </span><span class="lineCov">   28160845 : (define_insn &quot;ssse3_pshufbv8qi3&quot;</span>
<span class="lineNum">   14999 </span><span class="lineCov">   28158505 :   [(set (match_operand:V8QI 0 &quot;register_operand&quot; &quot;=y&quot;)</span>
<span class="lineNum">   15000 </span><span class="lineCov">   28019116 :         (unspec:V8QI [(match_operand:V8QI 1 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">   15001 </span><span class="lineCov">   28120689 :                       (match_operand:V8QI 2 &quot;nonimmediate_operand&quot; &quot;ym&quot;)]</span>
<span class="lineNum">   15002 </span><span class="lineCov">   28021084 :                      UNSPEC_PSHUFB))]</span>
<span class="lineNum">   15003 </span><span class="lineCov">   28018976 :   &quot;TARGET_SSSE3&quot;</span>
<span class="lineNum">   15004 </span><span class="lineCov">   28095756 :   &quot;pshufb\t{%2, %0|%0, %2}&quot;;</span>
<span class="lineNum">   15005 </span><span class="lineCov">   28019083 :   [(set_attr &quot;type&quot; &quot;sselog1&quot;)</span>
<span class="lineNum">   15006 </span><span class="lineCov">   28118688 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   15007 </span><span class="lineCov">   28019189 :    (set (attr &quot;prefix_rex&quot;) (symbol_ref &quot;x86_extended_reg_mentioned_p (insn)&quot;))</span>
<span class="lineNum">   15008 </span><span class="lineCov">   28083243 :    (set_attr &quot;mode&quot; &quot;DI&quot;)])</span>
<span class="lineNum">   15009 </span><span class="lineCov">   28083243 : </span>
<span class="lineNum">   15010 </span><span class="lineCov">   28083243 : (define_insn &quot;&lt;ssse3_avx2&gt;_psign&lt;mode&gt;3&quot;</span>
<span class="lineNum">   15011 </span><span class="lineCov">   28083243 :   [(set (match_operand:VI124_AVX2 0 &quot;register_operand&quot; &quot;=x,x&quot;)</span>
<span class="lineNum">   15012 </span><span class="lineCov">   28082984 :         (unspec:VI124_AVX2</span>
<span class="lineNum">   15013 </span><span class="lineCov">   28019189 :           [(match_operand:VI124_AVX2 1 &quot;register_operand&quot; &quot;0,x&quot;)</span>
<span class="lineNum">   15014 </span><span class="lineCov">   28019189 :            (match_operand:VI124_AVX2 2 &quot;vector_operand&quot; &quot;xBm,xm&quot;)]</span>
<span class="lineNum">   15015 </span><span class="lineCov">   28039617 :           UNSPEC_PSIGN))]</span>
<span class="lineNum">   15016 </span><span class="lineCov">   28039719 :   &quot;TARGET_SSSE3&quot;</span>
<span class="lineNum">   15017 </span><span class="lineCov">   28018964 :   &quot;@</span>
<span class="lineNum">   15018 </span><span class="lineCov">   28038835 :    psign&lt;ssemodesuffix&gt;\t{%2, %0|%0, %2}</span>
<span class="lineNum">   15019 </span><span class="lineCov">   28038083 :    vpsign&lt;ssemodesuffix&gt;\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   15020 </span><span class="lineCov">   28037315 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<span class="lineNum">   15021 </span><span class="lineCov">   28057241 :    (set_attr &quot;type&quot; &quot;sselog1&quot;)</span>
<span class="lineNum">   15022 </span><span class="lineCov">   28018976 :    (set_attr &quot;prefix_data16&quot; &quot;1,*&quot;)</span>
<span class="lineNum">   15023 </span><span class="lineCov">   28018930 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   15024 </span><span class="lineCov">   28018949 :    (set_attr &quot;prefix&quot; &quot;orig,vex&quot;)</span>
<span class="lineNum">   15025 </span><span class="lineCov">   28018949 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   15026 </span><span class="lineCov">   28018930 : </span>
<span class="lineNum">   15027 </span><span class="lineCov">   28018949 : (define_insn &quot;ssse3_psign&lt;mode&gt;3&quot;</span>
<span class="lineNum">   15028 </span><span class="lineCov">   28018949 :   [(set (match_operand:MMXMODEI 0 &quot;register_operand&quot; &quot;=y&quot;)</span>
<span class="lineNum">   15029 </span><span class="lineCov">   28018949 :         (unspec:MMXMODEI</span>
<span class="lineNum">   15030 </span><span class="lineCov">   28018930 :           [(match_operand:MMXMODEI 1 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">   15031 </span><span class="lineCov">   28018949 :            (match_operand:MMXMODEI 2 &quot;nonimmediate_operand&quot; &quot;ym&quot;)]</span>
<span class="lineNum">   15032 </span><span class="lineCov">   28018949 :           UNSPEC_PSIGN))]</span>
<span class="lineNum">   15033 </span><span class="lineCov">   28018972 :   &quot;TARGET_SSSE3&quot;</span>
<span class="lineNum">   15034 </span><span class="lineCov">   28018936 :   &quot;psign&lt;mmxvecsize&gt;\t{%2, %0|%0, %2}&quot;;</span>
<span class="lineNum">   15035 </span><span class="lineCov">   28018948 :   [(set_attr &quot;type&quot; &quot;sselog1&quot;)</span>
<span class="lineNum">   15036 </span><span class="lineCov">   28018948 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   15037 </span><span class="lineCov">   28018948 :    (set (attr &quot;prefix_rex&quot;) (symbol_ref &quot;x86_extended_reg_mentioned_p (insn)&quot;))</span>
<span class="lineNum">   15038 </span><span class="lineCov">   28019002 :    (set_attr &quot;mode&quot; &quot;DI&quot;)])</span>
<span class="lineNum">   15039 </span><span class="lineCov">   28018984 : </span>
<span class="lineNum">   15040 </span><span class="lineCov">   28018930 : (define_insn &quot;&lt;ssse3_avx2&gt;_palignr&lt;mode&gt;_mask&quot;</span>
<span class="lineNum">   15041 </span><span class="lineCov">   28019240 :   [(set (match_operand:VI1_AVX512 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   15042 </span><span class="lineCov">   28019240 :         (vec_merge:VI1_AVX512</span>
<span class="lineNum">   15043 </span><span class="lineCov">   28018930 :           (unspec:VI1_AVX512</span>
<span class="lineNum">   15044 </span><span class="lineCov">   28019550 :             [(match_operand:VI1_AVX512 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   15045 </span><span class="lineCov">   28018930 :              (match_operand:VI1_AVX512 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;)</span>
<span class="lineNum">   15046 </span><span class="lineCov">   28019011 :              (match_operand:SI 3 &quot;const_0_to_255_mul_8_operand&quot; &quot;n&quot;)]</span>
<span class="lineNum">   15047 </span><span class="lineCov">   28019011 :             UNSPEC_PALIGNR)</span>
<span class="lineNum">   15048 </span><span class="lineCov">   28018999 :         (match_operand:VI1_AVX512 4 &quot;vector_move_operand&quot; &quot;0C&quot;)</span>
<span class="lineNum">   15049 </span><span class="lineCov">   28019011 :         (match_operand:&lt;avx512fmaskmode&gt; 5 &quot;register_operand&quot; &quot;Yk&quot;)))]</span>
<span class="lineNum">   15050 </span><span class="lineCov">   28019010 :   &quot;TARGET_AVX512BW &amp;&amp; (&lt;MODE_SIZE&gt; == 64 || TARGET_AVX512VL)&quot;</span>
<span class="lineNum">   15051 </span><span class="lineCov">   28018978 : {</span>
<span class="lineNum">   15052 </span><span class="lineCov">   28018946 :   operands[3] = GEN_INT (INTVAL (operands[3]) / 8);</span>
<span class="lineNum">   15053 </span><span class="lineCov">   28018978 :   return &quot;vpalignr\t{%3, %2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2, %3}&quot;;</span>
<span class="lineNum">   15054 </span><span class="lineCov">   28018930 : }</span>
<span class="lineNum">   15055 </span><span class="lineCov">   28018930 :   [(set_attr &quot;type&quot; &quot;sseishft&quot;)</span>
<a name="15056"><span class="lineNum">   15056 </span><span class="lineCov">   28018930 :    (set_attr &quot;atom_unit&quot; &quot;sishuf&quot;)</span></a>
<span class="lineNum">   15057 </span><span class="lineCov">   28018930 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   15058 </span><span class="lineCov">   28023192 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   15059 </span><span class="lineCov">   28023152 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   15060 </span><span class="lineCov">   28018930 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   15061 </span><span class="lineCov">   28019576 : </span>
<span class="lineNum">   15062 </span><span class="lineCov">   28019576 : (define_insn &quot;&lt;ssse3_avx2&gt;_palignr&lt;mode&gt;&quot;</span>
<span class="lineNum">   15063 </span><span class="lineCov">   28019576 :   [(set (match_operand:SSESCALARMODE 0 &quot;register_operand&quot; &quot;=x,x,v&quot;)</span>
<span class="lineNum">   15064 </span><span class="lineCov">   28019576 :         (unspec:SSESCALARMODE</span>
<span class="lineNum">   15065 </span><span class="lineCov">   28019576 :           [(match_operand:SSESCALARMODE 1 &quot;register_operand&quot; &quot;0,x,v&quot;)</span>
<span class="lineNum">   15066 </span><span class="lineCov">   28019576 :            (match_operand:SSESCALARMODE 2 &quot;vector_operand&quot; &quot;xBm,xm,vm&quot;)</span>
<span class="lineNum">   15067 </span><span class="lineCov">   28019576 :            (match_operand:SI 3 &quot;const_0_to_255_mul_8_operand&quot; &quot;n,n,n&quot;)]</span>
<span class="lineNum">   15068 </span><span class="lineCov">   27547815 :           UNSPEC_PALIGNR))]</span>
<span class="lineNum">   15069 </span><span class="lineCov">     476827 :   &quot;TARGET_SSSE3&quot;</span>
<span class="lineNum">   15070 </span><span class="lineCov">   31574875 : {</span>
<span class="lineNum">   15071 </span><span class="lineCov">   31573032 :   operands[3] = GEN_INT (INTVAL (operands[3]) / 8);</span>
<span class="lineNum">   15072 </span><span class="lineCov">   31572378 : </span>
<span class="lineNum">   15073 </span><span class="lineCov">   31575663 :   switch (which_alternative)</span>
<span class="lineNum">   15074 </span><span class="lineCov">   31573166 :     {</span>
<span class="lineNum">   15075 </span><span class="lineCov">   31572714 :     case 0:</span>
<span class="lineNum">   15076 </span><span class="lineCov">   31572714 :       return &quot;palignr\t{%3, %2, %0|%0, %2, %3}&quot;;</span>
<span class="lineNum">   15077 </span><span class="lineCov">   31572811 :     case 1:</span>
<span class="lineNum">   15078 </span><span class="lineCov">   31572927 :     case 2:</span>
<span class="lineNum">   15079 </span><span class="lineCov">   31572475 :       return &quot;vpalignr\t{%3, %2, %1, %0|%0, %1, %2, %3}&quot;;</span>
<span class="lineNum">   15080 </span><span class="lineCov">   31572378 :     default:</span>
<span class="lineNum">   15081 </span><span class="lineCov">   31572408 :       gcc_unreachable ();</span>
<span class="lineNum">   15082 </span><span class="lineCov">   31572408 :     }</span>
<span class="lineNum">   15083 </span><span class="lineCov">   31572378 : }</span>
<span class="lineNum">   15084 </span><span class="lineCov">   31572378 :   [(set_attr &quot;isa&quot; &quot;noavx,avx,avx512bw&quot;)</span>
<a name="15085"><span class="lineNum">   15085 </span><span class="lineCov">   31572378 :    (set_attr &quot;type&quot; &quot;sseishft&quot;)</span></a>
<span class="lineNum">   15086 </span><span class="lineCov">   31572378 :    (set_attr &quot;atom_unit&quot; &quot;sishuf&quot;)</span>
<span class="lineNum">   15087 </span><span class="lineCov">   31574894 :    (set_attr &quot;prefix_data16&quot; &quot;1,*,*&quot;)</span>
<span class="lineNum">   15088 </span><span class="lineCov">   31572378 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   15089 </span><span class="lineCov">   31572378 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   15090 </span><span class="lineCov">   31572426 :    (set_attr &quot;prefix&quot; &quot;orig,vex,evex&quot;)</span>
<span class="lineNum">   15091 </span><span class="lineCov">   31572426 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   15092 </span><span class="lineCov">   31572378 : </span>
<span class="lineNum">   15093 </span><span class="lineCov">   31572378 : (define_insn &quot;ssse3_palignrdi&quot;</span>
<span class="lineNum">   15094 </span><span class="lineCov">   31572378 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=y&quot;)</span>
<span class="lineNum">   15095 </span><span class="lineCov">   31572378 :         (unspec:DI [(match_operand:DI 1 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">   15096 </span><span class="lineCov">   31572426 :                     (match_operand:DI 2 &quot;nonimmediate_operand&quot; &quot;ym&quot;)</span>
<span class="lineNum">   15097 </span><span class="lineCov">   31572426 :                     (match_operand:SI 3 &quot;const_0_to_255_mul_8_operand&quot; &quot;n&quot;)]</span>
<span class="lineNum">   15098 </span><span class="lineCov">   31572426 :                    UNSPEC_PALIGNR))]</span>
<span class="lineNum">   15099 </span><span class="lineCov">   31572499 :   &quot;TARGET_SSSE3&quot;</span>
<span class="lineNum">   15100 </span><span class="lineCov">   31572453 : {</span>
<span class="lineNum">   15101 </span><span class="lineCov">   31572453 :   operands[3] = GEN_INT (INTVAL (operands[3]) / 8);</span>
<span class="lineNum">   15102 </span><span class="lineCov">   31572453 :   return &quot;palignr\t{%3, %2, %0|%0, %2, %3}&quot;;</span>
<span class="lineNum">   15103 </span><span class="lineCov">   31572426 : }</span>
<span class="lineNum">   15104 </span><span class="lineCov">   31572426 :   [(set_attr &quot;type&quot; &quot;sseishft&quot;)</span>
<span class="lineNum">   15105 </span><span class="lineCov">   31572426 :    (set_attr &quot;atom_unit&quot; &quot;sishuf&quot;)</span>
<span class="lineNum">   15106 </span><span class="lineCov">   31572426 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   15107 </span><span class="lineCov">   31572426 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   15108 </span><span class="lineCov">   31572378 :    (set (attr &quot;prefix_rex&quot;) (symbol_ref &quot;x86_extended_reg_mentioned_p (insn)&quot;))</span>
<span class="lineNum">   15109 </span><span class="lineCov">   31572426 :    (set_attr &quot;mode&quot; &quot;DI&quot;)])</span>
<span class="lineNum">   15110 </span><span class="lineCov">   31572420 : </span>
<a name="15111"><span class="lineNum">   15111 </span><span class="lineCov">   31572420 : ;; Mode iterator to handle singularity w/ absence of V2DI and V4DI</span></a>
<span class="lineNum">   15112 </span><span class="lineCov">   31572420 : ;; modes for abs instruction on pre AVX-512 targets.</span>
<span class="lineNum">   15113 </span><span class="lineCov">   31675245 : (define_mode_iterator VI1248_AVX512VL_AVX512BW</span>
<span class="lineNum">   15114 </span><span class="lineCov">   31572378 :   [(V64QI &quot;TARGET_AVX512BW&quot;) (V32QI &quot;TARGET_AVX2&quot;) V16QI</span>
<span class="lineNum">   15115 </span><span class="lineCov">   31572380 :    (V32HI &quot;TARGET_AVX512BW&quot;) (V16HI &quot;TARGET_AVX2&quot;) V8HI</span>
<span class="lineNum">   15116 </span><span class="lineCov">   31572422 :    (V16SI &quot;TARGET_AVX512F&quot;) (V8SI &quot;TARGET_AVX2&quot;) V4SI</span>
<span class="lineNum">   15117 </span><span class="lineCov">   31572430 :    (V8DI &quot;TARGET_AVX512F&quot;) (V4DI &quot;TARGET_AVX512VL&quot;) (V2DI &quot;TARGET_AVX512VL&quot;)])</span>
<span class="lineNum">   15118 </span><span class="lineCov">   31572437 : </span>
<span class="lineNum">   15119 </span><span class="lineCov">   31572490 : (define_insn &quot;*abs&lt;mode&gt;2&quot;</span>
<span class="lineNum">   15120 </span><span class="lineCov">   31572709 :   [(set (match_operand:VI1248_AVX512VL_AVX512BW 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   15121 </span><span class="lineCov">   31675651 :         (abs:VI1248_AVX512VL_AVX512BW</span>
<span class="lineNum">   15122 </span><span class="lineCov">   31572841 :           (match_operand:VI1248_AVX512VL_AVX512BW 1 &quot;vector_operand&quot; &quot;vBm&quot;)))]</span>
<span class="lineNum">   15123 </span><span class="lineCov">   31573001 :   &quot;TARGET_SSSE3&quot;</span>
<span class="lineNum">   15124 </span><span class="lineCov">   31572714 :   &quot;%vpabs&lt;ssemodesuffix&gt;\t{%1, %0|%0, %1}&quot;</span>
<a name="15125"><span class="lineNum">   15125 </span><span class="lineCov">   31572521 :   [(set_attr &quot;type&quot; &quot;sselog1&quot;)</span></a>
<span class="lineNum">   15126 </span><span class="lineCov">   31675293 :    (set_attr &quot;prefix_data16&quot; &quot;1&quot;)</span>
<span class="lineNum">   15127 </span><span class="lineCov">   31781413 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   15128 </span><span class="lineCov">   31572445 :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)</span>
<span class="lineNum">   15129 </span><span class="lineCov">   31675309 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   15130 </span><span class="lineCov">   31572442 : </span>
<span class="lineNum">   15131 </span><span class="lineCov">   31572505 : (define_insn &quot;abs&lt;mode&gt;2_mask&quot;</span>
<span class="lineNum">   15132 </span><span class="lineCov">   31678521 :   [(set (match_operand:VI48_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   15133 </span><span class="lineCov">   31572408 :         (vec_merge:VI48_AVX512VL</span>
<span class="lineNum">   15134 </span><span class="lineCov">   31678431 :           (abs:VI48_AVX512VL</span>
<span class="lineNum">   15135 </span><span class="lineCov">   31678461 :             (match_operand:VI48_AVX512VL 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;))</span>
<span class="lineNum">   15136 </span><span class="lineCov">   31678473 :           (match_operand:VI48_AVX512VL 2 &quot;vector_move_operand&quot; &quot;0C&quot;)</span>
<span class="lineNum">   15137 </span><span class="lineCov">   31678473 :           (match_operand:&lt;avx512fmaskmode&gt; 3 &quot;register_operand&quot; &quot;Yk&quot;)))]</span>
<span class="lineNum">   15138 </span><span class="lineCov">   31678757 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   15139 </span><span class="lineCov">   31572420 :   &quot;vpabs&lt;ssemodesuffix&gt;\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}&quot;</span>
<span class="lineNum">   15140 </span><span class="lineCov">   31605919 :   [(set_attr &quot;type&quot; &quot;sselog1&quot;)</span>
<span class="lineNum">   15141 </span><span class="lineCov">   31605931 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   15142 </span><span class="lineCov">   31572452 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   15143 </span><span class="lineCov">   31572598 : </span>
<span class="lineNum">   15144 </span><span class="lineCov">   31605905 : (define_insn &quot;abs&lt;mode&gt;2_mask&quot;</span>
<span class="lineNum">   15145 </span><span class="lineCov">   31572468 :   [(set (match_operand:VI12_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   15146 </span><span class="lineCov">   31572505 :         (vec_merge:VI12_AVX512VL</span>
<span class="lineNum">   15147 </span><span class="lineCov">   31572505 :           (abs:VI12_AVX512VL</span>
<span class="lineNum">   15148 </span><span class="lineCov">   31572443 :             (match_operand:VI12_AVX512VL 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;))</span>
<span class="lineNum">   15149 </span><span class="lineCov">   31572443 :           (match_operand:VI12_AVX512VL 2 &quot;vector_move_operand&quot; &quot;0C&quot;)</span>
<span class="lineNum">   15150 </span><span class="lineCov">   31572546 :           (match_operand:&lt;avx512fmaskmode&gt; 3 &quot;register_operand&quot; &quot;Yk&quot;)))]</span>
<span class="lineNum">   15151 </span><span class="lineCov">   31572640 :   &quot;TARGET_AVX512BW&quot;</span>
<span class="lineNum">   15152 </span><span class="lineCov">   31572408 :   &quot;vpabs&lt;ssemodesuffix&gt;\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}&quot;</span>
<span class="lineNum">   15153 </span><span class="lineCov">   31572408 :   [(set_attr &quot;type&quot; &quot;sselog1&quot;)</span>
<span class="lineNum">   15154 </span><span class="lineCov">   31572408 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   15155 </span><span class="lineCov">   31572602 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   15156 </span><span class="lineCov">   31572602 : </span>
<span class="lineNum">   15157 </span><span class="lineCov">   31572378 : (define_expand &quot;abs&lt;mode&gt;2&quot;</span>
<span class="lineNum">   15158 </span><span class="lineCov">   31572378 :   [(set (match_operand:VI_AVX2 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   15159 </span><span class="lineCov">   31572378 :         (abs:VI_AVX2</span>
<span class="lineNum">   15160 </span><span class="lineCov">   31572378 :           (match_operand:VI_AVX2 1 &quot;vector_operand&quot;)))]</span>
<span class="lineNum">   15161 </span><span class="lineCov">   31572378 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">   15162 </span><span class="lineCov">   31572378 : {</span>
<span class="lineNum">   15163 </span><span class="lineCov">   31572378 :   if (!TARGET_SSSE3</span>
<span class="lineNum">   15164 </span><span class="lineCov">   31572378 :       || ((&lt;MODE&gt;mode == V2DImode || &lt;MODE&gt;mode == V4DImode)</span>
<span class="lineNum">   15165 </span><span class="lineCov">   31572378 :           &amp;&amp; !TARGET_AVX512VL))</span>
<span class="lineNum">   15166 </span><span class="lineCov">   31572378 :     {</span>
<span class="lineNum">   15167 </span><span class="lineCov">   31572378 :       ix86_expand_sse2_abs (operands[0], operands[1]);</span>
<span class="lineNum">   15168 </span><span class="lineCov">   31572378 :       DONE;</span>
<span class="lineNum">   15169 </span><span class="lineCov">   31572378 :     }</span>
<span class="lineNum">   15170 </span><span class="lineCov">   31572378 : })</span>
<span class="lineNum">   15171 </span><span class="lineCov">   31572378 : </span>
<span class="lineNum">   15172 </span><span class="lineCov">   31572378 : (define_insn &quot;abs&lt;mode&gt;2&quot;</span>
<span class="lineNum">   15173 </span><span class="lineCov">   31572378 :   [(set (match_operand:MMXMODEI 0 &quot;register_operand&quot; &quot;=y&quot;)</span>
<span class="lineNum">   15174 </span><span class="lineCov">   31572378 :         (abs:MMXMODEI</span>
<span class="lineNum">   15175 </span><span class="lineCov">   31572378 :           (match_operand:MMXMODEI 1 &quot;nonimmediate_operand&quot; &quot;ym&quot;)))]</span>
<span class="lineNum">   15176 </span><span class="lineCov">   31572401 :   &quot;TARGET_SSSE3&quot;</span>
<span class="lineNum">   15177 </span><span class="lineCov">   31572378 :   &quot;pabs&lt;mmxvecsize&gt;\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">   15178 </span><span class="lineCov">   31572378 :   [(set_attr &quot;type&quot; &quot;sselog1&quot;)</span>
<span class="lineNum">   15179 </span><span class="lineCov">   31572378 :    (set_attr &quot;prefix_rep&quot; &quot;0&quot;)</span>
<span class="lineNum">   15180 </span><span class="lineCov">   31572428 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   15181 </span><span class="lineCov">   31572428 :    (set (attr &quot;prefix_rex&quot;) (symbol_ref &quot;x86_extended_reg_mentioned_p (insn)&quot;))</span>
<span class="lineNum">   15182 </span><span class="lineCov">   31572378 :    (set_attr &quot;mode&quot; &quot;DI&quot;)])</span>
<span class="lineNum">   15183 </span><span class="lineCov">   31572428 : </span>
<span class="lineNum">   15184 </span><span class="lineCov">   31572428 : ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span>
<span class="lineNum">   15185 </span><span class="lineCov">   31572428 : ;;</span>
<span class="lineNum">   15186 </span><span class="lineCov">   31572478 : ;; AMD SSE4A instructions</span>
<span class="lineNum">   15187 </span><span class="lineCov">   31572378 : ;;</span>
<span class="lineNum">   15188 </span><span class="lineCov">   31572378 : ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span>
<span class="lineNum">   15189 </span><span class="lineCov">   31572378 : </span>
<span class="lineNum">   15190 </span><span class="lineCov">   31572378 : (define_insn &quot;sse4a_movnt&lt;mode&gt;&quot;</span>
<span class="lineNum">   15191 </span><span class="lineCov">   31572378 :   [(set (match_operand:MODEF 0 &quot;memory_operand&quot; &quot;=m&quot;)</span>
<span class="lineNum">   15192 </span><span class="lineCov">   31572378 :         (unspec:MODEF</span>
<span class="lineNum">   15193 </span><span class="lineCov">   31572378 :           [(match_operand:MODEF 1 &quot;register_operand&quot; &quot;x&quot;)]</span>
<span class="lineNum">   15194 </span><span class="lineCov">   31572378 :           UNSPEC_MOVNT))]</span>
<span class="lineNum">   15195 </span><span class="lineCov">   31572378 :   &quot;TARGET_SSE4A&quot;</span>
<span class="lineNum">   15196 </span><span class="lineCov">   31572378 :   &quot;movnt&lt;ssemodesuffix&gt;\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   15197 </span><span class="lineCov">   31572378 :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">   15198 </span><span class="lineCov">   31572378 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   15199 </span><span class="lineCov">   31572378 : </span>
<span class="lineNum">   15200 </span><span class="lineCov">   31572378 : (define_insn &quot;sse4a_vmmovnt&lt;mode&gt;&quot;</span>
<span class="lineNum">   15201 </span><span class="lineCov">   31572378 :   [(set (match_operand:&lt;ssescalarmode&gt; 0 &quot;memory_operand&quot; &quot;=m&quot;)</span>
<span class="lineNum">   15202 </span><span class="lineCov">   31572378 :         (unspec:&lt;ssescalarmode&gt;</span>
<span class="lineNum">   15203 </span><span class="lineCov">   31572378 :           [(vec_select:&lt;ssescalarmode&gt;</span>
<span class="lineNum">   15204 </span><span class="lineCov">   31572412 :              (match_operand:VF_128 1 &quot;register_operand&quot; &quot;x&quot;)</span>
<span class="lineNum">   15205 </span><span class="lineCov">   31572412 :              (parallel [(const_int 0)]))]</span>
<span class="lineNum">   15206 </span><span class="lineCov">   31572412 :           UNSPEC_MOVNT))]</span>
<span class="lineNum">   15207 </span><span class="lineCov">   31572394 :   &quot;TARGET_SSE4A&quot;</span>
<span class="lineNum">   15208 </span><span class="lineCov">   31572379 :   &quot;movnt&lt;ssescalarmodesuffix&gt;\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   15209 </span><span class="lineCov">   31572412 :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">   15210 </span><span class="lineCov">   31572378 :    (set_attr &quot;mode&quot; &quot;&lt;ssescalarmode&gt;&quot;)])</span>
<span class="lineNum">   15211 </span><span class="lineCov">   31572429 : </span>
<span class="lineNum">   15212 </span><span class="lineCov">   31572395 : (define_insn &quot;sse4a_extrqi&quot;</span>
<span class="lineNum">   15213 </span><span class="lineCov">   31572429 :   [(set (match_operand:V2DI 0 &quot;register_operand&quot; &quot;=x&quot;)</span>
<span class="lineNum">   15214 </span><span class="lineCov">   31572378 :         (unspec:V2DI [(match_operand:V2DI 1 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">   15215 </span><span class="lineCov">   31572395 :                       (match_operand 2 &quot;const_0_to_255_operand&quot;)</span>
<span class="lineNum">   15216 </span><span class="lineCov">   31572395 :                       (match_operand 3 &quot;const_0_to_255_operand&quot;)]</span>
<span class="lineNum">   15217 </span><span class="lineCov">   31572395 :                      UNSPEC_EXTRQI))]</span>
<span class="lineNum">   15218 </span><span class="lineCov">   31572401 :   &quot;TARGET_SSE4A&quot;</span>
<span class="lineNum">   15219 </span><span class="lineCov">   31572378 :   &quot;extrq\t{%3, %2, %0|%0, %2, %3}&quot;</span>
<span class="lineNum">   15220 </span><span class="lineCov">   31572378 :   [(set_attr &quot;type&quot; &quot;sse&quot;)</span>
<span class="lineNum">   15221 </span><span class="lineCov">   31572378 :    (set_attr &quot;prefix_data16&quot; &quot;1&quot;)</span>
<span class="lineNum">   15222 </span><span class="lineCov">   31575668 :    (set_attr &quot;length_immediate&quot; &quot;2&quot;)</span>
<span class="lineNum">   15223 </span><span class="lineCov">   31575668 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   15224 </span><span class="lineCov">   31575668 : </span>
<span class="lineNum">   15225 </span><span class="lineCov">   31575668 : (define_insn &quot;sse4a_extrq&quot;</span>
<span class="lineNum">   15226 </span><span class="lineCov">   31575668 :   [(set (match_operand:V2DI 0 &quot;register_operand&quot; &quot;=x&quot;)</span>
<span class="lineNum">   15227 </span><span class="lineCov">   31575668 :         (unspec:V2DI [(match_operand:V2DI 1 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">   15228 </span><span class="lineCov">   31575668 :                       (match_operand:V16QI 2 &quot;register_operand&quot; &quot;x&quot;)]</span>
<span class="lineNum">   15229 </span><span class="lineCov">   31575668 :                      UNSPEC_EXTRQ))]</span>
<span class="lineNum">   15230 </span><span class="lineCov">   31572396 :   &quot;TARGET_SSE4A&quot;</span>
<span class="lineNum">   15231 </span><span class="lineCov">   31575668 :   &quot;extrq\t{%2, %0|%0, %2}&quot;</span>
<span class="lineNum">   15232 </span><span class="lineCov">   31572378 :   [(set_attr &quot;type&quot; &quot;sse&quot;)</span>
<span class="lineNum">   15233 </span><span class="lineCov">   31572623 :    (set_attr &quot;prefix_data16&quot; &quot;1&quot;)</span>
<span class="lineNum">   15234 </span><span class="lineCov">   31572623 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   15235 </span><span class="lineCov">   31572648 : </span>
<span class="lineNum">   15236 </span><span class="lineCov">   31572403 : (define_insn &quot;sse4a_insertqi&quot;</span>
<span class="lineNum">   15237 </span><span class="lineCov">   31572378 :   [(set (match_operand:V2DI 0 &quot;register_operand&quot; &quot;=x&quot;)</span>
<span class="lineNum">   15238 </span><span class="lineCov">   31572378 :         (unspec:V2DI [(match_operand:V2DI 1 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">   15239 </span><span class="lineCov">   31572378 :                       (match_operand:V2DI 2 &quot;register_operand&quot; &quot;x&quot;)</span>
<span class="lineNum">   15240 </span><span class="lineCov">   31572378 :                       (match_operand 3 &quot;const_0_to_255_operand&quot;)</span>
<span class="lineNum">   15241 </span><span class="lineCov">   31572378 :                       (match_operand 4 &quot;const_0_to_255_operand&quot;)]</span>
<span class="lineNum">   15242 </span><span class="lineCov">   31572378 :                      UNSPEC_INSERTQI))]</span>
<span class="lineNum">   15243 </span><span class="lineCov">   31572412 :   &quot;TARGET_SSE4A&quot;</span>
<span class="lineNum">   15244 </span><span class="lineCov">   31572378 :   &quot;insertq\t{%4, %3, %2, %0|%0, %2, %3, %4}&quot;</span>
<span class="lineNum">   15245 </span><span class="lineCov">   31572378 :   [(set_attr &quot;type&quot; &quot;sseins&quot;)</span>
<span class="lineNum">   15246 </span><span class="lineCov">   31572378 :    (set_attr &quot;prefix_data16&quot; &quot;0&quot;)</span>
<span class="lineNum">   15247 </span><span class="lineCov">   31572523 :    (set_attr &quot;prefix_rep&quot; &quot;1&quot;)</span>
<span class="lineNum">   15248 </span><span class="lineCov">   31572523 :    (set_attr &quot;length_immediate&quot; &quot;2&quot;)</span>
<a name="15249"><span class="lineNum">   15249 </span><span class="lineCov">   31572523 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span></a>
<span class="lineNum">   15250 </span><span class="lineCov">   31572523 : </span>
<span class="lineNum">   15251 </span><span class="lineCov">   31572533 : (define_insn &quot;sse4a_insertq&quot;</span>
<span class="lineNum">   15252 </span><span class="lineCov">   31572523 :   [(set (match_operand:V2DI 0 &quot;register_operand&quot; &quot;=x&quot;)</span>
<span class="lineNum">   15253 </span><span class="lineCov">   31572523 :         (unspec:V2DI [(match_operand:V2DI 1 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">   15254 </span><span class="lineCov">   31572523 :                       (match_operand:V2DI 2 &quot;register_operand&quot; &quot;x&quot;)]</span>
<span class="lineNum">   15255 </span><span class="lineCov">   31572523 :                      UNSPEC_INSERTQ))]</span>
<span class="lineNum">   15256 </span><span class="lineCov">   31572542 :   &quot;TARGET_SSE4A&quot;</span>
<span class="lineNum">   15257 </span><span class="lineCov">   31572384 :   &quot;insertq\t{%2, %0|%0, %2}&quot;</span>
<span class="lineNum">   15258 </span><span class="lineCov">   31572668 :   [(set_attr &quot;type&quot; &quot;sseins&quot;)</span>
<span class="lineNum">   15259 </span><span class="lineCov">   31572378 :    (set_attr &quot;prefix_data16&quot; &quot;0&quot;)</span>
<span class="lineNum">   15260 </span><span class="lineCov">   31574411 :    (set_attr &quot;prefix_rep&quot; &quot;1&quot;)</span>
<span class="lineNum">   15261 </span><span class="lineCov">   31574411 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   15262 </span><span class="lineCov">   31574411 : </span>
<span class="lineNum">   15263 </span><span class="lineCov">   31572378 : ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span>
<span class="lineNum">   15264 </span><span class="lineCov">   31572378 : ;;</span>
<span class="lineNum">   15265 </span><span class="lineCov">   31572378 : ;; Intel SSE4.1 instructions</span>
<span class="lineNum">   15266 </span><span class="lineCov">   31572378 : ;;</span>
<span class="lineNum">   15267 </span><span class="lineCov">   31572378 : ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span>
<span class="lineNum">   15268 </span><span class="lineCov">   31572378 : </span>
<span class="lineNum">   15269 </span><span class="lineCov">   31572378 : ;; Mapping of immediate bits for blend instructions</span>
<span class="lineNum">   15270 </span><span class="lineCov">   31572378 : (define_mode_attr blendbits</span>
<span class="lineNum">   15271 </span><span class="lineCov">   31572378 :   [(V8SF &quot;255&quot;) (V4SF &quot;15&quot;) (V4DF &quot;15&quot;) (V2DF &quot;3&quot;)])</span>
<span class="lineNum">   15272 </span><span class="lineCov">   31572378 : </span>
<span class="lineNum">   15273 </span><span class="lineCov">   31572378 : (define_insn &quot;&lt;sse4_1&gt;_blend&lt;ssemodesuffix&gt;&lt;avxsizesuffix&gt;&quot;</span>
<span class="lineNum">   15274 </span><span class="lineCov">   31572378 :   [(set (match_operand:VF_128_256 0 &quot;register_operand&quot; &quot;=Yr,*x,x&quot;)</span>
<span class="lineNum">   15275 </span><span class="lineCov">   31572378 :         (vec_merge:VF_128_256</span>
<span class="lineNum">   15276 </span><span class="lineCov">   31572378 :           (match_operand:VF_128_256 2 &quot;vector_operand&quot; &quot;YrBm,*xBm,xm&quot;)</span>
<span class="lineNum">   15277 </span><span class="lineCov">   31572378 :           (match_operand:VF_128_256 1 &quot;register_operand&quot; &quot;0,0,x&quot;)</span>
<span class="lineNum">   15278 </span><span class="lineCov">   31572378 :           (match_operand:SI 3 &quot;const_0_to_&lt;blendbits&gt;_operand&quot;)))]</span>
<span class="lineNum">   15279 </span><span class="lineCov">   31574159 :   &quot;TARGET_SSE4_1&quot;</span>
<span class="lineNum">   15280 </span><span class="lineCov">   31572823 :   &quot;@</span>
<span class="lineNum">   15281 </span><span class="lineCov">   31572378 :    blend&lt;ssemodesuffix&gt;\t{%3, %2, %0|%0, %2, %3}</span>
<span class="lineNum">   15282 </span><span class="lineCov">   31572378 :    blend&lt;ssemodesuffix&gt;\t{%3, %2, %0|%0, %2, %3}</span>
<span class="lineNum">   15283 </span><span class="lineCov">   31572482 :    vblend&lt;ssemodesuffix&gt;\t{%3, %2, %1, %0|%0, %1, %2, %3}&quot;</span>
<span class="lineNum">   15284 </span><span class="lineCov">   31572482 :   [(set_attr &quot;isa&quot; &quot;noavx,noavx,avx&quot;)</span>
<span class="lineNum">   15285 </span><span class="lineCov">   31572482 :    (set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">   15286 </span><span class="lineCov">   31572378 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   15287 </span><span class="lineCov">   31572378 :    (set_attr &quot;prefix_data16&quot; &quot;1,1,*&quot;)</span>
<span class="lineNum">   15288 </span><span class="lineCov">   31572378 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   15289 </span><span class="lineCov">   31572378 :    (set_attr &quot;prefix&quot; &quot;orig,orig,vex&quot;)</span>
<span class="lineNum">   15290 </span><span class="lineCov">   31572378 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   15291 </span><span class="lineCov">   31572378 : </span>
<span class="lineNum">   15292 </span><span class="lineCov">   31572378 : (define_insn &quot;&lt;sse4_1&gt;_blendv&lt;ssemodesuffix&gt;&lt;avxsizesuffix&gt;&quot;</span>
<span class="lineNum">   15293 </span><span class="lineCov">   31572378 :   [(set (match_operand:VF_128_256 0 &quot;register_operand&quot; &quot;=Yr,*x,x&quot;)</span>
<span class="lineNum">   15294 </span><span class="lineCov">   31572378 :         (unspec:VF_128_256</span>
<span class="lineNum">   15295 </span><span class="lineCov">   31572378 :           [(match_operand:VF_128_256 1 &quot;register_operand&quot; &quot;0,0,x&quot;)</span>
<span class="lineNum">   15296 </span><span class="lineCov">   31572378 :            (match_operand:VF_128_256 2 &quot;vector_operand&quot; &quot;YrBm,*xBm,xm&quot;)</span>
<span class="lineNum">   15297 </span><span class="lineCov">   31572378 :            (match_operand:VF_128_256 3 &quot;register_operand&quot; &quot;Yz,Yz,x&quot;)]</span>
<span class="lineNum">   15298 </span><span class="lineCov">   31572378 :           UNSPEC_BLENDV))]</span>
<span class="lineNum">   15299 </span><span class="lineCov">   31572447 :   &quot;TARGET_SSE4_1&quot;</span>
<span class="lineNum">   15300 </span><span class="lineCov">   31572546 :   &quot;@</span>
<span class="lineNum">   15301 </span><span class="lineCov">   31572378 :    blendv&lt;ssemodesuffix&gt;\t{%3, %2, %0|%0, %2, %3}</span>
<span class="lineNum">   15302 </span><span class="lineCov">   31572378 :    blendv&lt;ssemodesuffix&gt;\t{%3, %2, %0|%0, %2, %3}</span>
<span class="lineNum">   15303 </span><span class="lineCov">   31572667 :    vblendv&lt;ssemodesuffix&gt;\t{%3, %2, %1, %0|%0, %1, %2, %3}&quot;</span>
<span class="lineNum">   15304 </span><span class="lineCov">   31572667 :   [(set_attr &quot;isa&quot; &quot;noavx,noavx,avx&quot;)</span>
<span class="lineNum">   15305 </span><span class="lineCov">   31572667 :    (set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">   15306 </span><span class="lineCov">   31572378 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   15307 </span><span class="lineCov">   31572378 :    (set_attr &quot;prefix_data16&quot; &quot;1,1,*&quot;)</span>
<span class="lineNum">   15308 </span><span class="lineCov">   31572378 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   15309 </span><span class="lineCov">   31572378 :    (set_attr &quot;prefix&quot; &quot;orig,orig,vex&quot;)</span>
<span class="lineNum">   15310 </span><span class="lineCov">   31572378 :    (set_attr &quot;btver2_decode&quot; &quot;vector,vector,vector&quot;) </span>
<span class="lineNum">   15311 </span><span class="lineCov">   31572378 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   15312 </span><span class="lineCov">   31572378 : </span>
<span class="lineNum">   15313 </span><span class="lineCov">   31572378 : (define_insn &quot;&lt;sse4_1&gt;_dp&lt;ssemodesuffix&gt;&lt;avxsizesuffix&gt;&quot;</span>
<span class="lineNum">   15314 </span><span class="lineCov">   31572378 :   [(set (match_operand:VF_128_256 0 &quot;register_operand&quot; &quot;=Yr,*x,x&quot;)</span>
<span class="lineNum">   15315 </span><span class="lineCov">   31572378 :         (unspec:VF_128_256</span>
<span class="lineNum">   15316 </span><span class="lineCov">   31572378 :           [(match_operand:VF_128_256 1 &quot;vector_operand&quot; &quot;%0,0,x&quot;)</span>
<span class="lineNum">   15317 </span><span class="lineCov">   31572378 :            (match_operand:VF_128_256 2 &quot;vector_operand&quot; &quot;YrBm,*xBm,xm&quot;)</span>
<span class="lineNum">   15318 </span><span class="lineCov">   31572378 :            (match_operand:SI 3 &quot;const_0_to_255_operand&quot; &quot;n,n,n&quot;)]</span>
<span class="lineNum">   15319 </span><span class="lineCov">   31572378 :           UNSPEC_DP))]</span>
<span class="lineNum">   15320 </span><span class="lineCov">   31572509 :   &quot;TARGET_SSE4_1&quot;</span>
<span class="lineNum">   15321 </span><span class="lineCov">   31572410 :   &quot;@</span>
<span class="lineNum">   15322 </span><span class="lineCov">   31572378 :    dp&lt;ssemodesuffix&gt;\t{%3, %2, %0|%0, %2, %3}</span>
<span class="lineNum">   15323 </span><span class="lineCov">   31572378 :    dp&lt;ssemodesuffix&gt;\t{%3, %2, %0|%0, %2, %3}</span>
<span class="lineNum">   15324 </span><span class="lineCov">   31572378 :    vdp&lt;ssemodesuffix&gt;\t{%3, %2, %1, %0|%0, %1, %2, %3}&quot;</span>
<span class="lineNum">   15325 </span><span class="lineCov">   31572378 :   [(set_attr &quot;isa&quot; &quot;noavx,noavx,avx&quot;)</span>
<span class="lineNum">   15326 </span><span class="lineCov">   31572378 :    (set_attr &quot;type&quot; &quot;ssemul&quot;)</span>
<span class="lineNum">   15327 </span><span class="lineCov">   31572378 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   15328 </span><span class="lineCov">   31572378 :    (set_attr &quot;prefix_data16&quot; &quot;1,1,*&quot;)</span>
<span class="lineNum">   15329 </span><span class="lineCov">   31572378 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   15330 </span><span class="lineCov">   31572378 :    (set_attr &quot;prefix&quot; &quot;orig,orig,vex&quot;)</span>
<span class="lineNum">   15331 </span><span class="lineCov">   31572378 :    (set_attr &quot;btver2_decode&quot; &quot;vector,vector,vector&quot;)</span>
<span class="lineNum">   15332 </span><span class="lineCov">     471761 :    (set_attr &quot;znver1_decode&quot; &quot;vector,vector,vector&quot;)</span>
<span class="lineNum">   15333 </span><span class="lineCov">   31100617 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   15334 </span><span class="lineCov">   31100617 : </span>
<span class="lineNum">   15335 </span><span class="lineNoCov">          0 : ;; Mode attribute used by `vmovntdqa' pattern</span>
<span class="lineNum">   15336 </span><span class="lineNoCov">          0 : (define_mode_attr vi8_sse4_1_avx2_avx512</span>
<span class="lineNum">   15337 </span><span class="lineNoCov">          0 :    [(V2DI &quot;sse4_1&quot;) (V4DI &quot;avx2&quot;) (V8DI &quot;avx512f&quot;)])</span>
<span class="lineNum">   15338 </span><span class="lineCov">   31100617 : </span>
<span class="lineNum">   15339 </span><span class="lineNoCov">          0 : (define_insn &quot;&lt;vi8_sse4_1_avx2_avx512&gt;_movntdqa&quot;</span>
<span class="lineNum">   15340 </span><span class="lineNoCov">          0 :   [(set (match_operand:VI8_AVX2_AVX512F 0 &quot;register_operand&quot; &quot;=Yr,*x,v&quot;)</span>
<span class="lineNum">   15341 </span><span class="lineCov">   31100617 :         (unspec:VI8_AVX2_AVX512F [(match_operand:VI8_AVX2_AVX512F 1 &quot;memory_operand&quot; &quot;m,m,m&quot;)]</span>
<span class="lineNum">   15342 </span><span class="lineCov">   31100617 :                      UNSPEC_MOVNTDQA))]</span>
<span class="lineNum">   15343 </span><span class="lineCov">   31100641 :   &quot;TARGET_SSE4_1&quot;</span>
<span class="lineNum">   15344 </span><span class="lineCov">          2 :   &quot;%vmovntdqa\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   15345 </span><span class="lineCov">   31100617 :   [(set_attr &quot;isa&quot; &quot;noavx,noavx,avx&quot;)</span>
<span class="lineNum">   15346 </span><span class="lineCov">   31100776 :    (set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">   15347 </span><span class="lineCov">   31100617 :    (set_attr &quot;prefix_extra&quot; &quot;1,1,*&quot;)</span>
<span class="lineNum">   15348 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix&quot; &quot;orig,orig,maybe_evex&quot;)</span>
<span class="lineNum">   15349 </span><span class="lineCov">   31100626 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   15350 </span><span class="lineCov">   31100617 : </span>
<span class="lineNum">   15351 </span><span class="lineCov">   31100730 : (define_insn &quot;&lt;sse4_1_avx2&gt;_mpsadbw&quot;</span>
<span class="lineNum">   15352 </span><span class="lineCov">   31100805 :   [(set (match_operand:VI1_AVX2 0 &quot;register_operand&quot; &quot;=Yr,*x,x&quot;)</span>
<span class="lineNum">   15353 </span><span class="lineCov">   31100655 :         (unspec:VI1_AVX2</span>
<span class="lineNum">   15354 </span><span class="lineNoCov">          0 :           [(match_operand:VI1_AVX2 1 &quot;register_operand&quot; &quot;0,0,x&quot;)</span>
<span class="lineNum">   15355 </span><span class="lineCov">   31100655 :            (match_operand:VI1_AVX2 2 &quot;vector_operand&quot; &quot;YrBm,*xBm,xm&quot;)</span>
<span class="lineNum">   15356 </span><span class="lineCov">   31100655 :            (match_operand:SI 3 &quot;const_0_to_255_operand&quot; &quot;n,n,n&quot;)]</span>
<span class="lineNum">   15357 </span><span class="lineCov">   31100739 :           UNSPEC_MPSADBW))]</span>
<span class="lineNum">   15358 </span><span class="lineCov">   31100818 :   &quot;TARGET_SSE4_1&quot;</span>
<span class="lineNum">   15359 </span><span class="lineCov">   31100701 :   &quot;@</span>
<span class="lineNum">   15360 </span><span class="lineCov">   31100701 :    mpsadbw\t{%3, %2, %0|%0, %2, %3}</span>
<span class="lineNum">   15361 </span><span class="lineCov">   31100617 :    mpsadbw\t{%3, %2, %0|%0, %2, %3}</span>
<span class="lineNum">   15362 </span><span class="lineCov">   31100701 :    vmpsadbw\t{%3, %2, %1, %0|%0, %1, %2, %3}&quot;</span>
<span class="lineNum">   15363 </span><span class="lineCov">   31100617 :   [(set_attr &quot;isa&quot; &quot;noavx,noavx,avx&quot;)</span>
<span class="lineNum">   15364 </span><span class="lineCov">   31100617 :    (set_attr &quot;type&quot; &quot;sselog1&quot;)</span>
<span class="lineNum">   15365 </span><span class="lineCov">   31100701 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   15366 </span><span class="lineCov">   31129230 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   15367 </span><span class="lineCov">   31129230 :    (set_attr &quot;prefix&quot; &quot;orig,orig,vex&quot;)</span>
<span class="lineNum">   15368 </span><span class="lineCov">   31100617 :    (set_attr &quot;btver2_decode&quot; &quot;vector,vector,vector&quot;)</span>
<span class="lineNum">   15369 </span><span class="lineCov">   31116100 :    (set_attr &quot;znver1_decode&quot; &quot;vector,vector,vector&quot;)</span>
<span class="lineNum">   15370 </span><span class="lineCov">   31116100 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   15371 </span><span class="lineCov">   31116100 : </span>
<span class="lineNum">   15372 </span><span class="lineCov">      15652 : (define_insn &quot;&lt;sse4_1_avx2&gt;_packusdw&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   15373 </span><span class="lineCov">     245972 :   [(set (match_operand:VI2_AVX2 0 &quot;register_operand&quot; &quot;=Yr,*x,x,v&quot;)</span>
<span class="lineNum">   15374 </span><span class="lineCov">     245972 :         (vec_concat:VI2_AVX2</span>
<span class="lineNum">   15375 </span><span class="lineCov">     246131 :           (us_truncate:&lt;ssehalfvecmode&gt;</span>
<span class="lineNum">   15376 </span><span class="lineCov">     246131 :             (match_operand:&lt;sseunpackmode&gt; 1 &quot;register_operand&quot; &quot;0,0,x,v&quot;))</span>
<span class="lineNum">   15377 </span><span class="lineCov">     246141 :           (us_truncate:&lt;ssehalfvecmode&gt;</span>
<span class="lineNum">   15378 </span><span class="lineCov">     245982 :             (match_operand:&lt;sseunpackmode&gt; 2 &quot;vector_operand&quot; &quot;YrBm,*xBm,xm,vm&quot;))))]</span>
<span class="lineNum">   15379 </span><span class="lineCov">     246375 :   &quot;TARGET_SSE4_1 &amp;&amp; &lt;mask_mode512bit_condition&gt; &amp;&amp; &lt;mask_avx512bw_condition&gt;&quot;</span>
<span class="lineNum">   15380 </span><span class="lineCov">     246131 :   &quot;@</span>
<span class="lineNum">   15381 </span><span class="lineCov">     245982 :    packusdw\t{%2, %0|%0, %2}</span>
<span class="lineNum">   15382 </span><span class="lineCov">     245982 :    packusdw\t{%2, %0|%0, %2}</span>
<span class="lineNum">   15383 </span><span class="lineCov">     245982 :    vpackusdw\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}</span>
<span class="lineNum">   15384 </span><span class="lineCov">     245982 :    vpackusdw\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   15385 </span><span class="lineCov">     245972 :   [(set_attr &quot;isa&quot; &quot;noavx,noavx,avx,avx512bw&quot;)</span>
<span class="lineNum">   15386 </span><span class="lineCov">     245972 :    (set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">   15387 </span><span class="lineCov">     246065 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   15388 </span><span class="lineCov">     246065 :    (set_attr &quot;prefix&quot; &quot;orig,orig,&lt;mask_prefix&gt;,evex&quot;)</span>
<span class="lineNum">   15389 </span><span class="lineCov">     246065 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   15390 </span><span class="lineCov">     246065 : </span>
<span class="lineNum">   15391 </span><span class="lineCov">     246065 : (define_insn &quot;&lt;sse4_1_avx2&gt;_pblendvb&quot;</span>
<span class="lineNum">   15392 </span><span class="lineCov">     246065 :   [(set (match_operand:VI1_AVX2 0 &quot;register_operand&quot; &quot;=Yr,*x,x&quot;)</span>
<span class="lineNum">   15393 </span><span class="lineCov">     245972 :         (unspec:VI1_AVX2</span>
<span class="lineNum">   15394 </span><span class="lineCov">     246059 :           [(match_operand:VI1_AVX2 1 &quot;register_operand&quot;  &quot;0,0,x&quot;)</span>
<span class="lineNum">   15395 </span><span class="lineCov">     246059 :            (match_operand:VI1_AVX2 2 &quot;vector_operand&quot; &quot;YrBm,*xBm,xm&quot;)</span>
<span class="lineNum">   15396 </span><span class="lineCov">     245972 :            (match_operand:VI1_AVX2 3 &quot;register_operand&quot; &quot;Yz,Yz,x&quot;)]</span>
<span class="lineNum">   15397 </span><span class="lineCov">    3024092 :           UNSPEC_BLENDV))]</span>
<span class="lineNum">   15398 </span><span class="lineCov">     246593 :   &quot;TARGET_SSE4_1&quot;</span>
<span class="lineNum">   15399 </span><span class="lineCov">     247278 :   &quot;@</span>
<span class="lineNum">   15400 </span><span class="lineCov">     246059 :    pblendvb\t{%3, %2, %0|%0, %2, %3}</span>
<span class="lineNum">   15401 </span><span class="lineCov">     246383 :    pblendvb\t{%3, %2, %0|%0, %2, %3}</span>
<span class="lineNum">   15402 </span><span class="lineCov">    3024092 :    vpblendvb\t{%3, %2, %1, %0|%0, %1, %2, %3}&quot;</span>
<span class="lineNum">   15403 </span><span class="lineCov">     246059 :   [(set_attr &quot;isa&quot; &quot;noavx,noavx,avx&quot;)</span>
<span class="lineNum">   15404 </span><span class="lineCov">    3024005 :    (set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">   15405 </span><span class="lineCov">    3024006 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   15406 </span><span class="lineCov">    3024271 :    (set_attr &quot;length_immediate&quot; &quot;*,*,1&quot;)</span>
<span class="lineNum">   15407 </span><span class="lineCov">     245973 :    (set_attr &quot;prefix&quot; &quot;orig,orig,vex&quot;)</span>
<span class="lineNum">   15408 </span><span class="lineCov">    3024270 :    (set_attr &quot;btver2_decode&quot; &quot;vector,vector,vector&quot;)</span>
<span class="lineNum">   15409 </span><span class="lineCov">    3024271 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   15410 </span><span class="lineCov">     245973 : </span>
<span class="lineNum">   15411 </span><span class="lineCov">    3024270 : (define_insn &quot;sse4_1_pblendw&quot;</span>
<span class="lineNum">   15412 </span><span class="lineCov">    3024271 :   [(set (match_operand:V8HI 0 &quot;register_operand&quot; &quot;=Yr,*x,x&quot;)</span>
<span class="lineNum">   15413 </span><span class="lineCov">    3024006 :         (vec_merge:V8HI</span>
<span class="lineNum">   15414 </span><span class="lineCov">     246237 :           (match_operand:V8HI 2 &quot;vector_operand&quot; &quot;YrBm,*xBm,xm&quot;)</span>
<span class="lineNum">   15415 </span><span class="lineCov">     246237 :           (match_operand:V8HI 1 &quot;register_operand&quot; &quot;0,0,x&quot;)</span>
<span class="lineNum">   15416 </span><span class="lineCov">     245973 :           (match_operand:SI 3 &quot;const_0_to_255_operand&quot; &quot;n,n,n&quot;)))]</span>
<span class="lineNum">   15417 </span><span class="lineCov">     247641 :   &quot;TARGET_SSE4_1&quot;</span>
<span class="lineNum">   15418 </span><span class="lineCov">    1236089 :   &quot;@</span>
<span class="lineNum">   15419 </span><span class="lineCov">     245973 :    pblendw\t{%3, %2, %0|%0, %2, %3}</span>
<span class="lineNum">   15420 </span><span class="lineCov">     245999 :    pblendw\t{%3, %2, %0|%0, %2, %3}</span>
<span class="lineNum">   15421 </span><span class="lineCov">     264757 :    vpblendw\t{%3, %2, %1, %0|%0, %1, %2, %3}&quot;</span>
<span class="lineNum">   15422 </span><span class="lineCov">     246055 :   [(set_attr &quot;isa&quot; &quot;noavx,noavx,avx&quot;)</span>
<span class="lineNum">   15423 </span><span class="lineCov">     246053 :    (set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">   15424 </span><span class="lineCov">     246053 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   15425 </span><span class="lineCov">     246054 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   15426 </span><span class="lineCov">     246026 :    (set_attr &quot;prefix&quot; &quot;orig,orig,vex&quot;)</span>
<span class="lineNum">   15427 </span><span class="lineCov">     246054 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   15428 </span><span class="lineCov">     245973 : </span>
<span class="lineNum">   15429 </span><span class="lineCov">     245973 : ;; The builtin uses an 8-bit immediate.  Expand that.</span>
<span class="lineNum">   15430 </span><span class="lineCov">     245972 : (define_expand &quot;avx2_pblendw&quot;</span>
<span class="lineNum">   15431 </span><span class="lineCov">     245973 :   [(set (match_operand:V16HI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   15432 </span><span class="lineCov">     245972 :         (vec_merge:V16HI</span>
<span class="lineNum">   15433 </span><span class="lineCov">     245972 :           (match_operand:V16HI 2 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   15434 </span><span class="lineCov">     245972 :           (match_operand:V16HI 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   15435 </span><span class="lineCov">     245972 :           (match_operand:SI 3 &quot;const_0_to_255_operand&quot;)))]</span>
<span class="lineNum">   15436 </span><span class="lineCov">     245972 :   &quot;TARGET_AVX2&quot;</span>
<span class="lineNum">   15437 </span><span class="lineCov">     245972 : {</span>
<span class="lineNum">   15438 </span><span class="lineCov">     245972 :   HOST_WIDE_INT val = INTVAL (operands[3]) &amp; 0xff;</span>
<span class="lineNum">   15439 </span><span class="lineCov">     245972 :   operands[3] = GEN_INT (val &lt;&lt; 8 | val);</span>
<span class="lineNum">   15440 </span><span class="lineCov">     245972 : })</span>
<span class="lineNum">   15441 </span><span class="lineCov">     245972 : </span>
<span class="lineNum">   15442 </span><span class="lineCov">     245972 : (define_insn &quot;*avx2_pblendw&quot;</span>
<span class="lineNum">   15443 </span><span class="lineCov">     245972 :   [(set (match_operand:V16HI 0 &quot;register_operand&quot; &quot;=x&quot;)</span>
<span class="lineNum">   15444 </span><span class="lineCov">     245972 :         (vec_merge:V16HI</span>
<span class="lineNum">   15445 </span><span class="lineCov">     245972 :           (match_operand:V16HI 2 &quot;nonimmediate_operand&quot; &quot;xm&quot;)</span>
<span class="lineNum">   15446 </span><span class="lineCov">     245972 :           (match_operand:V16HI 1 &quot;register_operand&quot; &quot;x&quot;)</span>
<span class="lineNum">   15447 </span><span class="lineCov">     245972 :           (match_operand:SI 3 &quot;avx2_pblendw_operand&quot; &quot;n&quot;)))]</span>
<span class="lineNum">   15448 </span><span class="lineCov">     246005 :   &quot;TARGET_AVX2&quot;</span>
<span class="lineNum">   15449 </span><span class="lineCov">     246031 : {</span>
<span class="lineNum">   15450 </span><span class="lineCov">     245982 :   operands[3] = GEN_INT (INTVAL (operands[3]) &amp; 0xff);</span>
<span class="lineNum">   15451 </span><span class="lineCov">     245982 :   return &quot;vpblendw\t{%3, %2, %1, %0|%0, %1, %2, %3}&quot;;</span>
<span class="lineNum">   15452 </span><span class="lineCov">     246089 : }</span>
<span class="lineNum">   15453 </span><span class="lineCov">     246089 :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">   15454 </span><span class="lineCov">     246089 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   15455 </span><span class="lineCov">     245972 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   15456 </span><span class="lineCov">     245972 :    (set_attr &quot;prefix&quot; &quot;vex&quot;)</span>
<span class="lineNum">   15457 </span><span class="lineCov">     245972 :    (set_attr &quot;mode&quot; &quot;OI&quot;)])</span>
<span class="lineNum">   15458 </span><span class="lineCov">     245972 : </span>
<span class="lineNum">   15459 </span><span class="lineCov">     245972 : (define_insn &quot;avx2_pblendd&lt;mode&gt;&quot;</span>
<span class="lineNum">   15460 </span><span class="lineCov">     245972 :   [(set (match_operand:VI4_AVX2 0 &quot;register_operand&quot; &quot;=x&quot;)</span>
<span class="lineNum">   15461 </span><span class="lineCov">     245972 :         (vec_merge:VI4_AVX2</span>
<a name="15462"><span class="lineNum">   15462 </span><span class="lineCov">     245972 :           (match_operand:VI4_AVX2 2 &quot;nonimmediate_operand&quot; &quot;xm&quot;)</span></a>
<span class="lineNum">   15463 </span><span class="lineCov">     245972 :           (match_operand:VI4_AVX2 1 &quot;register_operand&quot; &quot;x&quot;)</span>
<span class="lineNum">   15464 </span><span class="lineCov">     245972 :           (match_operand:SI 3 &quot;const_0_to_255_operand&quot; &quot;n&quot;)))]</span>
<span class="lineNum">   15465 </span><span class="lineCov">     246008 :   &quot;TARGET_AVX2&quot;</span>
<span class="lineNum">   15466 </span><span class="lineCov">     246148 :   &quot;vpblendd\t{%3, %2, %1, %0|%0, %1, %2, %3}&quot;</span>
<span class="lineNum">   15467 </span><span class="lineCov">     245972 :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">   15468 </span><span class="lineCov">     245972 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   15469 </span><span class="lineCov">     246102 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   15470 </span><span class="lineCov">     246102 :    (set_attr &quot;prefix&quot; &quot;vex&quot;)</span>
<span class="lineNum">   15471 </span><span class="lineCov">     246102 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   15472 </span><span class="lineCov">     245972 : </span>
<span class="lineNum">   15473 </span><span class="lineCov">     245972 : (define_insn &quot;sse4_1_phminposuw&quot;</span>
<span class="lineNum">   15474 </span><span class="lineCov">     245972 :   [(set (match_operand:V8HI 0 &quot;register_operand&quot; &quot;=Yr,*x,x&quot;)</span>
<span class="lineNum">   15475 </span><span class="lineCov">     245972 :         (unspec:V8HI [(match_operand:V8HI 1 &quot;vector_operand&quot; &quot;YrBm,*xBm,xm&quot;)]</span>
<span class="lineNum">   15476 </span><span class="lineCov">     245972 :                      UNSPEC_PHMINPOSUW))]</span>
<a name="15477"><span class="lineNum">   15477 </span><span class="lineCov">         32 :   &quot;TARGET_SSE4_1&quot;</span></a>
<span class="lineNum">   15478 </span><span class="lineCov">    1347907 :   &quot;%vphminposuw\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   15479 </span><span class="lineCov">    1384273 :   [(set_attr &quot;isa&quot; &quot;noavx,noavx,avx&quot;)</span>
<span class="lineNum">   15480 </span><span class="lineCov">    1347901 :    (set_attr &quot;type&quot; &quot;sselog1&quot;)</span>
<span class="lineNum">   15481 </span><span class="lineCov">    1347915 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<a name="15482"><span class="lineNum">   15482 </span><span class="lineCov">    1347915 :    (set_attr &quot;prefix&quot; &quot;orig,orig,vex&quot;)</span></a>
<span class="lineNum">   15483 </span><span class="lineCov">    1352969 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   15484 </span><span class="lineCov">    1384276 : </span>
<span class="lineNum">   15485 </span><span class="lineCov">    1384279 : (define_insn &quot;avx2_&lt;code&gt;v16qiv16hi2&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   15486 </span><span class="lineCov">    1384273 :   [(set (match_operand:V16HI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   15487 </span><span class="lineCov">    1384273 :         (any_extend:V16HI</span>
<span class="lineNum">   15488 </span><span class="lineCov">    1384273 :           (match_operand:V16QI 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)))]</span>
<span class="lineNum">   15489 </span><span class="lineCov">    1348018 :   &quot;TARGET_AVX2 &amp;&amp; &lt;mask_avx512bw_condition&gt; &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;</span>
<span class="lineNum">   15490 </span><span class="lineCov">    1347926 :   &quot;vpmov&lt;extsuffix&gt;bw\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1}&quot;</span>
<span class="lineNum">   15491 </span><span class="lineCov">    1354598 :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">   15492 </span><span class="lineCov">    1354598 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   15493 </span><span class="lineCov">    1354598 :    (set_attr &quot;prefix&quot; &quot;maybe_evex&quot;)</span>
<span class="lineNum">   15494 </span><span class="lineCov">    1348101 :    (set_attr &quot;mode&quot; &quot;OI&quot;)])</span>
<span class="lineNum">   15495 </span><span class="lineCov">    1347980 : </span>
<span class="lineNum">   15496 </span><span class="lineCov">    1347980 : (define_insn &quot;avx512bw_&lt;code&gt;v32qiv32hi2&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   15497 </span><span class="lineCov">    1347980 :   [(set (match_operand:V32HI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   15498 </span><span class="lineCov">    1347901 :         (any_extend:V32HI</span>
<span class="lineNum">   15499 </span><span class="lineCov">    1347901 :           (match_operand:V32QI 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)))]</span>
<span class="lineNum">   15500 </span><span class="lineCov">    1348096 :   &quot;TARGET_AVX512BW&quot;</span>
<span class="lineNum">   15501 </span><span class="lineCov">    1347903 :   &quot;vpmov&lt;extsuffix&gt;bw\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1}&quot;</span>
<span class="lineNum">   15502 </span><span class="lineCov">    1347901 :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">   15503 </span><span class="lineCov">    1347901 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   15504 </span><span class="lineCov">    1348179 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   15505 </span><span class="lineCov">    1348365 :    (set_attr &quot;mode&quot; &quot;XI&quot;)])</span>
<span class="lineNum">   15506 </span><span class="lineCov">    1347901 : </span>
<span class="lineNum">   15507 </span><span class="lineCov">    1347901 : (define_insn &quot;sse4_1_&lt;code&gt;v8qiv8hi2&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   15508 </span><span class="lineCov">    1347901 :   [(set (match_operand:V8HI 0 &quot;register_operand&quot; &quot;=Yr,*x,v&quot;)</span>
<span class="lineNum">   15509 </span><span class="lineCov">    1347901 :         (any_extend:V8HI</span>
<span class="lineNum">   15510 </span><span class="lineCov">    1347901 :           (vec_select:V8QI</span>
<span class="lineNum">   15511 </span><span class="lineCov">    1347901 :             (match_operand:V16QI 1 &quot;nonimmediate_operand&quot; &quot;Yrm,*xm,vm&quot;)</span>
<span class="lineNum">   15512 </span><span class="lineCov">    1347901 :             (parallel [(const_int 0) (const_int 1)</span>
<span class="lineNum">   15513 </span><span class="lineCov">    1347901 :                        (const_int 2) (const_int 3)</span>
<span class="lineNum">   15514 </span><span class="lineCov">    1347901 :                        (const_int 4) (const_int 5)</span>
<span class="lineNum">   15515 </span><span class="lineCov">    1347901 :                        (const_int 6) (const_int 7)]))))]</span>
<span class="lineNum">   15516 </span><span class="lineCov">    1348384 :   &quot;TARGET_SSE4_1 &amp;&amp; &lt;mask_avx512bw_condition&gt; &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;</span>
<span class="lineNum">   15517 </span><span class="lineCov">    1347901 :   &quot;%vpmov&lt;extsuffix&gt;bw\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %q1}&quot;</span>
<span class="lineNum">   15518 </span><span class="lineCov">    1347901 :   [(set_attr &quot;isa&quot; &quot;noavx,noavx,avx&quot;)</span>
<span class="lineNum">   15519 </span><span class="lineCov">    1347901 :    (set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">   15520 </span><span class="lineCov">    1348127 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   15521 </span><span class="lineCov">    1348079 :    (set_attr &quot;prefix&quot; &quot;orig,orig,maybe_evex&quot;)</span>
<span class="lineNum">   15522 </span><span class="lineCov">    1347901 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   15523 </span><span class="lineCov">    1347901 : </span>
<span class="lineNum">   15524 </span><span class="lineCov">    1347901 : (define_insn &quot;&lt;mask_codefor&gt;avx512f_&lt;code&gt;v16qiv16si2&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   15525 </span><span class="lineCov">    1347901 :   [(set (match_operand:V16SI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   15526 </span><span class="lineCov">    1347901 :         (any_extend:V16SI</span>
<span class="lineNum">   15527 </span><span class="lineCov">    1347901 :           (match_operand:V16QI 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)))]</span>
<span class="lineNum">   15528 </span><span class="lineCov">    1347947 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   15529 </span><span class="lineCov">    1347901 :   &quot;vpmov&lt;extsuffix&gt;bd\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %q1}&quot;</span>
<span class="lineNum">   15530 </span><span class="lineCov">    1347901 :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">   15531 </span><span class="lineCov">    1347901 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   15532 </span><span class="lineCov">    1348036 :    (set_attr &quot;mode&quot; &quot;XI&quot;)])</span>
<span class="lineNum">   15533 </span><span class="lineCov">    1348171 : </span>
<span class="lineNum">   15534 </span><span class="lineCov">    1347901 : (define_insn &quot;avx2_&lt;code&gt;v8qiv8si2&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   15535 </span><span class="lineCov">    1347901 :   [(set (match_operand:V8SI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   15536 </span><span class="lineCov">    1347901 :         (any_extend:V8SI</span>
<span class="lineNum">   15537 </span><span class="lineCov">    1347901 :           (vec_select:V8QI</span>
<span class="lineNum">   15538 </span><span class="lineCov">    1347901 :             (match_operand:V16QI 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)</span>
<span class="lineNum">   15539 </span><span class="lineCov">    1347901 :             (parallel [(const_int 0) (const_int 1)</span>
<span class="lineNum">   15540 </span><span class="lineCov">    1347901 :                        (const_int 2) (const_int 3)</span>
<span class="lineNum">   15541 </span><span class="lineCov">    1347901 :                        (const_int 4) (const_int 5)</span>
<span class="lineNum">   15542 </span><span class="lineCov">    1347901 :                        (const_int 6) (const_int 7)]))))]</span>
<span class="lineNum">   15543 </span><span class="lineCov">    1347949 :   &quot;TARGET_AVX2 &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;</span>
<span class="lineNum">   15544 </span><span class="lineCov">    1347901 :   &quot;vpmov&lt;extsuffix&gt;bd\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %q1}&quot;</span>
<span class="lineNum">   15545 </span><span class="lineCov">    1347901 :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">   15546 </span><span class="lineCov">    1347901 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   15547 </span><span class="lineCov">    1348151 :    (set_attr &quot;prefix&quot; &quot;maybe_evex&quot;)</span>
<span class="lineNum">   15548 </span><span class="lineCov">    1348337 :    (set_attr &quot;mode&quot; &quot;OI&quot;)])</span>
<span class="lineNum">   15549 </span><span class="lineCov">    1347901 : </span>
<span class="lineNum">   15550 </span><span class="lineCov">    1347901 : (define_insn &quot;sse4_1_&lt;code&gt;v4qiv4si2&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   15551 </span><span class="lineCov">    1347901 :   [(set (match_operand:V4SI 0 &quot;register_operand&quot; &quot;=Yr,*x,v&quot;)</span>
<span class="lineNum">   15552 </span><span class="lineCov">    1347901 :         (any_extend:V4SI</span>
<span class="lineNum">   15553 </span><span class="lineCov">    1347901 :           (vec_select:V4QI</span>
<span class="lineNum">   15554 </span><span class="lineCov">    1347901 :             (match_operand:V16QI 1 &quot;nonimmediate_operand&quot; &quot;Yrm,*xm,vm&quot;)</span>
<span class="lineNum">   15555 </span><span class="lineCov">    1347901 :             (parallel [(const_int 0) (const_int 1)</span>
<span class="lineNum">   15556 </span><span class="lineCov">    1347901 :                        (const_int 2) (const_int 3)]))))]</span>
<span class="lineNum">   15557 </span><span class="lineCov">    1347956 :   &quot;TARGET_SSE4_1 &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;</span>
<span class="lineNum">   15558 </span><span class="lineCov">    1347901 :   &quot;%vpmov&lt;extsuffix&gt;bd\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %k1}&quot;</span>
<span class="lineNum">   15559 </span><span class="lineCov">    1347901 :   [(set_attr &quot;isa&quot; &quot;noavx,noavx,avx&quot;)</span>
<span class="lineNum">   15560 </span><span class="lineCov">    1347901 :    (set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">   15561 </span><span class="lineCov">    1348628 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   15562 </span><span class="lineCov">    1348097 :    (set_attr &quot;prefix&quot; &quot;orig,orig,maybe_evex&quot;)</span>
<span class="lineNum">   15563 </span><span class="lineCov">    1347901 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   15564 </span><span class="lineCov">    1347901 : </span>
<span class="lineNum">   15565 </span><span class="lineCov">    1347901 : (define_insn &quot;avx512f_&lt;code&gt;v16hiv16si2&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   15566 </span><span class="lineCov">    1347901 :   [(set (match_operand:V16SI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   15567 </span><span class="lineCov">    1347901 :         (any_extend:V16SI</span>
<span class="lineNum">   15568 </span><span class="lineCov">    1347901 :           (match_operand:V16HI 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)))]</span>
<span class="lineNum">   15569 </span><span class="lineCov">    1348036 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   15570 </span><span class="lineCov">    1347906 :   &quot;vpmov&lt;extsuffix&gt;wd\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1}&quot;</span>
<span class="lineNum">   15571 </span><span class="lineCov">    1347901 :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">   15572 </span><span class="lineCov">    1347901 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   15573 </span><span class="lineCov">    1348419 :    (set_attr &quot;mode&quot; &quot;XI&quot;)])</span>
<span class="lineNum">   15574 </span><span class="lineCov">    1348937 : </span>
<span class="lineNum">   15575 </span><span class="lineCov">    1347901 : (define_insn &quot;avx2_&lt;code&gt;v8hiv8si2&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   15576 </span><span class="lineCov">    1347901 :   [(set (match_operand:V8SI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   15577 </span><span class="lineCov">    1347901 :         (any_extend:V8SI</span>
<span class="lineNum">   15578 </span><span class="lineCov">    1347901 :             (match_operand:V8HI 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)))]</span>
<span class="lineNum">   15579 </span><span class="lineCov">    1348419 :   &quot;TARGET_AVX2 &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;</span>
<span class="lineNum">   15580 </span><span class="lineCov">    1348166 :   &quot;vpmov&lt;extsuffix&gt;wd\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1}&quot;</span>
<span class="lineNum">   15581 </span><span class="lineCov">    1347901 :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">   15582 </span><span class="lineCov">    1347901 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   15583 </span><span class="lineCov">    1348155 :    (set_attr &quot;prefix&quot; &quot;maybe_evex&quot;)</span>
<span class="lineNum">   15584 </span><span class="lineCov">    1348337 :    (set_attr &quot;mode&quot; &quot;OI&quot;)])</span>
<span class="lineNum">   15585 </span><span class="lineCov">    1347901 : </span>
<span class="lineNum">   15586 </span><span class="lineCov">    1347901 : (define_insn &quot;sse4_1_&lt;code&gt;v4hiv4si2&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   15587 </span><span class="lineCov">    1347901 :   [(set (match_operand:V4SI 0 &quot;register_operand&quot; &quot;=Yr,*x,v&quot;)</span>
<span class="lineNum">   15588 </span><span class="lineCov">    1347901 :         (any_extend:V4SI</span>
<span class="lineNum">   15589 </span><span class="lineCov">    1347901 :           (vec_select:V4HI</span>
<span class="lineNum">   15590 </span><span class="lineCov">    1347901 :             (match_operand:V8HI 1 &quot;nonimmediate_operand&quot; &quot;Yrm,*xm,vm&quot;)</span>
<span class="lineNum">   15591 </span><span class="lineCov">    1347901 :             (parallel [(const_int 0) (const_int 1)</span>
<span class="lineNum">   15592 </span><span class="lineCov">    1347901 :                        (const_int 2) (const_int 3)]))))]</span>
<span class="lineNum">   15593 </span><span class="lineCov">    1348432 :   &quot;TARGET_SSE4_1 &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;</span>
<span class="lineNum">   15594 </span><span class="lineNoCov">          0 :   &quot;%vpmov&lt;extsuffix&gt;wd\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %q1}&quot;</span>
<span class="lineNum">   15595 </span><span class="lineNoCov">          0 :   [(set_attr &quot;isa&quot; &quot;noavx,noavx,avx&quot;)</span>
<span class="lineNum">   15596 </span><span class="lineNoCov">          0 :    (set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">   15597 </span><span class="lineCov">        218 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   15598 </span><span class="lineCov">        170 :    (set_attr &quot;prefix&quot; &quot;orig,orig,maybe_evex&quot;)</span>
<span class="lineNum">   15599 </span>            :    (set_attr &quot;mode&quot; &quot;TI&quot;)])
<span class="lineNum">   15600 </span>            : 
<span class="lineNum">   15601 </span>            : (define_insn &quot;avx512f_&lt;code&gt;v8qiv8di2&lt;mask_name&gt;&quot;
<span class="lineNum">   15602 </span>            :   [(set (match_operand:V8DI 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   15603 </span>            :         (any_extend:V8DI
<span class="lineNum">   15604 </span>            :           (vec_select:V8QI
<span class="lineNum">   15605 </span>            :             (match_operand:V16QI 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)
<span class="lineNum">   15606 </span>            :             (parallel [(const_int 0) (const_int 1)
<span class="lineNum">   15607 </span>            :                        (const_int 2) (const_int 3)
<span class="lineNum">   15608 </span>            :                        (const_int 4) (const_int 5)
<span class="lineNum">   15609 </span>            :                        (const_int 6) (const_int 7)]))))]
<span class="lineNum">   15610 </span><span class="lineCov">         32 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   15611 </span><span class="lineNoCov">          0 :   &quot;vpmov&lt;extsuffix&gt;bq\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %k1}&quot;</span>
<span class="lineNum">   15612 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">   15613 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">   15614 </span><span class="lineCov">         55 :    (set_attr &quot;mode&quot; &quot;XI&quot;)])</span>
<span class="lineNum">   15615 </span><span class="lineCov">         55 : </span>
<span class="lineNum">   15616 </span>            : (define_insn &quot;avx2_&lt;code&gt;v4qiv4di2&lt;mask_name&gt;&quot;
<span class="lineNum">   15617 </span>            :   [(set (match_operand:V4DI 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   15618 </span>            :         (any_extend:V4DI
<span class="lineNum">   15619 </span>            :           (vec_select:V4QI
<span class="lineNum">   15620 </span>            :             (match_operand:V16QI 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)
<span class="lineNum">   15621 </span><span class="lineCov">         10 :             (parallel [(const_int 0) (const_int 1)</span>
<span class="lineNum">   15622 </span><span class="lineCov">         10 :                        (const_int 2) (const_int 3)]))))]</span>
<span class="lineNum">   15623 </span><span class="lineCov">         58 :   &quot;TARGET_AVX2 &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;</span>
<span class="lineNum">   15624 </span><span class="lineNoCov">          0 :   &quot;vpmov&lt;extsuffix&gt;bq\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %k1}&quot;</span>
<span class="lineNum">   15625 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">   15626 </span>            :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)
<span class="lineNum">   15627 </span><span class="lineCov">        228 :    (set_attr &quot;prefix&quot; &quot;maybe_evex&quot;)</span>
<span class="lineNum">   15628 </span><span class="lineCov">        180 :    (set_attr &quot;mode&quot; &quot;OI&quot;)])</span>
<span class="lineNum">   15629 </span><span class="lineCov">         10 : </span>
<span class="lineNum">   15630 </span><span class="lineCov">         10 : (define_insn &quot;sse4_1_&lt;code&gt;v2qiv2di2&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   15631 </span><span class="lineCov">         10 :   [(set (match_operand:V2DI 0 &quot;register_operand&quot; &quot;=Yr,*x,v&quot;)</span>
<span class="lineNum">   15632 </span><span class="lineCov">         10 :         (any_extend:V2DI</span>
<span class="lineNum">   15633 </span><span class="lineCov">         10 :           (vec_select:V2QI</span>
<span class="lineNum">   15634 </span><span class="lineCov">         10 :             (match_operand:V16QI 1 &quot;nonimmediate_operand&quot; &quot;Yrm,*xm,vm&quot;)</span>
<span class="lineNum">   15635 </span>            :             (parallel [(const_int 0) (const_int 1)]))))]
<span class="lineNum">   15636 </span><span class="lineCov">         66 :   &quot;TARGET_SSE4_1 &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;</span>
<span class="lineNum">   15637 </span><span class="lineNoCov">          0 :   &quot;%vpmov&lt;extsuffix&gt;bq\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %w1}&quot;</span>
<span class="lineNum">   15638 </span>            :   [(set_attr &quot;isa&quot; &quot;noavx,noavx,avx&quot;)
<span class="lineNum">   15639 </span>            :    (set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">   15640 </span><span class="lineCov">        246 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   15641 </span><span class="lineCov">        200 :    (set_attr &quot;prefix&quot; &quot;orig,orig,maybe_evex&quot;)</span>
<span class="lineNum">   15642 </span><span class="lineCov">         10 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   15643 </span><span class="lineCov">         10 : </span>
<span class="lineNum">   15644 </span>            : (define_insn &quot;avx512f_&lt;code&gt;v8hiv8di2&lt;mask_name&gt;&quot;
<span class="lineNum">   15645 </span>            :   [(set (match_operand:V8DI 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   15646 </span>            :         (any_extend:V8DI
<span class="lineNum">   15647 </span>            :           (match_operand:V8HI 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)))]
<span class="lineNum">   15648 </span><span class="lineCov">         38 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   15649 </span><span class="lineNoCov">          0 :   &quot;vpmov&lt;extsuffix&gt;wq\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %q1}&quot;</span>
<span class="lineNum">   15650 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">   15651 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">   15652 </span><span class="lineCov">        162 :    (set_attr &quot;mode&quot; &quot;XI&quot;)])</span>
<span class="lineNum">   15653 </span><span class="lineCov">        322 : </span>
<span class="lineNum">   15654 </span><span class="lineCov">          2 : (define_insn &quot;avx2_&lt;code&gt;v4hiv4di2&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   15655 </span><span class="lineCov">          2 :   [(set (match_operand:V4DI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   15656 </span><span class="lineCov">          2 :         (any_extend:V4DI</span>
<span class="lineNum">   15657 </span><span class="lineCov">          2 :           (vec_select:V4HI</span>
<span class="lineNum">   15658 </span><span class="lineCov">          2 :             (match_operand:V8HI 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)</span>
<span class="lineNum">   15659 </span>            :             (parallel [(const_int 0) (const_int 1)
<span class="lineNum">   15660 </span>            :                        (const_int 2) (const_int 3)]))))]
<span class="lineNum">   15661 </span><span class="lineCov">         48 :   &quot;TARGET_AVX2 &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;</span>
<span class="lineNum">   15662 </span><span class="lineNoCov">          0 :   &quot;vpmov&lt;extsuffix&gt;wq\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %q1}&quot;</span>
<span class="lineNum">   15663 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">   15664 </span>            :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)
<span class="lineNum">   15665 </span><span class="lineCov">        246 :    (set_attr &quot;prefix&quot; &quot;maybe_evex&quot;)</span>
<span class="lineNum">   15666 </span><span class="lineCov">        246 :    (set_attr &quot;mode&quot; &quot;OI&quot;)])</span>
<span class="lineNum">   15667 </span>            : 
<span class="lineNum">   15668 </span>            : (define_insn &quot;sse4_1_&lt;code&gt;v2hiv2di2&lt;mask_name&gt;&quot;
<span class="lineNum">   15669 </span>            :   [(set (match_operand:V2DI 0 &quot;register_operand&quot; &quot;=Yr,*x,v&quot;)
<span class="lineNum">   15670 </span>            :         (any_extend:V2DI
<span class="lineNum">   15671 </span>            :           (vec_select:V2HI
<span class="lineNum">   15672 </span>            :             (match_operand:V8HI 1 &quot;nonimmediate_operand&quot; &quot;Yrm,*xm,vm&quot;)
<span class="lineNum">   15673 </span>            :             (parallel [(const_int 0) (const_int 1)]))))]
<span class="lineNum">   15674 </span><span class="lineCov">         56 :   &quot;TARGET_SSE4_1 &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;</span>
<span class="lineNum">   15675 </span><span class="lineNoCov">          0 :   &quot;%vpmov&lt;extsuffix&gt;wq\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %k1}&quot;</span>
<span class="lineNum">   15676 </span>            :   [(set_attr &quot;isa&quot; &quot;noavx,noavx,avx&quot;)
<span class="lineNum">   15677 </span>            :    (set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">   15678 </span><span class="lineCov">        786 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   15679 </span><span class="lineCov">        190 :    (set_attr &quot;prefix&quot; &quot;orig,orig,maybe_evex&quot;)</span>
<span class="lineNum">   15680 </span>            :    (set_attr &quot;mode&quot; &quot;TI&quot;)])
<span class="lineNum">   15681 </span>            : 
<span class="lineNum">   15682 </span>            : (define_insn &quot;avx512f_&lt;code&gt;v8siv8di2&lt;mask_name&gt;&quot;
<span class="lineNum">   15683 </span>            :   [(set (match_operand:V8DI 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   15684 </span>            :         (any_extend:V8DI
<span class="lineNum">   15685 </span>            :           (match_operand:V8SI 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)))]
<span class="lineNum">   15686 </span><span class="lineCov">        160 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   15687 </span><span class="lineNoCov">          0 :   &quot;vpmov&lt;extsuffix&gt;dq\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1}&quot;</span>
<span class="lineNum">   15688 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">   15689 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">   15690 </span><span class="lineCov">        301 :    (set_attr &quot;mode&quot; &quot;XI&quot;)])</span>
<span class="lineNum">   15691 </span><span class="lineCov">        602 : </span>
<span class="lineNum">   15692 </span>            : (define_insn &quot;avx2_&lt;code&gt;v4siv4di2&lt;mask_name&gt;&quot;
<span class="lineNum">   15693 </span>            :   [(set (match_operand:V4DI 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   15694 </span>            :         (any_extend:V4DI
<span class="lineNum">   15695 </span>            :             (match_operand:V4SI 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)))]
<span class="lineNum">   15696 </span><span class="lineCov">        301 :   &quot;TARGET_AVX2 &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;</span>
<span class="lineNum">   15697 </span><span class="lineNoCov">          0 :   &quot;vpmov&lt;extsuffix&gt;dq\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1}&quot;</span>
<span class="lineNum">   15698 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">   15699 </span>            :    (set_attr &quot;prefix&quot; &quot;maybe_evex&quot;)
<span class="lineNum">   15700 </span><span class="lineCov">        675 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   15701 </span><span class="lineCov">        675 :    (set_attr &quot;mode&quot; &quot;OI&quot;)])</span>
<span class="lineNum">   15702 </span>            : 
<span class="lineNum">   15703 </span>            : (define_insn &quot;sse4_1_&lt;code&gt;v2siv2di2&lt;mask_name&gt;&quot;
<span class="lineNum">   15704 </span>            :   [(set (match_operand:V2DI 0 &quot;register_operand&quot; &quot;=Yr,*x,v&quot;)
<span class="lineNum">   15705 </span>            :         (any_extend:V2DI
<span class="lineNum">   15706 </span>            :           (vec_select:V2SI
<span class="lineNum">   15707 </span>            :             (match_operand:V4SI 1 &quot;nonimmediate_operand&quot; &quot;Yrm,*xm,vm&quot;)
<span class="lineNum">   15708 </span>            :             (parallel [(const_int 0) (const_int 1)]))))]
<span class="lineNum">   15709 </span><span class="lineCov">        596 :   &quot;TARGET_SSE4_1 &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;</span>
<span class="lineNum">   15710 </span><span class="lineNoCov">          0 :   &quot;%vpmov&lt;extsuffix&gt;dq\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %q1}&quot;</span>
<span class="lineNum">   15711 </span>            :   [(set_attr &quot;isa&quot; &quot;noavx,noavx,avx&quot;)
<span class="lineNum">   15712 </span>            :    (set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">   15713 </span>            :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)
<span class="lineNum">   15714 </span>            :    (set_attr &quot;prefix&quot; &quot;orig,orig,maybe_evex&quot;)
<span class="lineNum">   15715 </span>            :    (set_attr &quot;mode&quot; &quot;TI&quot;)])
<span class="lineNum">   15716 </span>            : 
<a name="15717"><span class="lineNum">   15717 </span>            : ;; ptestps/ptestpd are very similar to comiss and ucomiss when</a>
<span class="lineNum">   15718 </span>            : ;; setting FLAGS_REG. But it is not a really compare instruction.
<span class="lineNum">   15719 </span><span class="lineCov">     328850 : (define_insn &quot;avx_vtest&lt;ssemodesuffix&gt;&lt;avxsizesuffix&gt;&quot;</span>
<span class="lineNum">   15720 </span>            :   [(set (reg:CC FLAGS_REG)
<span class="lineNum">   15721 </span>            :         (unspec:CC [(match_operand:VF_128_256 0 &quot;register_operand&quot; &quot;x&quot;)
<span class="lineNum">   15722 </span>            :                     (match_operand:VF_128_256 1 &quot;nonimmediate_operand&quot; &quot;xm&quot;)]
<span class="lineNum">   15723 </span><span class="lineCov">     328850 :                    UNSPEC_VTESTP))]</span>
<span class="lineNum">   15724 </span><span class="lineCov">         69 :   &quot;TARGET_AVX&quot;</span>
<span class="lineNum">   15725 </span><span class="lineCov">     325235 :   &quot;vtest&lt;ssemodesuffix&gt;\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   15726 </span><span class="lineCov">       3651 :   [(set_attr &quot;type&quot; &quot;ssecomi&quot;)</span>
<span class="lineNum">   15727 </span><span class="lineCov">       3651 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   15728 </span><span class="lineCov">        744 :    (set_attr &quot;prefix&quot; &quot;vex&quot;)</span>
<span class="lineNum">   15729 </span><span class="lineCov">        229 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   15730 </span><span class="lineCov">        368 : </span>
<span class="lineNum">   15731 </span><span class="lineCov">        434 : ;; ptest is very similar to comiss and ucomiss when setting FLAGS_REG.</span>
<span class="lineNum">   15732 </span>            : ;; But it is not a really compare instruction.
<span class="lineNum">   15733 </span>            : (define_insn &quot;&lt;sse4_1&gt;_ptest&lt;mode&gt;&quot;
<span class="lineNum">   15734 </span>            :   [(set (reg:CC FLAGS_REG)
<span class="lineNum">   15735 </span>            :         (unspec:CC [(match_operand:V_AVX 0 &quot;register_operand&quot; &quot;Yr, *x, x&quot;)
<span class="lineNum">   15736 </span>            :                     (match_operand:V_AVX 1 &quot;vector_operand&quot; &quot;YrBm, *xBm, xm&quot;)]
<span class="lineNum">   15737 </span>            :                    UNSPEC_PTEST))]
<span class="lineNum">   15738 </span><span class="lineNoCov">          0 :   &quot;TARGET_SSE4_1&quot;</span>
<span class="lineNum">   15739 </span><span class="lineCov">         36 :   &quot;%vptest\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   15740 </span>            :   [(set_attr &quot;isa&quot; &quot;noavx,noavx,avx&quot;)
<span class="lineNum">   15741 </span>            :    (set_attr &quot;type&quot; &quot;ssecomi&quot;)
<span class="lineNum">   15742 </span><span class="lineCov">        154 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   15743 </span><span class="lineCov">        154 :    (set_attr &quot;prefix&quot; &quot;orig,orig,vex&quot;)</span>
<span class="lineNum">   15744 </span><span class="lineCov">        118 :    (set (attr &quot;btver2_decode&quot;)</span>
<span class="lineNum">   15745 </span><span class="lineCov">        272 :      (if_then_else</span>
<span class="lineNum">   15746 </span><span class="lineNoCov">          0 :        (match_test &quot;&lt;sseinsnmode&gt;mode==OImode&quot;)</span>
<span class="lineNum">   15747 </span>            :      (const_string &quot;vector&quot;)
<span class="lineNum">   15748 </span><span class="lineNoCov">          0 :      (const_string &quot;*&quot;)))</span>
<span class="lineNum">   15749 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])
<span class="lineNum">   15750 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   15751 </span>            : (define_insn &quot;ptesttf2&quot;
<span class="lineNum">   15752 </span><span class="lineNoCov">          0 :   [(set (reg:CC FLAGS_REG)</span>
<span class="lineNum">   15753 </span>            :         (unspec:CC [(match_operand:TF 0 &quot;register_operand&quot; &quot;Yr, *x, x&quot;)
<span class="lineNum">   15754 </span>            :                     (match_operand:TF 1 &quot;vector_operand&quot; &quot;YrBm, *xBm, xm&quot;)]
<span class="lineNum">   15755 </span><span class="lineNoCov">          0 :                    UNSPEC_PTEST))]</span>
<span class="lineNum">   15756 </span><span class="lineCov">          6 :   &quot;TARGET_SSE4_1&quot;</span>
<span class="lineNum">   15757 </span><span class="lineCov">          6 :   &quot;%vptest\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   15758 </span><span class="lineNoCov">          0 :   [(set_attr &quot;isa&quot; &quot;noavx,noavx,avx&quot;)</span>
<span class="lineNum">   15759 </span><span class="lineNoCov">          0 :    (set_attr &quot;type&quot; &quot;ssecomi&quot;)</span>
<span class="lineNum">   15760 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   15761 </span>            :    (set_attr &quot;prefix&quot; &quot;orig,orig,vex&quot;)
<span class="lineNum">   15762 </span>            :    (set_attr &quot;mode&quot; &quot;TI&quot;)])
<span class="lineNum">   15763 </span>            : 
<a name="15764"><span class="lineNum">   15764 </span>            : (define_insn &quot;&lt;sse4_1&gt;_round&lt;ssemodesuffix&gt;&lt;avxsizesuffix&gt;&quot;</a>
<span class="lineNum">   15765 </span>            :   [(set (match_operand:VF_128_256 0 &quot;register_operand&quot; &quot;=Yr,*x,x&quot;)
<span class="lineNum">   15766 </span><span class="lineCov">     151392 :         (unspec:VF_128_256</span>
<span class="lineNum">   15767 </span>            :           [(match_operand:VF_128_256 1 &quot;vector_operand&quot; &quot;YrBm,*xBm,xm&quot;)
<span class="lineNum">   15768 </span>            :            (match_operand:SI 2 &quot;const_0_to_15_operand&quot; &quot;n,n,n&quot;)]
<span class="lineNum">   15769 </span><span class="lineNoCov">          0 :           UNSPEC_ROUND))]</span>
<span class="lineNum">   15770 </span><span class="lineCov">      27148 :   &quot;TARGET_SSE4_1&quot;</span>
<span class="lineNum">   15771 </span><span class="lineCov">          8 :   &quot;%vround&lt;ssemodesuffix&gt;\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   15772 </span><span class="lineCov">     151392 :   [(set_attr &quot;isa&quot; &quot;noavx,noavx,avx&quot;)</span>
<span class="lineNum">   15773 </span><span class="lineCov">     151392 :    (set_attr &quot;type&quot; &quot;ssecvt&quot;)</span>
<span class="lineNum">   15774 </span><span class="lineCov">     151392 :    (set_attr &quot;prefix_data16&quot; &quot;1,1,*&quot;)</span>
<span class="lineNum">   15775 </span><span class="lineCov">         98 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   15776 </span><span class="lineCov">         98 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   15777 </span><span class="lineCov">         13 :    (set_attr &quot;prefix&quot; &quot;orig,orig,vex&quot;)</span>
<span class="lineNum">   15778 </span><span class="lineCov">         13 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   15779 </span><span class="lineCov">         13 : </span>
<span class="lineNum">   15780 </span><span class="lineNoCov">          0 : (define_expand &quot;&lt;sse4_1&gt;_round&lt;ssemodesuffix&gt;_sfix&lt;avxsizesuffix&gt;&quot;</span>
<span class="lineNum">   15781 </span><span class="lineNoCov">          0 :   [(match_operand:&lt;sseintvecmode&gt; 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   15782 </span><span class="lineNoCov">          0 :    (match_operand:VF1_128_256 1 &quot;vector_operand&quot;)</span>
<span class="lineNum">   15783 </span><span class="lineNoCov">          0 :    (match_operand:SI 2 &quot;const_0_to_15_operand&quot;)]</span>
<span class="lineNum">   15784 </span><span class="lineNoCov">          0 :   &quot;TARGET_SSE4_1&quot;</span>
<span class="lineNum">   15785 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">   15786 </span><span class="lineNoCov">          0 :   rtx tmp = gen_reg_rtx (&lt;MODE&gt;mode);</span>
<span class="lineNum">   15787 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   15788 </span><span class="lineNoCov">          0 :   emit_insn</span>
<span class="lineNum">   15789 </span><span class="lineNoCov">          0 :     (gen_&lt;sse4_1&gt;_round&lt;ssemodesuffix&gt;&lt;avxsizesuffix&gt; (tmp, operands[1],</span>
<span class="lineNum">   15790 </span><span class="lineNoCov">          0 :                                                        operands[2]));</span>
<span class="lineNum">   15791 </span><span class="lineNoCov">          0 :   emit_insn</span>
<span class="lineNum">   15792 </span><span class="lineNoCov">          0 :     (gen_fix_trunc&lt;mode&gt;&lt;sseintvecmodelower&gt;2 (operands[0], tmp));</span>
<span class="lineNum">   15793 </span><span class="lineNoCov">          0 :   DONE;</span>
<span class="lineNum">   15794 </span><span class="lineNoCov">          0 : })</span>
<span class="lineNum">   15795 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   15796 </span><span class="lineNoCov">          0 : (define_expand &quot;avx512f_round&lt;castmode&gt;512&quot;</span>
<span class="lineNum">   15797 </span><span class="lineNoCov">          0 :   [(match_operand:VF_512 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   15798 </span><span class="lineNoCov">          0 :    (match_operand:VF_512 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   15799 </span><span class="lineNoCov">          0 :    (match_operand:SI 2 &quot;const_0_to_15_operand&quot;)]</span>
<span class="lineNum">   15800 </span><span class="lineNoCov">          0 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   15801 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">   15802 </span><span class="lineNoCov">          0 :   emit_insn (gen_avx512f_rndscale&lt;mode&gt; (operands[0], operands[1], operands[2]));</span>
<span class="lineNum">   15803 </span><span class="lineNoCov">          0 :   DONE;</span>
<span class="lineNum">   15804 </span><span class="lineNoCov">          0 : })</span>
<span class="lineNum">   15805 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   15806 </span><span class="lineNoCov">          0 : (define_expand &quot;avx512f_roundps512_sfix&quot;</span>
<span class="lineNum">   15807 </span><span class="lineNoCov">          0 :   [(match_operand:V16SI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   15808 </span><span class="lineNoCov">          0 :    (match_operand:V16SF 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   15809 </span><span class="lineNoCov">          0 :    (match_operand:SI 2 &quot;const_0_to_15_operand&quot;)]</span>
<span class="lineNum">   15810 </span><span class="lineNoCov">          0 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   15811 </span><span class="lineNoCov">          0 : {</span>
<a name="15812"><span class="lineNum">   15812 </span><span class="lineNoCov">          0 :   rtx tmp = gen_reg_rtx (V16SFmode);</span></a>
<span class="lineNum">   15813 </span><span class="lineNoCov">          0 :   emit_insn (gen_avx512f_rndscalev16sf (tmp, operands[1], operands[2]));</span>
<span class="lineNum">   15814 </span><span class="lineNoCov">          0 :   emit_insn (gen_fix_truncv16sfv16si2 (operands[0], tmp));</span>
<span class="lineNum">   15815 </span><span class="lineNoCov">          0 :   DONE;</span>
<span class="lineNum">   15816 </span><span class="lineNoCov">          0 : })</span>
<span class="lineNum">   15817 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   15818 </span><span class="lineNoCov">          0 : (define_expand &quot;&lt;sse4_1&gt;_round&lt;ssemodesuffix&gt;_vec_pack_sfix&lt;avxsizesuffix&gt;&quot;</span>
<span class="lineNum">   15819 </span><span class="lineNoCov">          0 :   [(match_operand:&lt;ssepackfltmode&gt; 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   15820 </span><span class="lineNoCov">          0 :    (match_operand:VF2 1 &quot;vector_operand&quot;)</span>
<span class="lineNum">   15821 </span><span class="lineNoCov">          0 :    (match_operand:VF2 2 &quot;vector_operand&quot;)</span>
<a name="15822"><span class="lineNum">   15822 </span><span class="lineNoCov">          0 :    (match_operand:SI 3 &quot;const_0_to_15_operand&quot;)]</span></a>
<span class="lineNum">   15823 </span><span class="lineNoCov">          0 :   &quot;TARGET_SSE4_1&quot;</span>
<span class="lineNum">   15824 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">   15825 </span><span class="lineNoCov">          0 :   rtx tmp0, tmp1;</span>
<span class="lineNum">   15826 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   15827 </span><span class="lineNoCov">          0 :   if (&lt;MODE&gt;mode == V2DFmode</span>
<span class="lineNum">   15828 </span><span class="lineNoCov">          0 :       &amp;&amp; TARGET_AVX &amp;&amp; !TARGET_PREFER_AVX128 &amp;&amp; optimize_insn_for_speed_p ())</span>
<span class="lineNum">   15829 </span><span class="lineNoCov">          0 :     {</span>
<span class="lineNum">   15830 </span><span class="lineNoCov">          0 :       rtx tmp2 = gen_reg_rtx (V4DFmode);</span>
<span class="lineNum">   15831 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   15832 </span><span class="lineNoCov">          0 :       tmp0 = gen_reg_rtx (V4DFmode);</span>
<span class="lineNum">   15833 </span><span class="lineNoCov">          0 :       tmp1 = force_reg (V2DFmode, operands[1]);</span>
<a name="15834"><span class="lineNum">   15834 </span><span class="lineNoCov">          0 : </span></a>
<span class="lineNum">   15835 </span><span class="lineNoCov">          0 :       emit_insn (gen_avx_vec_concatv4df (tmp0, tmp1, operands[2]));</span>
<span class="lineNum">   15836 </span><span class="lineNoCov">          0 :       emit_insn (gen_avx_roundpd256 (tmp2, tmp0, operands[3]));</span>
<span class="lineNum">   15837 </span><span class="lineNoCov">          0 :       emit_insn (gen_fix_truncv4dfv4si2 (operands[0], tmp2));</span>
<span class="lineNum">   15838 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">   15839 </span><span class="lineNoCov">          0 :   else</span>
<span class="lineNum">   15840 </span><span class="lineNoCov">          0 :     {</span>
<span class="lineNum">   15841 </span><span class="lineNoCov">          0 :       tmp0 = gen_reg_rtx (&lt;MODE&gt;mode);</span>
<span class="lineNum">   15842 </span><span class="lineNoCov">          0 :       tmp1 = gen_reg_rtx (&lt;MODE&gt;mode);</span>
<span class="lineNum">   15843 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   15844 </span><span class="lineNoCov">          0 :       emit_insn</span>
<span class="lineNum">   15845 </span><span class="lineNoCov">          0 :        (gen_&lt;sse4_1&gt;_round&lt;ssemodesuffix&gt;&lt;avxsizesuffix&gt; (tmp0, operands[1],</span>
<span class="lineNum">   15846 </span><span class="lineNoCov">          0 :                                                           operands[3]));</span>
<span class="lineNum">   15847 </span><span class="lineNoCov">          0 :       emit_insn</span>
<span class="lineNum">   15848 </span><span class="lineNoCov">          0 :        (gen_&lt;sse4_1&gt;_round&lt;ssemodesuffix&gt;&lt;avxsizesuffix&gt; (tmp1, operands[2],</span>
<span class="lineNum">   15849 </span><span class="lineNoCov">          0 :                                                           operands[3]));</span>
<span class="lineNum">   15850 </span><span class="lineNoCov">          0 :       emit_insn</span>
<span class="lineNum">   15851 </span><span class="lineNoCov">          0 :        (gen_vec_pack_sfix_trunc_&lt;mode&gt; (operands[0], tmp0, tmp1));</span>
<span class="lineNum">   15852 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">   15853 </span><span class="lineNoCov">          0 :   DONE;</span>
<span class="lineNum">   15854 </span><span class="lineNoCov">          0 : })</span>
<span class="lineNum">   15855 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   15856 </span><span class="lineNoCov">          0 : (define_insn &quot;sse4_1_round&lt;ssescalarmodesuffix&gt;&quot;</span>
<span class="lineNum">   15857 </span><span class="lineNoCov">          0 :   [(set (match_operand:VF_128 0 &quot;register_operand&quot; &quot;=Yr,*x,x,v&quot;)</span>
<span class="lineNum">   15858 </span><span class="lineNoCov">          0 :         (vec_merge:VF_128</span>
<span class="lineNum">   15859 </span><span class="lineNoCov">          0 :           (unspec:VF_128</span>
<span class="lineNum">   15860 </span><span class="lineNoCov">          0 :             [(match_operand:VF_128 2 &quot;register_operand&quot; &quot;Yr,*x,x,v&quot;)</span>
<span class="lineNum">   15861 </span><span class="lineNoCov">          0 :              (match_operand:SI 3 &quot;const_0_to_15_operand&quot; &quot;n,n,n,n&quot;)]</span>
<span class="lineNum">   15862 </span><span class="lineNoCov">          0 :             UNSPEC_ROUND)</span>
<span class="lineNum">   15863 </span><span class="lineNoCov">          0 :           (match_operand:VF_128 1 &quot;register_operand&quot; &quot;0,0,x,v&quot;)</span>
<span class="lineNum">   15864 </span><span class="lineNoCov">          0 :           (const_int 1)))]</span>
<span class="lineNum">   15865 </span><span class="lineCov">         53 :   &quot;TARGET_SSE4_1&quot;</span>
<span class="lineNum">   15866 </span><span class="lineCov">         18 :   &quot;@</span>
<span class="lineNum">   15867 </span><span class="lineNoCov">          0 :    round&lt;ssescalarmodesuffix&gt;\t{%3, %2, %0|%0, %2, %3}</span>
<span class="lineNum">   15868 </span><span class="lineNoCov">          0 :    round&lt;ssescalarmodesuffix&gt;\t{%3, %2, %0|%0, %2, %3}</span>
<span class="lineNum">   15869 </span><span class="lineCov">        326 :    vround&lt;ssescalarmodesuffix&gt;\t{%3, %2, %1, %0|%0, %1, %2, %3}</span>
<span class="lineNum">   15870 </span><span class="lineCov">        326 :    vrndscale&lt;ssescalarmodesuffix&gt;\t{%3, %2, %1, %0|%0, %1, %2, %3}&quot;</span>
<span class="lineNum">   15871 </span><span class="lineCov">        326 :   [(set_attr &quot;isa&quot; &quot;noavx,noavx,avx,avx512f&quot;)</span>
<span class="lineNum">   15872 </span><span class="lineNoCov">          0 :    (set_attr &quot;type&quot; &quot;ssecvt&quot;)</span>
<span class="lineNum">   15873 </span><span class="lineNoCov">          0 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   15874 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix_data16&quot; &quot;1,1,*,*&quot;)</span>
<a name="15875"><span class="lineNum">   15875 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span></a>
<span class="lineNum">   15876 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix&quot; &quot;orig,orig,vex,evex&quot;)</span>
<span class="lineNum">   15877 </span><span class="lineCov">       1465 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   15878 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   15879 </span><span class="lineCov">       1465 : (define_expand &quot;round&lt;mode&gt;2&quot;</span>
<span class="lineNum">   15880 </span><span class="lineNoCov">          0 :   [(set (match_dup 3)</span>
<span class="lineNum">   15881 </span><span class="lineNoCov">          0 :         (plus:VF</span>
<span class="lineNum">   15882 </span><span class="lineNoCov">          0 :           (match_operand:VF 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   15883 </span><span class="lineNoCov">          0 :           (match_dup 2)))</span>
<span class="lineNum">   15884 </span><span class="lineNoCov">          0 :    (set (match_operand:VF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   15885 </span><span class="lineNoCov">          0 :         (unspec:VF</span>
<span class="lineNum">   15886 </span><span class="lineNoCov">          0 :           [(match_dup 3) (match_dup 4)]</span>
<span class="lineNum">   15887 </span><span class="lineNoCov">          0 :           UNSPEC_ROUND))]</span>
<span class="lineNum">   15888 </span><span class="lineNoCov">          0 :   &quot;TARGET_SSE4_1 &amp;&amp; !flag_trapping_math&quot;</span>
<span class="lineNum">   15889 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">   15890 </span><span class="lineNoCov">          0 :   machine_mode scalar_mode;</span>
<span class="lineNum">   15891 </span><span class="lineNoCov">          0 :   const struct real_format *fmt;</span>
<span class="lineNum">   15892 </span><span class="lineNoCov">          0 :   REAL_VALUE_TYPE pred_half, half_minus_pred_half;</span>
<span class="lineNum">   15893 </span><span class="lineNoCov">          0 :   rtx half, vec_half;</span>
<span class="lineNum">   15894 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   15895 </span><span class="lineNoCov">          0 :   scalar_mode = GET_MODE_INNER (&lt;MODE&gt;mode);</span>
<span class="lineNum">   15896 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   15897 </span><span class="lineNoCov">          0 :   /* load nextafter (0.5, 0.0) */</span>
<span class="lineNum">   15898 </span><span class="lineNoCov">          0 :   fmt = REAL_MODE_FORMAT (scalar_mode);</span>
<span class="lineNum">   15899 </span><span class="lineCov">          5 :   real_2expN (&amp;half_minus_pred_half, -(fmt-&gt;p) - 1, scalar_mode);</span>
<span class="lineNum">   15900 </span><span class="lineCov">          5 :   real_arithmetic (&amp;pred_half, MINUS_EXPR, &amp;dconsthalf, &amp;half_minus_pred_half);</span>
<span class="lineNum">   15901 </span><span class="lineCov">          5 :   half = const_double_from_real_value (pred_half, scalar_mode);</span>
<span class="lineNum">   15902 </span><span class="lineCov">          5 : </span>
<span class="lineNum">   15903 </span><span class="lineCov">          5 :   vec_half = ix86_build_const_vector (&lt;MODE&gt;mode, true, half);</span>
<span class="lineNum">   15904 </span><span class="lineCov">          5 :   vec_half = force_reg (&lt;MODE&gt;mode, vec_half);</span>
<span class="lineNum">   15905 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   15906 </span><span class="lineNoCov">          0 :   operands[2] = gen_reg_rtx (&lt;MODE&gt;mode);</span>
<span class="lineNum">   15907 </span><span class="lineNoCov">          0 :   emit_insn (gen_copysign&lt;mode&gt;3 (operands[2], vec_half, operands[1]));</span>
<span class="lineNum">   15908 </span><span class="lineCov">          5 : </span>
<span class="lineNum">   15909 </span><span class="lineNoCov">          0 :   operands[3] = gen_reg_rtx (&lt;MODE&gt;mode);</span>
<span class="lineNum">   15910 </span><span class="lineNoCov">          0 :   operands[4] = GEN_INT (ROUND_TRUNC);</span>
<span class="lineNum">   15911 </span><span class="lineNoCov">          0 : })</span>
<span class="lineNum">   15912 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   15913 </span><span class="lineNoCov">          0 : (define_expand &quot;round&lt;mode&gt;2_sfix&quot;</span>
<span class="lineNum">   15914 </span><span class="lineNoCov">          0 :   [(match_operand:&lt;sseintvecmode&gt; 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   15915 </span><span class="lineNoCov">          0 :    (match_operand:VF1 1 &quot;register_operand&quot;)]</span>
<span class="lineNum">   15916 </span><span class="lineNoCov">          0 :   &quot;TARGET_SSE4_1 &amp;&amp; !flag_trapping_math&quot;</span>
<span class="lineNum">   15917 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">   15918 </span><span class="lineNoCov">          0 :   rtx tmp = gen_reg_rtx (&lt;MODE&gt;mode);</span>
<span class="lineNum">   15919 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   15920 </span><span class="lineNoCov">          0 :   emit_insn (gen_round&lt;mode&gt;2 (tmp, operands[1]));</span>
<span class="lineNum">   15921 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   15922 </span><span class="lineNoCov">          0 :   emit_insn</span>
<span class="lineNum">   15923 </span><span class="lineNoCov">          0 :     (gen_fix_trunc&lt;mode&gt;&lt;sseintvecmodelower&gt;2 (operands[0], tmp));</span>
<span class="lineNum">   15924 </span><span class="lineNoCov">          0 :   DONE;</span>
<span class="lineNum">   15925 </span><span class="lineNoCov">          0 : })</span>
<span class="lineNum">   15926 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   15927 </span><span class="lineNoCov">          0 : (define_expand &quot;round&lt;mode&gt;2_vec_pack_sfix&quot;</span>
<span class="lineNum">   15928 </span><span class="lineNoCov">          0 :   [(match_operand:&lt;ssepackfltmode&gt; 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   15929 </span><span class="lineNoCov">          0 :    (match_operand:VF2 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   15930 </span><span class="lineNoCov">          0 :    (match_operand:VF2 2 &quot;register_operand&quot;)]</span>
<span class="lineNum">   15931 </span><span class="lineNoCov">          0 :   &quot;TARGET_SSE4_1 &amp;&amp; !flag_trapping_math&quot;</span>
<span class="lineNum">   15932 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">   15933 </span><span class="lineNoCov">          0 :   rtx tmp0, tmp1;</span>
<span class="lineNum">   15934 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   15935 </span><span class="lineNoCov">          0 :   if (&lt;MODE&gt;mode == V2DFmode</span>
<span class="lineNum">   15936 </span><span class="lineNoCov">          0 :       &amp;&amp; TARGET_AVX &amp;&amp; !TARGET_PREFER_AVX128 &amp;&amp; optimize_insn_for_speed_p ())</span>
<span class="lineNum">   15937 </span><span class="lineNoCov">          0 :     {</span>
<span class="lineNum">   15938 </span><span class="lineNoCov">          0 :       rtx tmp2 = gen_reg_rtx (V4DFmode);</span>
<span class="lineNum">   15939 </span><span class="lineNoCov">          0 : </span>
<a name="15940"><span class="lineNum">   15940 </span><span class="lineNoCov">          0 :       tmp0 = gen_reg_rtx (V4DFmode);</span></a>
<span class="lineNum">   15941 </span><span class="lineNoCov">          0 :       tmp1 = force_reg (V2DFmode, operands[1]);</span>
<span class="lineNum">   15942 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   15943 </span><span class="lineNoCov">          0 :       emit_insn (gen_avx_vec_concatv4df (tmp0, tmp1, operands[2]));</span>
<span class="lineNum">   15944 </span><span class="lineNoCov">          0 :       emit_insn (gen_roundv4df2 (tmp2, tmp0));</span>
<span class="lineNum">   15945 </span><span class="lineNoCov">          0 :       emit_insn (gen_fix_truncv4dfv4si2 (operands[0], tmp2));</span>
<span class="lineNum">   15946 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">   15947 </span><span class="lineNoCov">          0 :   else</span>
<span class="lineNum">   15948 </span><span class="lineNoCov">          0 :     {</span>
<span class="lineNum">   15949 </span><span class="lineNoCov">          0 :       tmp0 = gen_reg_rtx (&lt;MODE&gt;mode);</span>
<span class="lineNum">   15950 </span><span class="lineNoCov">          0 :       tmp1 = gen_reg_rtx (&lt;MODE&gt;mode);</span>
<span class="lineNum">   15951 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   15952 </span><span class="lineNoCov">          0 :       emit_insn (gen_round&lt;mode&gt;2 (tmp0, operands[1]));</span>
<span class="lineNum">   15953 </span><span class="lineNoCov">          0 :       emit_insn (gen_round&lt;mode&gt;2 (tmp1, operands[2]));</span>
<span class="lineNum">   15954 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   15955 </span><span class="lineNoCov">          0 :       emit_insn</span>
<span class="lineNum">   15956 </span><span class="lineNoCov">          0 :        (gen_vec_pack_sfix_trunc_&lt;mode&gt; (operands[0], tmp0, tmp1));</span>
<span class="lineNum">   15957 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">   15958 </span><span class="lineNoCov">          0 :   DONE;</span>
<span class="lineNum">   15959 </span><span class="lineNoCov">          0 : })</span>
<span class="lineNum">   15960 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   15961 </span><span class="lineNoCov">          0 : ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span>
<span class="lineNum">   15962 </span><span class="lineNoCov">          0 : ;;</span>
<span class="lineNum">   15963 </span><span class="lineNoCov">          0 : ;; Intel SSE4.2 string/text processing instructions</span>
<span class="lineNum">   15964 </span><span class="lineNoCov">          0 : ;;</span>
<span class="lineNum">   15965 </span><span class="lineNoCov">          0 : ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span>
<span class="lineNum">   15966 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   15967 </span><span class="lineNoCov">          0 : (define_insn_and_split &quot;sse4_2_pcmpestr&quot;</span>
<span class="lineNum">   15968 </span><span class="lineNoCov">          0 :   [(set (match_operand:SI 0 &quot;register_operand&quot; &quot;=c,c&quot;)</span>
<span class="lineNum">   15969 </span><span class="lineCov">          4 :         (unspec:SI</span>
<span class="lineNum">   15970 </span><span class="lineCov">          2 :           [(match_operand:V16QI 2 &quot;register_operand&quot; &quot;x,x&quot;)</span>
<span class="lineNum">   15971 </span><span class="lineNoCov">          0 :            (match_operand:SI 3 &quot;register_operand&quot; &quot;a,a&quot;)</span>
<span class="lineNum">   15972 </span><span class="lineCov">          4 :            (match_operand:V16QI 4 &quot;nonimmediate_operand&quot; &quot;x,m&quot;)</span>
<span class="lineNum">   15973 </span><span class="lineCov">          4 :            (match_operand:SI 5 &quot;register_operand&quot; &quot;d,d&quot;)</span>
<span class="lineNum">   15974 </span><span class="lineNoCov">          0 :            (match_operand:SI 6 &quot;const_0_to_255_operand&quot; &quot;n,n&quot;)]</span>
<span class="lineNum">   15975 </span><span class="lineCov">          4 :           UNSPEC_PCMPESTR))</span>
<span class="lineNum">   15976 </span><span class="lineCov">          4 :    (set (match_operand:V16QI 1 &quot;register_operand&quot; &quot;=Yz,Yz&quot;)</span>
<a name="15977"><span class="lineNum">   15977 </span><span class="lineCov">          8 :         (unspec:V16QI</span></a>
<a name="15978"><span class="lineNum">   15978 </span><span class="lineNoCov">          0 :           [(match_dup 2)</span></a>
<span class="lineNum">   15979 </span><span class="lineNoCov">          0 :            (match_dup 3)</span>
<span class="lineNum">   15980 </span><span class="lineNoCov">          0 :            (match_dup 4)</span>
<span class="lineNum">   15981 </span><span class="lineNoCov">          0 :            (match_dup 5)</span>
<span class="lineNum">   15982 </span><span class="lineNoCov">          0 :            (match_dup 6)]</span>
<span class="lineNum">   15983 </span>            :           UNSPEC_PCMPESTR))
<span class="lineNum">   15984 </span><span class="lineNoCov">          0 :    (set (reg:CC FLAGS_REG)</span>
<span class="lineNum">   15985 </span><span class="lineCov">         20 :         (unspec:CC</span>
<span class="lineNum">   15986 </span><span class="lineCov">         20 :           [(match_dup 2)</span>
<span class="lineNum">   15987 </span><span class="lineCov">         40 :            (match_dup 3)</span>
<span class="lineNum">   15988 </span>            :            (match_dup 4)
<span class="lineNum">   15989 </span>            :            (match_dup 5)
<span class="lineNum">   15990 </span><span class="lineNoCov">          0 :            (match_dup 6)]</span>
<span class="lineNum">   15991 </span><span class="lineNoCov">          0 :           UNSPEC_PCMPESTR))]</span>
<span class="lineNum">   15992 </span><span class="lineCov">        436 :   &quot;TARGET_SSE4_2</span>
<span class="lineNum">   15993 </span><span class="lineCov">        436 :    &amp;&amp; can_create_pseudo_p ()&quot;</span>
<span class="lineNum">   15994 </span><span class="lineNoCov">          0 :   &quot;#&quot;</span>
<span class="lineNum">   15995 </span><span class="lineCov">       1114 :   &quot;&amp;&amp; 1&quot;</span>
<span class="lineNum">   15996 </span><span class="lineCov">        288 :   [(const_int 0)]</span>
<span class="lineNum">   15997 </span><span class="lineCov">       1413 : {</span>
<span class="lineNum">   15998 </span><span class="lineCov">       1012 :   int ecx = !find_regno_note (curr_insn, REG_UNUSED, REGNO (operands[0]));</span>
<span class="lineNum">   15999 </span><span class="lineCov">        603 :   int xmm0 = !find_regno_note (curr_insn, REG_UNUSED, REGNO (operands[1]));</span>
<span class="lineNum">   16000 </span><span class="lineCov">        595 :   int flags = !find_regno_note (curr_insn, REG_UNUSED, FLAGS_REG);</span>
<span class="lineNum">   16001 </span><span class="lineCov">        355 : </span>
<span class="lineNum">   16002 </span><span class="lineCov">        493 :   if (ecx)</span>
<span class="lineNum">   16003 </span><span class="lineCov">        118 :     emit_insn (gen_sse4_2_pcmpestri (operands[0], operands[2],</span>
<span class="lineNum">   16004 </span><span class="lineCov">        118 :                                      operands[3], operands[4],</span>
<span class="lineNum">   16005 </span><span class="lineCov">        118 :                                      operands[5], operands[6]));</span>
<span class="lineNum">   16006 </span><span class="lineCov">          8 :   if (xmm0)</span>
<span class="lineNum">   16007 </span><span class="lineCov">        118 :     emit_insn (gen_sse4_2_pcmpestrm (operands[1], operands[2],</span>
<span class="lineNum">   16008 </span><span class="lineCov">        136 :                                      operands[3], operands[4],</span>
<span class="lineNum">   16009 </span><span class="lineCov">        120 :                                      operands[5], operands[6]));</span>
<span class="lineNum">   16010 </span><span class="lineNoCov">          0 :   if (flags &amp;&amp; !(ecx || xmm0))</span>
<span class="lineNum">   16011 </span><span class="lineCov">        120 :     emit_insn (gen_sse4_2_pcmpestr_cconly (NULL, NULL,</span>
<span class="lineNum">   16012 </span><span class="lineCov">        112 :                                            operands[2], operands[3],</span>
<span class="lineNum">   16013 </span><span class="lineCov">        128 :                                            operands[4], operands[5],</span>
<span class="lineNum">   16014 </span><span class="lineCov">        112 :                                            operands[6]));</span>
<span class="lineNum">   16015 </span><span class="lineCov">         18 :   if (!(flags || ecx || xmm0))</span>
<span class="lineNum">   16016 </span><span class="lineCov">        112 :     emit_note (NOTE_INSN_DELETED);</span>
<span class="lineNum">   16017 </span><span class="lineCov">        112 : </span>
<span class="lineNum">   16018 </span><span class="lineCov">        128 :   DONE;</span>
<span class="lineNum">   16019 </span><span class="lineCov">        112 : }</span>
<span class="lineNum">   16020 </span><span class="lineCov">        112 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">   16021 </span><span class="lineCov">          2 :    (set_attr &quot;prefix_data16&quot; &quot;1&quot;)</span>
<span class="lineNum">   16022 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   16023 </span><span class="lineNoCov">          0 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   16024 </span><span class="lineNoCov">          0 :    (set_attr &quot;memory&quot; &quot;none,load&quot;)</span>
<span class="lineNum">   16025 </span><span class="lineCov">          2 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   16026 </span><span class="lineCov">         12 : </span>
<span class="lineNum">   16027 </span><span class="lineCov">          4 : (define_insn &quot;sse4_2_pcmpestri&quot;</span>
<span class="lineNum">   16028 </span><span class="lineCov">         12 :   [(set (match_operand:SI 0 &quot;register_operand&quot; &quot;=c,c&quot;)</span>
<a name="16029"><span class="lineNum">   16029 </span><span class="lineCov">          8 :         (unspec:SI</span></a>
<span class="lineNum">   16030 </span><span class="lineCov">          4 :           [(match_operand:V16QI 1 &quot;register_operand&quot; &quot;x,x&quot;)</span>
<span class="lineNum">   16031 </span><span class="lineCov">         12 :            (match_operand:SI 2 &quot;register_operand&quot; &quot;a,a&quot;)</span>
<span class="lineNum">   16032 </span><span class="lineCov">         12 :            (match_operand:V16QI 3 &quot;nonimmediate_operand&quot; &quot;x,m&quot;)</span>
<span class="lineNum">   16033 </span><span class="lineNoCov">          0 :            (match_operand:SI 4 &quot;register_operand&quot; &quot;d,d&quot;)</span>
<span class="lineNum">   16034 </span><span class="lineCov">          8 :            (match_operand:SI 5 &quot;const_0_to_255_operand&quot; &quot;n,n&quot;)]</span>
<span class="lineNum">   16035 </span><span class="lineCov">          8 :           UNSPEC_PCMPESTR))</span>
<span class="lineNum">   16036 </span><span class="lineNoCov">          0 :    (set (reg:CC FLAGS_REG)</span>
<span class="lineNum">   16037 </span><span class="lineCov">         20 :         (unspec:CC</span>
<span class="lineNum">   16038 </span><span class="lineNoCov">          0 :           [(match_dup 1)</span>
<span class="lineNum">   16039 </span><span class="lineNoCov">          0 :            (match_dup 2)</span>
<span class="lineNum">   16040 </span><span class="lineNoCov">          0 :            (match_dup 3)</span>
<span class="lineNum">   16041 </span><span class="lineNoCov">          0 :            (match_dup 4)</span>
<span class="lineNum">   16042 </span><span class="lineNoCov">          0 :            (match_dup 5)]</span>
<span class="lineNum">   16043 </span><span class="lineNoCov">          0 :           UNSPEC_PCMPESTR))]</span>
<span class="lineNum">   16044 </span><span class="lineCov">         89 :   &quot;TARGET_SSE4_2&quot;</span>
<span class="lineNum">   16045 </span><span class="lineNoCov">          0 :   &quot;%vpcmpestri\t{%5, %3, %1|%1, %3, %5}&quot;</span>
<span class="lineNum">   16046 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">   16047 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix_data16&quot; &quot;1&quot;)</span>
<span class="lineNum">   16048 </span><span class="lineCov">         89 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   16049 </span><span class="lineCov">        178 :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)</span>
<span class="lineNum">   16050 </span><span class="lineNoCov">          0 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   16051 </span><span class="lineNoCov">          0 :    (set_attr &quot;btver2_decode&quot; &quot;vector&quot;)</span>
<span class="lineNum">   16052 </span><span class="lineNoCov">          0 :    (set_attr &quot;memory&quot; &quot;none,load&quot;)</span>
<span class="lineNum">   16053 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   16054 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   16055 </span><span class="lineNoCov">          0 : (define_insn &quot;sse4_2_pcmpestrm&quot;</span>
<span class="lineNum">   16056 </span><span class="lineNoCov">          0 :   [(set (match_operand:V16QI 0 &quot;register_operand&quot; &quot;=Yz,Yz&quot;)</span>
<span class="lineNum">   16057 </span><span class="lineNoCov">          0 :         (unspec:V16QI</span>
<span class="lineNum">   16058 </span><span class="lineNoCov">          0 :           [(match_operand:V16QI 1 &quot;register_operand&quot; &quot;x,x&quot;)</span>
<span class="lineNum">   16059 </span><span class="lineNoCov">          0 :            (match_operand:SI 2 &quot;register_operand&quot; &quot;a,a&quot;)</span>
<span class="lineNum">   16060 </span><span class="lineNoCov">          0 :            (match_operand:V16QI 3 &quot;nonimmediate_operand&quot; &quot;x,m&quot;)</span>
<span class="lineNum">   16061 </span><span class="lineCov">          8 :            (match_operand:SI 4 &quot;register_operand&quot; &quot;d,d&quot;)</span>
<span class="lineNum">   16062 </span><span class="lineNoCov">          0 :            (match_operand:SI 5 &quot;const_0_to_255_operand&quot; &quot;n,n&quot;)]</span>
<span class="lineNum">   16063 </span><span class="lineNoCov">          0 :           UNSPEC_PCMPESTR))</span>
<span class="lineNum">   16064 </span><span class="lineCov">          2 :    (set (reg:CC FLAGS_REG)</span>
<span class="lineNum">   16065 </span><span class="lineCov">          2 :         (unspec:CC</span>
<span class="lineNum">   16066 </span><span class="lineCov">          8 :           [(match_dup 1)</span>
<span class="lineNum">   16067 </span><span class="lineCov">          6 :            (match_dup 2)</span>
<span class="lineNum">   16068 </span><span class="lineCov">          2 :            (match_dup 3)</span>
<span class="lineNum">   16069 </span><span class="lineCov">          8 :            (match_dup 4)</span>
<span class="lineNum">   16070 </span><span class="lineCov">          8 :            (match_dup 5)]</span>
<span class="lineNum">   16071 </span><span class="lineCov">          8 :           UNSPEC_PCMPESTR))]</span>
<span class="lineNum">   16072 </span><span class="lineCov">         97 :   &quot;TARGET_SSE4_2&quot;</span>
<span class="lineNum">   16073 </span><span class="lineCov">          6 :   &quot;%vpcmpestrm\t{%5, %3, %1|%1, %3, %5}&quot;</span>
<span class="lineNum">   16074 </span><span class="lineCov">         17 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">   16075 </span><span class="lineCov">         17 :    (set_attr &quot;prefix_data16&quot; &quot;1&quot;)</span>
<span class="lineNum">   16076 </span><span class="lineCov">         17 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   16077 </span><span class="lineCov">         17 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   16078 </span>            :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)
<span class="lineNum">   16079 </span><span class="lineCov">         19 :    (set_attr &quot;btver2_decode&quot; &quot;vector&quot;)</span>
<span class="lineNum">   16080 </span>            :    (set_attr &quot;memory&quot; &quot;none,load&quot;)
<span class="lineNum">   16081 </span>            :    (set_attr &quot;mode&quot; &quot;TI&quot;)])
<span class="lineNum">   16082 </span><span class="lineCov">         17 : </span>
<span class="lineNum">   16083 </span><span class="lineCov">         17 : (define_insn &quot;sse4_2_pcmpestr_cconly&quot;</span>
<a name="16084"><span class="lineNum">   16084 </span><span class="lineCov">         17 :   [(set (reg:CC FLAGS_REG)</span></a>
<span class="lineNum">   16085 </span><span class="lineCov">         17 :         (unspec:CC</span>
<span class="lineNum">   16086 </span><span class="lineCov">     114146 :           [(match_operand:V16QI 2 &quot;register_operand&quot; &quot;x,x,x,x&quot;)</span>
<span class="lineNum">   16087 </span><span class="lineCov">         17 :            (match_operand:SI 3 &quot;register_operand&quot; &quot;a,a,a,a&quot;)</span>
<span class="lineNum">   16088 </span><span class="lineCov">         17 :            (match_operand:V16QI 4 &quot;nonimmediate_operand&quot; &quot;x,m,x,m&quot;)</span>
<span class="lineNum">   16089 </span><span class="lineNoCov">          0 :            (match_operand:SI 5 &quot;register_operand&quot; &quot;d,d,d,d&quot;)</span>
<span class="lineNum">   16090 </span><span class="lineCov">         61 :            (match_operand:SI 6 &quot;const_0_to_255_operand&quot; &quot;n,n,n,n&quot;)]</span>
<span class="lineNum">   16091 </span><span class="lineCov">     114163 :           UNSPEC_PCMPESTR))</span>
<span class="lineNum">   16092 </span><span class="lineCov">     114146 :    (clobber (match_scratch:V16QI 0 &quot;=Yz,Yz,X,X&quot;))</span>
<span class="lineNum">   16093 </span><span class="lineCov">     114163 :    (clobber (match_scratch:SI    1 &quot;= X, X,c,c&quot;))]</span>
<span class="lineNum">   16094 </span><span class="lineCov">        127 :   &quot;TARGET_SSE4_2&quot;</span>
<span class="lineNum">   16095 </span><span class="lineNoCov">          0 :   &quot;@</span>
<span class="lineNum">   16096 </span><span class="lineCov">     114146 :    %vpcmpestrm\t{%6, %4, %2|%2, %4, %6}</span>
<span class="lineNum">   16097 </span><span class="lineNoCov">          0 :    %vpcmpestrm\t{%6, %4, %2|%2, %4, %6}</span>
<span class="lineNum">   16098 </span><span class="lineCov">     114163 :    %vpcmpestri\t{%6, %4, %2|%2, %4, %6}</span>
<span class="lineNum">   16099 </span><span class="lineCov">       7133 :    %vpcmpestri\t{%6, %4, %2|%2, %4, %6}&quot;</span>
<span class="lineNum">   16100 </span><span class="lineCov">      25301 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">   16101 </span><span class="lineCov">      26938 :    (set_attr &quot;prefix_data16&quot; &quot;1&quot;)</span>
<span class="lineNum">   16102 </span><span class="lineCov">       1508 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<a name="16103"><span class="lineNum">   16103 </span><span class="lineCov">        448 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span></a>
<span class="lineNum">   16104 </span><span class="lineCov">      26921 :    (set_attr &quot;memory&quot; &quot;none,load,none,load&quot;)</span>
<span class="lineNum">   16105 </span><span class="lineCov">   78090647 :    (set_attr &quot;btver2_decode&quot; &quot;vector,vector,vector,vector&quot;) </span>
<span class="lineNum">   16106 </span><span class="lineCov">       3119 :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)</span>
<span class="lineNum">   16107 </span><span class="lineCov">          4 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   16108 </span><span class="lineCov">         95 : </span>
<span class="lineNum">   16109 </span><span class="lineCov">        191 : (define_insn_and_split &quot;sse4_2_pcmpistr&quot;</span>
<span class="lineNum">   16110 </span><span class="lineCov">   78090630 :   [(set (match_operand:SI 0 &quot;register_operand&quot; &quot;=c,c&quot;)</span>
<span class="lineNum">   16111 </span><span class="lineCov">   78090630 :         (unspec:SI</span>
<span class="lineNum">   16112 </span><span class="lineCov">   78090630 :           [(match_operand:V16QI 2 &quot;register_operand&quot; &quot;x,x&quot;)</span>
<span class="lineNum">   16113 </span><span class="lineCov">   78090647 :            (match_operand:V16QI 3 &quot;nonimmediate_operand&quot; &quot;x,m&quot;)</span>
<span class="lineNum">   16114 </span><span class="lineCov">   78090630 :            (match_operand:SI 4 &quot;const_0_to_255_operand&quot; &quot;n,n&quot;)]</span>
<span class="lineNum">   16115 </span><span class="lineNoCov">          0 :           UNSPEC_PCMPISTR))</span>
<span class="lineNum">   16116 </span><span class="lineCov">   75577751 :    (set (match_operand:V16QI 1 &quot;register_operand&quot; &quot;=Yz,Yz&quot;)</span>
<span class="lineNum">   16117 </span><span class="lineCov">   75577751 :         (unspec:V16QI</span>
<span class="lineNum">   16118 </span><span class="lineCov">   75577746 :           [(match_dup 2)</span>
<span class="lineNum">   16119 </span><span class="lineCov">   75577763 :            (match_dup 3)</span>
<span class="lineNum">   16120 </span><span class="lineCov">   75577764 :            (match_dup 4)]</span>
<span class="lineNum">   16121 </span><span class="lineCov">   75577763 :           UNSPEC_PCMPISTR))</span>
<span class="lineNum">   16122 </span><span class="lineCov">   75577747 :    (set (reg:CC FLAGS_REG)</span>
<span class="lineNum">   16123 </span><span class="lineCov">   75577746 :         (unspec:CC</span>
<span class="lineNum">   16124 </span><span class="lineCov">   75577747 :           [(match_dup 2)</span>
<span class="lineNum">   16125 </span><span class="lineCov">   75577747 :            (match_dup 3)</span>
<span class="lineNum">   16126 </span><span class="lineCov">   75577767 :            (match_dup 4)]</span>
<span class="lineNum">   16127 </span><span class="lineCov">   75577747 :           UNSPEC_PCMPISTR))]</span>
<span class="lineNum">   16128 </span><span class="lineCov">        581 :   &quot;TARGET_SSE4_2</span>
<span class="lineNum">   16129 </span><span class="lineCov">   75765849 :    &amp;&amp; can_create_pseudo_p ()&quot;</span>
<span class="lineNum">   16130 </span><span class="lineCov">     187526 :   &quot;#&quot;</span>
<span class="lineNum">   16131 </span><span class="lineCov">   73176883 :   &quot;&amp;&amp; 1&quot;</span>
<span class="lineNum">   16132 </span><span class="lineCov">        411 :   [(const_int 0)]</span>
<span class="lineNum">   16133 </span><span class="lineCov">   73177292 : {</span>
<span class="lineNum">   16134 </span><span class="lineCov">       1156 :   int ecx = !find_regno_note (curr_insn, REG_UNUSED, REGNO (operands[0]));</span>
<span class="lineNum">   16135 </span><span class="lineCov">      19204 :   int xmm0 = !find_regno_note (curr_insn, REG_UNUSED, REGNO (operands[1]));</span>
<span class="lineNum">   16136 </span><span class="lineCov">      17820 :   int flags = !find_regno_note (curr_insn, REG_UNUSED, FLAGS_REG);</span>
<span class="lineNum">   16137 </span><span class="lineCov">      19206 : </span>
<span class="lineNum">   16138 </span><span class="lineNoCov">          0 :   if (ecx)</span>
<span class="lineNum">   16139 </span><span class="lineCov">        247 :     emit_insn (gen_sse4_2_pcmpistri (operands[0], operands[2],</span>
<span class="lineNum">   16140 </span><span class="lineCov">         97 :                                      operands[3], operands[4]));</span>
<span class="lineNum">   16141 </span><span class="lineCov">         93 :   if (xmm0)</span>
<span class="lineNum">   16142 </span><span class="lineCov">        160 :     emit_insn (gen_sse4_2_pcmpistrm (operands[1], operands[2],</span>
<span class="lineNum">   16143 </span><span class="lineCov">         14 :                                      operands[3], operands[4]));</span>
<span class="lineNum">   16144 </span><span class="lineCov">        164 :   if (flags &amp;&amp; !(ecx || xmm0))</span>
<span class="lineNum">   16145 </span><span class="lineCov">        164 :     emit_insn (gen_sse4_2_pcmpistr_cconly (NULL, NULL,</span>
<span class="lineNum">   16146 </span><span class="lineCov">        164 :                                            operands[2], operands[3],</span>
<span class="lineNum">   16147 </span><span class="lineCov">        164 :                                            operands[4]));</span>
<span class="lineNum">   16148 </span><span class="lineCov">        150 :   if (!(flags || ecx || xmm0))</span>
<span class="lineNum">   16149 </span><span class="lineCov">         14 :     emit_note (NOTE_INSN_DELETED);</span>
<span class="lineNum">   16150 </span><span class="lineCov">         14 : </span>
<span class="lineNum">   16151 </span><span class="lineCov">         14 :   DONE;</span>
<span class="lineNum">   16152 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">   16153 </span><span class="lineCov">         14 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">   16154 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix_data16&quot; &quot;1&quot;)</span>
<span class="lineNum">   16155 </span><span class="lineCov">         10 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   16156 </span><span class="lineCov">         20 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   16157 </span><span class="lineCov">         10 :    (set_attr &quot;memory&quot; &quot;none,load&quot;)</span>
<span class="lineNum">   16158 </span><span class="lineCov">         30 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   16159 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   16160 </span><span class="lineNoCov">          0 : (define_insn &quot;sse4_2_pcmpistri&quot;</span>
<span class="lineNum">   16161 </span><span class="lineNoCov">          0 :   [(set (match_operand:SI 0 &quot;register_operand&quot; &quot;=c,c&quot;)</span>
<span class="lineNum">   16162 </span><span class="lineNoCov">          0 :         (unspec:SI</span>
<span class="lineNum">   16163 </span><span class="lineCov">          3 :           [(match_operand:V16QI 1 &quot;register_operand&quot; &quot;x,x&quot;)</span>
<span class="lineNum">   16164 </span><span class="lineCov">        189 :            (match_operand:V16QI 2 &quot;nonimmediate_operand&quot; &quot;x,m&quot;)</span>
<span class="lineNum">   16165 </span><span class="lineNoCov">          0 :            (match_operand:SI 3 &quot;const_0_to_255_operand&quot; &quot;n,n&quot;)]</span>
<span class="lineNum">   16166 </span><span class="lineCov">        189 :           UNSPEC_PCMPISTR))</span>
<span class="lineNum">   16167 </span><span class="lineCov">        189 :    (set (reg:CC FLAGS_REG)</span>
<span class="lineNum">   16168 </span><span class="lineCov">          3 :         (unspec:CC</span>
<span class="lineNum">   16169 </span><span class="lineCov">        189 :           [(match_dup 1)</span>
<span class="lineNum">   16170 </span><span class="lineCov">          3 :            (match_dup 2)</span>
<span class="lineNum">   16171 </span><span class="lineCov">          3 :            (match_dup 3)]</span>
<span class="lineNum">   16172 </span><span class="lineCov">          3 :           UNSPEC_PCMPISTR))]</span>
<span class="lineNum">   16173 </span><span class="lineCov">        102 :   &quot;TARGET_SSE4_2&quot;</span>
<span class="lineNum">   16174 </span><span class="lineNoCov">          0 :   &quot;%vpcmpistri\t{%3, %2, %1|%1, %2, %3}&quot;</span>
<span class="lineNum">   16175 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">   16176 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix_data16&quot; &quot;1&quot;)</span>
<span class="lineNum">   16177 </span><span class="lineCov">        113 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   16178 </span><span class="lineCov">        226 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   16179 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)</span>
<span class="lineNum">   16180 </span><span class="lineNoCov">          0 :    (set_attr &quot;memory&quot; &quot;none,load&quot;)</span>
<span class="lineNum">   16181 </span><span class="lineCov">        189 :    (set_attr &quot;btver2_decode&quot; &quot;vector&quot;)</span>
<span class="lineNum">   16182 </span><span class="lineCov">        378 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   16183 </span><span class="lineCov">        378 : </span>
<span class="lineNum">   16184 </span><span class="lineCov">        189 : (define_insn &quot;sse4_2_pcmpistrm&quot;</span>
<span class="lineNum">   16185 </span><span class="lineNoCov">          0 :   [(set (match_operand:V16QI 0 &quot;register_operand&quot; &quot;=Yz,Yz&quot;)</span>
<span class="lineNum">   16186 </span><span class="lineCov">        189 :         (unspec:V16QI</span>
<span class="lineNum">   16187 </span><span class="lineCov">         57 :           [(match_operand:V16QI 1 &quot;register_operand&quot; &quot;x,x&quot;)</span>
<span class="lineNum">   16188 </span><span class="lineNoCov">          0 :            (match_operand:V16QI 2 &quot;nonimmediate_operand&quot; &quot;x,m&quot;)</span>
<span class="lineNum">   16189 </span><span class="lineNoCov">          0 :            (match_operand:SI 3 &quot;const_0_to_255_operand&quot; &quot;n,n&quot;)]</span>
<span class="lineNum">   16190 </span><span class="lineCov">        189 :           UNSPEC_PCMPISTR))</span>
<span class="lineNum">   16191 </span><span class="lineCov">         57 :    (set (reg:CC FLAGS_REG)</span>
<span class="lineNum">   16192 </span><span class="lineNoCov">          0 :         (unspec:CC</span>
<span class="lineNum">   16193 </span><span class="lineNoCov">          0 :           [(match_dup 1)</span>
<span class="lineNum">   16194 </span><span class="lineCov">        189 :            (match_dup 2)</span>
<span class="lineNum">   16195 </span><span class="lineCov">        110 :            (match_dup 3)]</span>
<span class="lineNum">   16196 </span><span class="lineNoCov">          0 :           UNSPEC_PCMPISTR))]</span>
<span class="lineNum">   16197 </span><span class="lineCov">        113 :   &quot;TARGET_SSE4_2&quot;</span>
<span class="lineNum">   16198 </span><span class="lineNoCov">          0 :   &quot;%vpcmpistrm\t{%3, %2, %1|%1, %2, %3}&quot;</span>
<span class="lineNum">   16199 </span><span class="lineCov">        189 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">   16200 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix_data16&quot; &quot;1&quot;)</span>
<span class="lineNum">   16201 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   16202 </span><span class="lineCov">        378 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   16203 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)</span>
<span class="lineNum">   16204 </span><span class="lineNoCov">          0 :    (set_attr &quot;memory&quot; &quot;none,load&quot;)</span>
<span class="lineNum">   16205 </span><span class="lineCov">       2555 :    (set_attr &quot;btver2_decode&quot; &quot;vector&quot;)</span>
<span class="lineNum">   16206 </span><span class="lineCov">       2555 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   16207 </span><span class="lineCov">       2555 : </span>
<span class="lineNum">   16208 </span><span class="lineNoCov">          0 : (define_insn &quot;sse4_2_pcmpistr_cconly&quot;</span>
<span class="lineNum">   16209 </span><span class="lineCov">       2555 :   [(set (reg:CC FLAGS_REG)</span>
<span class="lineNum">   16210 </span><span class="lineCov">       2555 :         (unspec:CC</span>
<span class="lineNum">   16211 </span><span class="lineCov">       2555 :           [(match_operand:V16QI 2 &quot;register_operand&quot; &quot;x,x,x,x&quot;)</span>
<span class="lineNum">   16212 </span><span class="lineCov">       2555 :            (match_operand:V16QI 3 &quot;nonimmediate_operand&quot; &quot;x,m,x,m&quot;)</span>
<span class="lineNum">   16213 </span><span class="lineNoCov">          0 :            (match_operand:SI 4 &quot;const_0_to_255_operand&quot; &quot;n,n,n,n&quot;)]</span>
<span class="lineNum">   16214 </span><span class="lineCov">       2555 :           UNSPEC_PCMPISTR))</span>
<span class="lineNum">   16215 </span><span class="lineCov">       2800 :    (clobber (match_scratch:V16QI 0 &quot;=Yz,Yz,X,X&quot;))</span>
<span class="lineNum">   16216 </span><span class="lineNoCov">          0 :    (clobber (match_scratch:SI    1 &quot;= X, X,c,c&quot;))]</span>
<span class="lineNum">   16217 </span><span class="lineCov">        395 :   &quot;TARGET_SSE4_2&quot;</span>
<span class="lineNum">   16218 </span><span class="lineCov">        245 :   &quot;@</span>
<span class="lineNum">   16219 </span><span class="lineCov">       2396 :    %vpcmpistrm\t{%4, %3, %2|%2, %3, %4}</span>
<span class="lineNum">   16220 </span><span class="lineCov">       2641 :    %vpcmpistrm\t{%4, %3, %2|%2, %3, %4}</span>
<span class="lineNum">   16221 </span>            :    %vpcmpistri\t{%4, %3, %2|%2, %3, %4}
<span class="lineNum">   16222 </span><span class="lineCov">       2396 :    %vpcmpistri\t{%4, %3, %2|%2, %3, %4}&quot;</span>
<span class="lineNum">   16223 </span><span class="lineCov">       2396 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">   16224 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix_data16&quot; &quot;1&quot;)</span>
<span class="lineNum">   16225 </span><span class="lineCov">        940 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   16226 </span><span class="lineCov">      23249 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   16227 </span><span class="lineCov">      22309 :    (set_attr &quot;memory&quot; &quot;none,load,none,load&quot;)</span>
<span class="lineNum">   16228 </span><span class="lineCov">      22223 :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)</span>
<span class="lineNum">   16229 </span><span class="lineCov">        940 :    (set_attr &quot;btver2_decode&quot; &quot;vector,vector,vector,vector&quot;)</span>
<span class="lineNum">   16230 </span><span class="lineCov">       1700 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   16231 </span><span class="lineCov">       9658 : </span>
<span class="lineNum">   16232 </span><span class="lineCov">       9658 : ;; Packed float variants</span>
<span class="lineNum">   16233 </span><span class="lineCov">       9658 : (define_mode_attr GATHER_SCATTER_SF_MEM_MODE</span>
<span class="lineNum">   16234 </span><span class="lineCov">       9658 :                       [(V8DI &quot;V8SF&quot;) (V16SI &quot;V16SF&quot;)])</span>
<span class="lineNum">   16235 </span><span class="lineCov">       9658 : </span>
<span class="lineNum">   16236 </span><span class="lineCov">       9658 : (define_expand &quot;avx512pf_gatherpf&lt;mode&gt;sf&quot;</span>
<span class="lineNum">   16237 </span><span class="lineCov">       9658 :   [(unspec</span>
<span class="lineNum">   16238 </span><span class="lineCov">       9838 :      [(match_operand:&lt;avx512fmaskmode&gt; 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   16239 </span><span class="lineCov">        760 :       (mem:&lt;GATHER_SCATTER_SF_MEM_MODE&gt;</span>
<span class="lineNum">   16240 </span><span class="lineCov">        760 :         (match_par_dup 5</span>
<span class="lineNum">   16241 </span><span class="lineCov">       5808 :           [(match_operand 2 &quot;vsib_address_operand&quot;)</span>
<span class="lineNum">   16242 </span><span class="lineCov">        110 :            (match_operand:VI48_512 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   16243 </span><span class="lineCov">        500 :            (match_operand:SI 3 &quot;const1248_operand&quot;)]))</span>
<span class="lineNum">   16244 </span><span class="lineCov">       5825 :       (match_operand:SI 4 &quot;const_2_to_3_operand&quot;)]</span>
<span class="lineNum">   16245 </span><span class="lineCov">        110 :      UNSPEC_GATHER_PREFETCH)]</span>
<span class="lineNum">   16246 </span><span class="lineCov">       4620 :   &quot;TARGET_AVX512PF&quot;</span>
<span class="lineNum">   16247 </span><span class="lineCov">         53 : {</span>
<span class="lineNum">   16248 </span><span class="lineCov">         53 :   operands[5]</span>
<span class="lineNum">   16249 </span><span class="lineNoCov">          0 :     = gen_rtx_UNSPEC (Pmode, gen_rtvec (3, operands[2], operands[1],</span>
<span class="lineNum">   16250 </span><span class="lineCov">         53 :                                         operands[3]), UNSPEC_VSIBADDR);</span>
<span class="lineNum">   16251 </span><span class="lineNoCov">          0 : })</span>
<span class="lineNum">   16252 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   16253 </span><span class="lineNoCov">          0 : (define_insn &quot;*avx512pf_gatherpf&lt;mode&gt;sf_mask&quot;</span>
<span class="lineNum">   16254 </span><span class="lineNoCov">          0 :   [(unspec</span>
<span class="lineNum">   16255 </span><span class="lineNoCov">          0 :      [(match_operand:&lt;avx512fmaskmode&gt; 0 &quot;register_operand&quot; &quot;Yk&quot;)</span>
<span class="lineNum">   16256 </span><span class="lineNoCov">          0 :       (match_operator:&lt;GATHER_SCATTER_SF_MEM_MODE&gt; 5 &quot;vsib_mem_operator&quot;</span>
<span class="lineNum">   16257 </span><span class="lineNoCov">          0 :         [(unspec:P</span>
<span class="lineNum">   16258 </span><span class="lineNoCov">          0 :            [(match_operand:P 2 &quot;vsib_address_operand&quot; &quot;Tv&quot;)</span>
<span class="lineNum">   16259 </span><span class="lineNoCov">          0 :             (match_operand:VI48_512 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   16260 </span><span class="lineNoCov">          0 :             (match_operand:SI 3 &quot;const1248_operand&quot; &quot;n&quot;)]</span>
<span class="lineNum">   16261 </span><span class="lineNoCov">          0 :            UNSPEC_VSIBADDR)])</span>
<span class="lineNum">   16262 </span><span class="lineNoCov">          0 :       (match_operand:SI 4 &quot;const_2_to_3_operand&quot; &quot;n&quot;)]</span>
<span class="lineNum">   16263 </span><span class="lineNoCov">          0 :      UNSPEC_GATHER_PREFETCH)]</span>
<span class="lineNum">   16264 </span><span class="lineCov">         48 :   &quot;TARGET_AVX512PF&quot;</span>
<span class="lineNum">   16265 </span><span class="lineCov">         44 : {</span>
<span class="lineNum">   16266 </span><span class="lineNoCov">          0 :   switch (INTVAL (operands[4]))</span>
<span class="lineNum">   16267 </span><span class="lineNoCov">          0 :     {</span>
<span class="lineNum">   16268 </span><span class="lineNoCov">          0 :     case 3:</span>
<span class="lineNum">   16269 </span><span class="lineNoCov">          0 :       return &quot;vgatherpf0&lt;ssemodesuffix&gt;ps\t{%5%{%0%}|%5%{%0%}}&quot;;</span>
<span class="lineNum">   16270 </span><span class="lineCov">          4 :     case 2:</span>
<span class="lineNum">   16271 </span><span class="lineCov">          4 :       return &quot;vgatherpf1&lt;ssemodesuffix&gt;ps\t{%5%{%0%}|%5%{%0%}}&quot;;</span>
<span class="lineNum">   16272 </span><span class="lineNoCov">          0 :     default:</span>
<span class="lineNum">   16273 </span><span class="lineNoCov">          0 :       gcc_unreachable ();</span>
<span class="lineNum">   16274 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">   16275 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">   16276 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;sse&quot;)</span>
<a name="16277"><span class="lineNum">   16277 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span></a>
<span class="lineNum">   16278 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;XI&quot;)])</span>
<span class="lineNum">   16279 </span><span class="lineCov">         44 : </span>
<span class="lineNum">   16280 </span><span class="lineNoCov">          0 : ;; Packed double variants</span>
<span class="lineNum">   16281 </span><span class="lineNoCov">          0 : (define_expand &quot;avx512pf_gatherpf&lt;mode&gt;df&quot;</span>
<span class="lineNum">   16282 </span><span class="lineNoCov">          0 :   [(unspec</span>
<span class="lineNum">   16283 </span><span class="lineNoCov">          0 :      [(match_operand:&lt;avx512fmaskmode&gt; 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   16284 </span><span class="lineNoCov">          0 :       (mem:V8DF</span>
<span class="lineNum">   16285 </span><span class="lineNoCov">          0 :         (match_par_dup 5</span>
<span class="lineNum">   16286 </span><span class="lineNoCov">          0 :           [(match_operand 2 &quot;vsib_address_operand&quot;)</span>
<span class="lineNum">   16287 </span><span class="lineNoCov">          0 :            (match_operand:VI4_256_8_512 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   16288 </span><span class="lineNoCov">          0 :            (match_operand:SI 3 &quot;const1248_operand&quot;)]))</span>
<span class="lineNum">   16289 </span><span class="lineNoCov">          0 :       (match_operand:SI 4 &quot;const_2_to_3_operand&quot;)]</span>
<span class="lineNum">   16290 </span><span class="lineNoCov">          0 :      UNSPEC_GATHER_PREFETCH)]</span>
<span class="lineNum">   16291 </span><span class="lineNoCov">          0 :   &quot;TARGET_AVX512PF&quot;</span>
<span class="lineNum">   16292 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">   16293 </span><span class="lineNoCov">          0 :   operands[5]</span>
<span class="lineNum">   16294 </span><span class="lineNoCov">          0 :     = gen_rtx_UNSPEC (Pmode, gen_rtvec (3, operands[2], operands[1],</span>
<span class="lineNum">   16295 </span><span class="lineNoCov">          0 :                                         operands[3]), UNSPEC_VSIBADDR);</span>
<span class="lineNum">   16296 </span><span class="lineNoCov">          0 : })</span>
<span class="lineNum">   16297 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   16298 </span><span class="lineNoCov">          0 : (define_insn &quot;*avx512pf_gatherpf&lt;mode&gt;df_mask&quot;</span>
<span class="lineNum">   16299 </span><span class="lineNoCov">          0 :   [(unspec</span>
<span class="lineNum">   16300 </span><span class="lineNoCov">          0 :      [(match_operand:&lt;avx512fmaskmode&gt; 0 &quot;register_operand&quot; &quot;Yk&quot;)</span>
<span class="lineNum">   16301 </span><span class="lineNoCov">          0 :       (match_operator:V8DF 5 &quot;vsib_mem_operator&quot;</span>
<span class="lineNum">   16302 </span><span class="lineNoCov">          0 :         [(unspec:P</span>
<span class="lineNum">   16303 </span><span class="lineNoCov">          0 :            [(match_operand:P 2 &quot;vsib_address_operand&quot; &quot;Tv&quot;)</span>
<span class="lineNum">   16304 </span><span class="lineNoCov">          0 :             (match_operand:VI4_256_8_512 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   16305 </span><span class="lineNoCov">          0 :             (match_operand:SI 3 &quot;const1248_operand&quot; &quot;n&quot;)]</span>
<span class="lineNum">   16306 </span><span class="lineNoCov">          0 :            UNSPEC_VSIBADDR)])</span>
<span class="lineNum">   16307 </span><span class="lineNoCov">          0 :       (match_operand:SI 4 &quot;const_2_to_3_operand&quot; &quot;n&quot;)]</span>
<span class="lineNum">   16308 </span><span class="lineNoCov">          0 :      UNSPEC_GATHER_PREFETCH)]</span>
<span class="lineNum">   16309 </span><span class="lineCov">         48 :   &quot;TARGET_AVX512PF&quot;</span>
<span class="lineNum">   16310 </span><span class="lineCov">         44 : {</span>
<span class="lineNum">   16311 </span><span class="lineNoCov">          0 :   switch (INTVAL (operands[4]))</span>
<span class="lineNum">   16312 </span><span class="lineNoCov">          0 :     {</span>
<span class="lineNum">   16313 </span><span class="lineNoCov">          0 :     case 3:</span>
<span class="lineNum">   16314 </span><span class="lineNoCov">          0 :       return &quot;vgatherpf0&lt;ssemodesuffix&gt;pd\t{%5%{%0%}|%5%{%0%}}&quot;;</span>
<span class="lineNum">   16315 </span><span class="lineCov">          4 :     case 2:</span>
<span class="lineNum">   16316 </span><span class="lineCov">          4 :       return &quot;vgatherpf1&lt;ssemodesuffix&gt;pd\t{%5%{%0%}|%5%{%0%}}&quot;;</span>
<span class="lineNum">   16317 </span><span class="lineCov">        245 :     default:</span>
<span class="lineNum">   16318 </span><span class="lineCov">        490 :       gcc_unreachable ();</span>
<span class="lineNum">   16319 </span><span class="lineCov">        490 :     }</span>
<span class="lineNum">   16320 </span><span class="lineCov">        245 : }</span>
<span class="lineNum">   16321 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;sse&quot;)</span>
<a name="16322"><span class="lineNum">   16322 </span><span class="lineCov">        245 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span></a>
<span class="lineNum">   16323 </span><span class="lineCov">         67 :    (set_attr &quot;mode&quot; &quot;XI&quot;)])</span>
<span class="lineNum">   16324 </span><span class="lineCov">         44 : </span>
<span class="lineNum">   16325 </span><span class="lineCov">        245 : ;; Packed float variants</span>
<span class="lineNum">   16326 </span><span class="lineCov">         81 : (define_expand &quot;avx512pf_scatterpf&lt;mode&gt;sf&quot;</span>
<span class="lineNum">   16327 </span><span class="lineNoCov">          0 :   [(unspec</span>
<span class="lineNum">   16328 </span><span class="lineCov">        245 :      [(match_operand:&lt;avx512fmaskmode&gt; 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   16329 </span><span class="lineCov">        140 :       (mem:&lt;GATHER_SCATTER_SF_MEM_MODE&gt;</span>
<span class="lineNum">   16330 </span><span class="lineNoCov">          0 :         (match_par_dup 5</span>
<span class="lineNum">   16331 </span><span class="lineNoCov">          0 :           [(match_operand 2 &quot;vsib_address_operand&quot;)</span>
<span class="lineNum">   16332 </span><span class="lineCov">        245 :            (match_operand:VI48_512 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   16333 </span><span class="lineCov">          1 :            (match_operand:SI 3 &quot;const1248_operand&quot;)]))</span>
<span class="lineNum">   16334 </span><span class="lineNoCov">          0 :       (match_operand:SI 4 &quot;const2367_operand&quot;)]</span>
<span class="lineNum">   16335 </span><span class="lineCov">        490 :      UNSPEC_SCATTER_PREFETCH)]</span>
<span class="lineNum">   16336 </span><span class="lineNoCov">          0 :   &quot;TARGET_AVX512PF&quot;</span>
<span class="lineNum">   16337 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">   16338 </span><span class="lineNoCov">          0 :   operands[5]</span>
<span class="lineNum">   16339 </span><span class="lineNoCov">          0 :     = gen_rtx_UNSPEC (Pmode, gen_rtvec (3, operands[2], operands[1],</span>
<span class="lineNum">   16340 </span><span class="lineNoCov">          0 :                                         operands[3]), UNSPEC_VSIBADDR);</span>
<span class="lineNum">   16341 </span><span class="lineNoCov">          0 : })</span>
<span class="lineNum">   16342 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   16343 </span><span class="lineNoCov">          0 : (define_insn &quot;*avx512pf_scatterpf&lt;mode&gt;sf_mask&quot;</span>
<span class="lineNum">   16344 </span><span class="lineNoCov">          0 :   [(unspec</span>
<span class="lineNum">   16345 </span><span class="lineNoCov">          0 :      [(match_operand:&lt;avx512fmaskmode&gt; 0 &quot;register_operand&quot; &quot;Yk&quot;)</span>
<span class="lineNum">   16346 </span><span class="lineNoCov">          0 :       (match_operator:&lt;GATHER_SCATTER_SF_MEM_MODE&gt; 5 &quot;vsib_mem_operator&quot;</span>
<span class="lineNum">   16347 </span><span class="lineCov">         22 :         [(unspec:P</span>
<span class="lineNum">   16348 </span><span class="lineNoCov">          0 :            [(match_operand:P 2 &quot;vsib_address_operand&quot; &quot;Tv&quot;)</span>
<span class="lineNum">   16349 </span><span class="lineNoCov">          0 :             (match_operand:VI48_512 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   16350 </span><span class="lineNoCov">          0 :             (match_operand:SI 3 &quot;const1248_operand&quot; &quot;n&quot;)]</span>
<span class="lineNum">   16351 </span><span class="lineNoCov">          0 :            UNSPEC_VSIBADDR)])</span>
<span class="lineNum">   16352 </span><span class="lineNoCov">          0 :       (match_operand:SI 4 &quot;const2367_operand&quot; &quot;n&quot;)]</span>
<span class="lineNum">   16353 </span><span class="lineCov">         22 :      UNSPEC_SCATTER_PREFETCH)]</span>
<span class="lineNum">   16354 </span><span class="lineCov">         70 :   &quot;TARGET_AVX512PF&quot;</span>
<span class="lineNum">   16355 </span><span class="lineCov">         66 : {</span>
<span class="lineNum">   16356 </span><span class="lineCov">         22 :   switch (INTVAL (operands[4]))</span>
<span class="lineNum">   16357 </span><span class="lineCov">         22 :     {</span>
<span class="lineNum">   16358 </span><span class="lineCov">         22 :     case 3:</span>
<span class="lineNum">   16359 </span><span class="lineCov">         22 :     case 7:</span>
<span class="lineNum">   16360 </span><span class="lineCov">         22 :       return &quot;vscatterpf0&lt;ssemodesuffix&gt;ps\t{%5%{%0%}|%5%{%0%}}&quot;;</span>
<span class="lineNum">   16361 </span><span class="lineCov">         26 :     case 2:</span>
<span class="lineNum">   16362 </span><span class="lineCov">         26 :     case 6:</span>
<span class="lineNum">   16363 </span><span class="lineCov">          4 :       return &quot;vscatterpf1&lt;ssemodesuffix&gt;ps\t{%5%{%0%}|%5%{%0%}}&quot;;</span>
<span class="lineNum">   16364 </span><span class="lineNoCov">          0 :     default:</span>
<span class="lineNum">   16365 </span><span class="lineNoCov">          0 :       gcc_unreachable ();</span>
<span class="lineNum">   16366 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">   16367 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">   16368 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;sse&quot;)</span>
<a name="16369"><span class="lineNum">   16369 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span></a>
<span class="lineNum">   16370 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;XI&quot;)])</span>
<span class="lineNum">   16371 </span><span class="lineCov">         44 : </span>
<span class="lineNum">   16372 </span>            : ;; Packed double variants
<span class="lineNum">   16373 </span><span class="lineNoCov">          0 : (define_expand &quot;avx512pf_scatterpf&lt;mode&gt;df&quot;</span>
<span class="lineNum">   16374 </span><span class="lineNoCov">          0 :   [(unspec</span>
<span class="lineNum">   16375 </span><span class="lineNoCov">          0 :      [(match_operand:&lt;avx512fmaskmode&gt; 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   16376 </span><span class="lineNoCov">          0 :       (mem:V8DF</span>
<span class="lineNum">   16377 </span><span class="lineNoCov">          0 :         (match_par_dup 5</span>
<span class="lineNum">   16378 </span><span class="lineNoCov">          0 :           [(match_operand 2 &quot;vsib_address_operand&quot;)</span>
<span class="lineNum">   16379 </span><span class="lineNoCov">          0 :            (match_operand:VI4_256_8_512 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   16380 </span>            :            (match_operand:SI 3 &quot;const1248_operand&quot;)]))
<span class="lineNum">   16381 </span>            :       (match_operand:SI 4 &quot;const2367_operand&quot;)]
<span class="lineNum">   16382 </span>            :      UNSPEC_SCATTER_PREFETCH)]
<span class="lineNum">   16383 </span>            :   &quot;TARGET_AVX512PF&quot;
<span class="lineNum">   16384 </span>            : {
<span class="lineNum">   16385 </span><span class="lineNoCov">          0 :   operands[5]</span>
<span class="lineNum">   16386 </span>            :     = gen_rtx_UNSPEC (Pmode, gen_rtvec (3, operands[2], operands[1],
<span class="lineNum">   16387 </span>            :                                         operands[3]), UNSPEC_VSIBADDR);
<span class="lineNum">   16388 </span><span class="lineNoCov">          0 : })</span>
<span class="lineNum">   16389 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   16390 </span><span class="lineNoCov">          0 : (define_insn &quot;*avx512pf_scatterpf&lt;mode&gt;df_mask&quot;</span>
<span class="lineNum">   16391 </span><span class="lineNoCov">          0 :   [(unspec</span>
<span class="lineNum">   16392 </span><span class="lineNoCov">          0 :      [(match_operand:&lt;avx512fmaskmode&gt; 0 &quot;register_operand&quot; &quot;Yk&quot;)</span>
<span class="lineNum">   16393 </span><span class="lineNoCov">          0 :       (match_operator:V8DF 5 &quot;vsib_mem_operator&quot;</span>
<span class="lineNum">   16394 </span><span class="lineNoCov">          0 :         [(unspec:P</span>
<span class="lineNum">   16395 </span><span class="lineNoCov">          0 :            [(match_operand:P 2 &quot;vsib_address_operand&quot; &quot;Tv&quot;)</span>
<span class="lineNum">   16396 </span><span class="lineNoCov">          0 :             (match_operand:VI4_256_8_512 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   16397 </span><span class="lineNoCov">          0 :             (match_operand:SI 3 &quot;const1248_operand&quot; &quot;n&quot;)]</span>
<span class="lineNum">   16398 </span><span class="lineNoCov">          0 :            UNSPEC_VSIBADDR)])</span>
<span class="lineNum">   16399 </span><span class="lineNoCov">          0 :       (match_operand:SI 4 &quot;const2367_operand&quot; &quot;n&quot;)]</span>
<span class="lineNum">   16400 </span><span class="lineNoCov">          0 :      UNSPEC_SCATTER_PREFETCH)]</span>
<span class="lineNum">   16401 </span><span class="lineCov">         48 :   &quot;TARGET_AVX512PF&quot;</span>
<span class="lineNum">   16402 </span><span class="lineCov">         44 : {</span>
<span class="lineNum">   16403 </span><span class="lineNoCov">          0 :   switch (INTVAL (operands[4]))</span>
<span class="lineNum">   16404 </span><span class="lineNoCov">          0 :     {</span>
<span class="lineNum">   16405 </span><span class="lineNoCov">          0 :     case 3:</span>
<span class="lineNum">   16406 </span><span class="lineNoCov">          0 :     case 7:</span>
<span class="lineNum">   16407 </span><span class="lineNoCov">          0 :       return &quot;vscatterpf0&lt;ssemodesuffix&gt;pd\t{%5%{%0%}|%5%{%0%}}&quot;;</span>
<span class="lineNum">   16408 </span><span class="lineCov">          4 :     case 2:</span>
<span class="lineNum">   16409 </span><span class="lineCov">          4 :     case 6:</span>
<span class="lineNum">   16410 </span><span class="lineCov">          4 :       return &quot;vscatterpf1&lt;ssemodesuffix&gt;pd\t{%5%{%0%}|%5%{%0%}}&quot;;</span>
<span class="lineNum">   16411 </span><span class="lineNoCov">          0 :     default:</span>
<span class="lineNum">   16412 </span><span class="lineNoCov">          0 :       gcc_unreachable ();</span>
<span class="lineNum">   16413 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">   16414 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">   16415 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;sse&quot;)</span>
<a name="16416"><span class="lineNum">   16416 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span></a>
<span class="lineNum">   16417 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;XI&quot;)])</span>
<span class="lineNum">   16418 </span><span class="lineCov">         46 : </span>
<span class="lineNum">   16419 </span><span class="lineNoCov">          0 : (define_insn &quot;avx512er_exp2&lt;mode&gt;&lt;mask_name&gt;&lt;round_saeonly_name&gt;&quot;</span>
<span class="lineNum">   16420 </span><span class="lineNoCov">          0 :   [(set (match_operand:VF_512 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   16421 </span><span class="lineNoCov">          0 :         (unspec:VF_512</span>
<span class="lineNum">   16422 </span><span class="lineNoCov">          0 :           [(match_operand:VF_512 1 &quot;&lt;round_saeonly_nimm_predicate&gt;&quot; &quot;&lt;round_saeonly_constraint&gt;&quot;)]</span>
<span class="lineNum">   16423 </span><span class="lineNoCov">          0 :           UNSPEC_EXP2))]</span>
<span class="lineNum">   16424 </span><span class="lineCov">          3 :   &quot;TARGET_AVX512ER&quot;</span>
<span class="lineNum">   16425 </span><span class="lineCov">         12 :   &quot;vexp2&lt;ssemodesuffix&gt;\t{&lt;round_saeonly_mask_op2&gt;%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1&lt;round_saeonly_mask_op2&gt;}&quot;</span>
<span class="lineNum">   16426 </span><span class="lineNoCov">          0 :   [(set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   16427 </span><span class="lineNoCov">          0 :    (set_attr &quot;type&quot; &quot;sse&quot;)</span>
<span class="lineNum">   16428 </span><span class="lineCov">        121 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   16429 </span><span class="lineCov">        121 : </span>
<span class="lineNum">   16430 </span><span class="lineCov">         90 : (define_insn &quot;&lt;mask_codefor&gt;avx512er_rcp28&lt;mode&gt;&lt;mask_name&gt;&lt;round_saeonly_name&gt;&quot;</span>
<span class="lineNum">   16431 </span><span class="lineCov">         44 :   [(set (match_operand:VF_512 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   16432 </span><span class="lineCov">        469 :         (unspec:VF_512</span>
<span class="lineNum">   16433 </span><span class="lineCov">        469 :           [(match_operand:VF_512 1 &quot;&lt;round_saeonly_nimm_predicate&gt;&quot; &quot;&lt;round_saeonly_constraint&gt;&quot;)]</span>
<span class="lineNum">   16434 </span><span class="lineNoCov">          0 :           UNSPEC_RCP28))]</span>
<span class="lineNum">   16435 </span><span class="lineCov">        145 :   &quot;TARGET_AVX512ER&quot;</span>
<span class="lineNum">   16436 </span><span class="lineCov">        127 :   &quot;vrcp28&lt;ssemodesuffix&gt;\t{&lt;round_saeonly_mask_op2&gt;%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1&lt;round_saeonly_mask_op2&gt;}&quot;</span>
<span class="lineNum">   16437 </span><span class="lineNoCov">          0 :   [(set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   16438 </span><span class="lineCov">         44 :    (set_attr &quot;type&quot; &quot;sse&quot;)</span>
<span class="lineNum">   16439 </span><span class="lineCov">        185 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   16440 </span><span class="lineCov">        183 : </span>
<span class="lineNum">   16441 </span><span class="lineCov">         44 : (define_insn &quot;avx512er_vmrcp28&lt;mode&gt;&lt;round_saeonly_name&gt;&quot;</span>
<span class="lineNum">   16442 </span><span class="lineCov">         44 :   [(set (match_operand:VF_128 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   16443 </span><span class="lineCov">         96 :         (vec_merge:VF_128</span>
<span class="lineNum">   16444 </span><span class="lineCov">         96 :           (unspec:VF_128</span>
<span class="lineNum">   16445 </span><span class="lineCov">         44 :             [(match_operand:VF_128 1 &quot;&lt;round_saeonly_nimm_predicate&gt;&quot; &quot;&lt;round_saeonly_constraint&gt;&quot;)]</span>
<span class="lineNum">   16446 </span><span class="lineCov">         70 :             UNSPEC_RCP28)</span>
<span class="lineNum">   16447 </span><span class="lineCov">         53 :           (match_operand:VF_128 2 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   16448 </span><span class="lineCov">         44 :           (const_int 1)))]</span>
<span class="lineNum">   16449 </span><span class="lineCov">         46 :   &quot;TARGET_AVX512ER&quot;</span>
<span class="lineNum">   16450 </span><span class="lineNoCov">          0 :   &quot;vrcp28&lt;ssescalarmodesuffix&gt;\t{&lt;round_saeonly_op3&gt;%1, %2, %0|%0, %2, %&lt;iptr&gt;1&lt;round_saeonly_op3&gt;}&quot;</span>
<span class="lineNum">   16451 </span><span class="lineCov">         44 :   [(set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   16452 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   16453 </span><span class="lineCov">         28 :    (set_attr &quot;type&quot; &quot;sse&quot;)</span>
<span class="lineNum">   16454 </span><span class="lineCov">         28 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   16455 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   16456 </span><span class="lineNoCov">          0 : (define_insn &quot;&lt;mask_codefor&gt;avx512er_rsqrt28&lt;mode&gt;&lt;mask_name&gt;&lt;round_saeonly_name&gt;&quot;</span>
<span class="lineNum">   16457 </span><span class="lineNoCov">          0 :   [(set (match_operand:VF_512 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   16458 </span><span class="lineCov">         44 :         (unspec:VF_512</span>
<span class="lineNum">   16459 </span><span class="lineCov">         44 :           [(match_operand:VF_512 1 &quot;&lt;round_saeonly_nimm_predicate&gt;&quot; &quot;&lt;round_saeonly_constraint&gt;&quot;)]</span>
<span class="lineNum">   16460 </span><span class="lineCov">         44 :           UNSPEC_RSQRT28))]</span>
<span class="lineNum">   16461 </span><span class="lineCov">         17 :   &quot;TARGET_AVX512ER&quot;</span>
<span class="lineNum">   16462 </span><span class="lineNoCov">          0 :   &quot;vrsqrt28&lt;ssemodesuffix&gt;\t{&lt;round_saeonly_mask_op2&gt;%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1&lt;round_saeonly_mask_op2&gt;}&quot;</span>
<span class="lineNum">   16463 </span><span class="lineNoCov">          0 :   [(set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   16464 </span><span class="lineNoCov">          0 :    (set_attr &quot;type&quot; &quot;sse&quot;)</span>
<span class="lineNum">   16465 </span><span class="lineCov">        185 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   16466 </span><span class="lineCov">        139 : </span>
<span class="lineNum">   16467 </span><span class="lineNoCov">          0 : (define_insn &quot;avx512er_vmrsqrt28&lt;mode&gt;&lt;round_saeonly_name&gt;&quot;</span>
<span class="lineNum">   16468 </span><span class="lineNoCov">          0 :   [(set (match_operand:VF_128 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   16469 </span><span class="lineCov">         59 :         (vec_merge:VF_128</span>
<span class="lineNum">   16470 </span><span class="lineCov">         59 :           (unspec:VF_128</span>
<span class="lineNum">   16471 </span><span class="lineCov">         59 :             [(match_operand:VF_128 1 &quot;&lt;round_saeonly_nimm_predicate&gt;&quot; &quot;&lt;round_saeonly_constraint&gt;&quot;)]</span>
<span class="lineNum">   16472 </span><span class="lineCov">        102 :             UNSPEC_RSQRT28)</span>
<span class="lineNum">   16473 </span><span class="lineCov">         58 :           (match_operand:VF_128 2 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   16474 </span><span class="lineCov">         58 :           (const_int 1)))]</span>
<span class="lineNum">   16475 </span><span class="lineCov">         86 :   &quot;TARGET_AVX512ER&quot;</span>
<span class="lineNum">   16476 </span><span class="lineCov">         99 :   &quot;vrsqrt28&lt;ssescalarmodesuffix&gt;\t{&lt;round_saeonly_op3&gt;%1, %2, %0|%0, %2, %&lt;iptr&gt;1&lt;round_saeonly_op3&gt;}&quot;</span>
<span class="lineNum">   16477 </span><span class="lineCov">         99 :   [(set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   16478 </span><span class="lineCov">         55 :    (set_attr &quot;type&quot; &quot;sse&quot;)</span>
<span class="lineNum">   16479 </span><span class="lineCov">         72 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   16480 </span><span class="lineCov">         72 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   16481 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   16482 </span><span class="lineNoCov">          0 : ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span>
<span class="lineNum">   16483 </span><span class="lineCov">         44 : ;;</span>
<span class="lineNum">   16484 </span><span class="lineCov">         44 : ;; XOP instructions</span>
<span class="lineNum">   16485 </span><span class="lineCov">         44 : ;;</span>
<span class="lineNum">   16486 </span><span class="lineCov">         44 : ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span>
<span class="lineNum">   16487 </span><span class="lineCov">         44 : </span>
<span class="lineNum">   16488 </span><span class="lineCov">         44 : (define_code_iterator xop_plus [plus ss_plus])</span>
<span class="lineNum">   16489 </span><span class="lineCov">         44 : </span>
<span class="lineNum">   16490 </span><span class="lineCov">         44 : (define_code_attr macs [(plus &quot;macs&quot;) (ss_plus &quot;macss&quot;)])</span>
<span class="lineNum">   16491 </span><span class="lineCov">         44 : (define_code_attr madcs [(plus &quot;madcs&quot;) (ss_plus &quot;madcss&quot;)])</span>
<span class="lineNum">   16492 </span><span class="lineCov">         44 : </span>
<span class="lineNum">   16493 </span><span class="lineCov">         44 : ;; XOP parallel integer multiply/add instructions.</span>
<span class="lineNum">   16494 </span><span class="lineCov">         44 : </span>
<span class="lineNum">   16495 </span><span class="lineNoCov">          0 : (define_insn &quot;xop_p&lt;macs&gt;&lt;ssemodesuffix&gt;&lt;ssemodesuffix&gt;&quot;</span>
<span class="lineNum">   16496 </span><span class="lineCov">         44 :   [(set (match_operand:VI24_128 0 &quot;register_operand&quot; &quot;=x&quot;)</span>
<span class="lineNum">   16497 </span><span class="lineNoCov">          0 :         (xop_plus:VI24_128</span>
<span class="lineNum">   16498 </span><span class="lineNoCov">          0 :          (mult:VI24_128</span>
<span class="lineNum">   16499 </span><span class="lineNoCov">          0 :           (match_operand:VI24_128 1 &quot;nonimmediate_operand&quot; &quot;%x&quot;)</span>
<span class="lineNum">   16500 </span><span class="lineNoCov">          0 :           (match_operand:VI24_128 2 &quot;nonimmediate_operand&quot; &quot;xm&quot;))</span>
<span class="lineNum">   16501 </span><span class="lineNoCov">          0 :          (match_operand:VI24_128 3 &quot;register_operand&quot; &quot;x&quot;)))]</span>
<span class="lineNum">   16502 </span><span class="lineCov">         69 :   &quot;TARGET_XOP&quot;</span>
<span class="lineNum">   16503 </span><span class="lineCov">       2488 :   &quot;vp&lt;macs&gt;&lt;ssemodesuffix&gt;&lt;ssemodesuffix&gt;\t{%3, %2, %1, %0|%0, %1, %2, %3}&quot;</span>
<span class="lineNum">   16504 </span><span class="lineCov">         44 :   [(set_attr &quot;type&quot; &quot;ssemuladd&quot;)</span>
<span class="lineNum">   16505 </span><span class="lineCov">         44 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   16506 </span><span class="lineCov">       2442 : </span>
<span class="lineNum">   16507 </span><span class="lineCov">       2442 : (define_insn &quot;xop_p&lt;macs&gt;dql&quot;</span>
<span class="lineNum">   16508 </span><span class="lineNoCov">          0 :   [(set (match_operand:V2DI 0 &quot;register_operand&quot; &quot;=x&quot;)</span>
<span class="lineNum">   16509 </span><span class="lineNoCov">          0 :         (xop_plus:V2DI</span>
<span class="lineNum">   16510 </span><span class="lineCov">        133 :          (mult:V2DI</span>
<span class="lineNum">   16511 </span><span class="lineCov">         89 :           (sign_extend:V2DI</span>
<span class="lineNum">   16512 </span><span class="lineNoCov">          0 :            (vec_select:V2SI</span>
<span class="lineNum">   16513 </span><span class="lineCov">         89 :             (match_operand:V4SI 1 &quot;nonimmediate_operand&quot; &quot;%x&quot;)</span>
<span class="lineNum">   16514 </span><span class="lineCov">     402951 :             (parallel [(const_int 0) (const_int 2)])))</span>
<span class="lineNum">   16515 </span><span class="lineCov">     402951 :           (sign_extend:V2DI</span>
<span class="lineNum">   16516 </span><span class="lineCov">     402906 :            (vec_select:V2SI</span>
<span class="lineNum">   16517 </span><span class="lineCov">        133 :             (match_operand:V4SI 2 &quot;nonimmediate_operand&quot; &quot;xm&quot;)</span>
<span class="lineNum">   16518 </span><span class="lineCov">      44659 :             (parallel [(const_int 0) (const_int 2)]))))</span>
<span class="lineNum">   16519 </span><span class="lineCov">      44659 :          (match_operand:V2DI 3 &quot;register_operand&quot; &quot;x&quot;)))]</span>
<span class="lineNum">   16520 </span><span class="lineCov">        100 :   &quot;TARGET_XOP&quot;</span>
<span class="lineNum">   16521 </span><span class="lineCov">        160 :   &quot;vp&lt;macs&gt;dql\t{%3, %2, %1, %0|%0, %1, %2, %3}&quot;</span>
<span class="lineNum">   16522 </span><span class="lineCov">         88 :   [(set_attr &quot;type&quot; &quot;ssemuladd&quot;)</span>
<span class="lineNum">   16523 </span><span class="lineCov">        100 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   16524 </span><span class="lineCov">        159 : </span>
<span class="lineNum">   16525 </span><span class="lineCov">        226 : (define_insn &quot;xop_p&lt;macs&gt;dqh&quot;</span>
<span class="lineNum">   16526 </span><span class="lineCov">         28 :   [(set (match_operand:V2DI 0 &quot;register_operand&quot; &quot;=x&quot;)</span>
<span class="lineNum">   16527 </span><span class="lineCov">        115 :         (xop_plus:V2DI</span>
<span class="lineNum">   16528 </span><span class="lineCov">        159 :          (mult:V2DI</span>
<span class="lineNum">   16529 </span><span class="lineCov">         44 :           (sign_extend:V2DI</span>
<span class="lineNum">   16530 </span><span class="lineCov">        159 :            (vec_select:V2SI</span>
<span class="lineNum">   16531 </span><span class="lineCov">        159 :             (match_operand:V4SI 1 &quot;nonimmediate_operand&quot; &quot;%x&quot;)</span>
<span class="lineNum">   16532 </span><span class="lineCov">         44 :             (parallel [(const_int 1) (const_int 3)])))</span>
<span class="lineNum">   16533 </span><span class="lineCov">        159 :           (sign_extend:V2DI</span>
<span class="lineNum">   16534 </span><span class="lineCov">        159 :            (vec_select:V2SI</span>
<span class="lineNum">   16535 </span><span class="lineCov">         44 :             (match_operand:V4SI 2 &quot;nonimmediate_operand&quot; &quot;xm&quot;)</span>
<span class="lineNum">   16536 </span><span class="lineCov">        159 :             (parallel [(const_int 1) (const_int 3)]))))</span>
<span class="lineNum">   16537 </span><span class="lineCov">        159 :          (match_operand:V2DI 3 &quot;register_operand&quot; &quot;x&quot;)))]</span>
<span class="lineNum">   16538 </span><span class="lineCov">        121 :   &quot;TARGET_XOP&quot;</span>
<span class="lineNum">   16539 </span><span class="lineCov">         44 :   &quot;vp&lt;macs&gt;dqh\t{%3, %2, %1, %0|%0, %1, %2, %3}&quot;</span>
<span class="lineNum">   16540 </span><span class="lineCov">        115 :   [(set_attr &quot;type&quot; &quot;ssemuladd&quot;)</span>
<span class="lineNum">   16541 </span><span class="lineCov">         44 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   16542 </span><span class="lineCov">        115 : </span>
<span class="lineNum">   16543 </span><span class="lineCov">        230 : ;; XOP parallel integer multiply/add instructions for the intrinisics</span>
<span class="lineNum">   16544 </span><span class="lineCov">        115 : (define_insn &quot;xop_p&lt;macs&gt;wd&quot;</span>
<span class="lineNum">   16545 </span><span class="lineNoCov">          0 :   [(set (match_operand:V4SI 0 &quot;register_operand&quot; &quot;=x&quot;)</span>
<span class="lineNum">   16546 </span><span class="lineCov">        148 :         (xop_plus:V4SI</span>
<span class="lineNum">   16547 </span><span class="lineCov">         33 :          (mult:V4SI</span>
<span class="lineNum">   16548 </span><span class="lineCov">        159 :           (sign_extend:V4SI</span>
<span class="lineNum">   16549 </span><span class="lineCov">         77 :            (vec_select:V4HI</span>
<span class="lineNum">   16550 </span><span class="lineCov">     284227 :             (match_operand:V8HI 1 &quot;nonimmediate_operand&quot; &quot;%x&quot;)</span>
<span class="lineNum">   16551 </span><span class="lineCov">     284298 :             (parallel [(const_int 1) (const_int 3)</span>
<span class="lineNum">   16552 </span><span class="lineCov">        181 :                        (const_int 5) (const_int 7)])))</span>
<span class="lineNum">   16553 </span><span class="lineCov">     284068 :           (sign_extend:V4SI</span>
<span class="lineNum">   16554 </span><span class="lineCov">         33 :            (vec_select:V4HI</span>
<span class="lineNum">   16555 </span><span class="lineCov">        192 :             (match_operand:V8HI 2 &quot;nonimmediate_operand&quot; &quot;xm&quot;)</span>
<span class="lineNum">   16556 </span><span class="lineCov">        249 :             (parallel [(const_int 1) (const_int 3)</span>
<span class="lineNum">   16557 </span><span class="lineCov">         33 :                        (const_int 5) (const_int 7)]))))</span>
<span class="lineNum">   16558 </span><span class="lineCov">         33 :          (match_operand:V4SI 3 &quot;register_operand&quot; &quot;x&quot;)))]</span>
<span class="lineNum">   16559 </span><span class="lineCov">        181 :   &quot;TARGET_XOP&quot;</span>
<span class="lineNum">   16560 </span><span class="lineCov">         33 :   &quot;vp&lt;macs&gt;wd\t{%3, %2, %1, %0|%0, %1, %2, %3}&quot;</span>
<span class="lineNum">   16561 </span><span class="lineCov">         77 :   [(set_attr &quot;type&quot; &quot;ssemuladd&quot;)</span>
<span class="lineNum">   16562 </span><span class="lineCov">        192 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   16563 </span><span class="lineCov">         77 : </span>
<span class="lineNum">   16564 </span><span class="lineCov">        159 : (define_insn &quot;xop_p&lt;madcs&gt;wd&quot;</span>
<span class="lineNum">   16565 </span><span class="lineCov">        159 :   [(set (match_operand:V4SI 0 &quot;register_operand&quot; &quot;=x&quot;)</span>
<span class="lineNum">   16566 </span><span class="lineCov">         44 :         (xop_plus:V4SI</span>
<span class="lineNum">   16567 </span><span class="lineCov">        325 :          (plus:V4SI</span>
<span class="lineNum">   16568 </span><span class="lineCov">        369 :           (mult:V4SI</span>
<span class="lineNum">   16569 </span><span class="lineCov">        254 :            (sign_extend:V4SI</span>
<span class="lineNum">   16570 </span><span class="lineCov">        105 :             (vec_select:V4HI</span>
<span class="lineNum">   16571 </span><span class="lineCov">        390 :              (match_operand:V8HI 1 &quot;nonimmediate_operand&quot; &quot;%x&quot;)</span>
<span class="lineNum">   16572 </span><span class="lineCov">        148 :              (parallel [(const_int 0) (const_int 2)</span>
<span class="lineNum">   16573 </span><span class="lineCov">        127 :                         (const_int 4) (const_int 6)])))</span>
<span class="lineNum">   16574 </span><span class="lineCov">        148 :            (sign_extend:V4SI</span>
<span class="lineNum">   16575 </span><span class="lineCov">        363 :             (vec_select:V4HI</span>
<span class="lineNum">   16576 </span><span class="lineCov">        248 :              (match_operand:V8HI 2 &quot;nonimmediate_operand&quot; &quot;xm&quot;)</span>
<span class="lineNum">   16577 </span><span class="lineCov">         44 :              (parallel [(const_int 0) (const_int 2)</span>
<span class="lineNum">   16578 </span><span class="lineCov">        192 :                         (const_int 4) (const_int 6)]))))</span>
<span class="lineNum">   16579 </span><span class="lineCov">        159 :           (mult:V4SI</span>
<span class="lineNum">   16580 </span><span class="lineCov">        159 :            (sign_extend:V4SI</span>
<span class="lineNum">   16581 </span><span class="lineCov">         77 :             (vec_select:V4HI</span>
<span class="lineNum">   16582 </span><span class="lineCov">        159 :              (match_dup 1)</span>
<span class="lineNum">   16583 </span><span class="lineCov">        159 :              (parallel [(const_int 1) (const_int 3)</span>
<span class="lineNum">   16584 </span><span class="lineCov">         77 :                         (const_int 5) (const_int 7)])))</span>
<span class="lineNum">   16585 </span><span class="lineCov">         77 :            (sign_extend:V4SI</span>
<span class="lineNum">   16586 </span><span class="lineCov">        159 :             (vec_select:V4HI</span>
<span class="lineNum">   16587 </span><span class="lineCov">         33 :              (match_dup 2)</span>
<span class="lineNum">   16588 </span><span class="lineCov">         77 :              (parallel [(const_int 1) (const_int 3)</span>
<span class="lineNum">   16589 </span><span class="lineCov">        115 :                         (const_int 5) (const_int 7)])))))</span>
<span class="lineNum">   16590 </span><span class="lineCov">         33 :          (match_operand:V4SI 3 &quot;register_operand&quot; &quot;x&quot;)))]</span>
<span class="lineNum">   16591 </span><span class="lineCov">         33 :   &quot;TARGET_XOP&quot;</span>
<span class="lineNum">   16592 </span><span class="lineCov">         80 :   &quot;vp&lt;madcs&gt;wd\t{%3, %2, %1, %0|%0, %1, %2, %3}&quot;</span>
<span class="lineNum">   16593 </span><span class="lineCov">        115 :   [(set_attr &quot;type&quot; &quot;ssemuladd&quot;)</span>
<span class="lineNum">   16594 </span><span class="lineCov">        148 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   16595 </span><span class="lineCov">        159 : </span>
<span class="lineNum">   16596 </span><span class="lineCov">       2647 : ;; XOP parallel XMM conditional moves</span>
<span class="lineNum">   16597 </span><span class="lineCov">        299 : (define_insn &quot;xop_pcmov_&lt;mode&gt;&lt;avxsizesuffix&gt;&quot;</span>
<span class="lineNum">   16598 </span><span class="lineCov">         10 :   [(set (match_operand:V_128_256 0 &quot;register_operand&quot; &quot;=x,x&quot;)</span>
<a name="16599"><span class="lineNum">   16599 </span><span class="lineCov">         53 :         (if_then_else:V_128_256</span></a>
<span class="lineNum">   16600 </span><span class="lineCov">         66 :           (match_operand:V_128_256 3 &quot;nonimmediate_operand&quot; &quot;x,m&quot;)</span>
<span class="lineNum">   16601 </span><span class="lineCov">         33 :           (match_operand:V_128_256 1 &quot;register_operand&quot; &quot;x,x&quot;)</span>
<span class="lineNum">   16602 </span><span class="lineCov">         26 :           (match_operand:V_128_256 2 &quot;nonimmediate_operand&quot; &quot;xm,x&quot;)))]</span>
<span class="lineNum">   16603 </span><span class="lineNoCov">          0 :   &quot;TARGET_XOP&quot;</span>
<span class="lineNum">   16604 </span><span class="lineCov">          1 :   &quot;vpcmov\t{%3, %2, %1, %0|%0, %1, %2, %3}&quot;</span>
<span class="lineNum">   16605 </span><span class="lineCov">         33 :   [(set_attr &quot;type&quot; &quot;sse4arg&quot;)])</span>
<span class="lineNum">   16606 </span><span class="lineCov">      21012 : </span>
<span class="lineNum">   16607 </span><span class="lineCov">      21077 : ;; XOP horizontal add/subtract instructions</span>
<span class="lineNum">   16608 </span><span class="lineCov">         58 : (define_insn &quot;xop_phadd&lt;u&gt;bw&quot;</span>
<span class="lineNum">   16609 </span><span class="lineCov">         91 :   [(set (match_operand:V8HI 0 &quot;register_operand&quot; &quot;=x&quot;)</span>
<span class="lineNum">   16610 </span><span class="lineCov">      21030 :         (plus:V8HI</span>
<span class="lineNum">   16611 </span><span class="lineCov">     358775 :          (any_extend:V8HI</span>
<span class="lineNum">   16612 </span><span class="lineCov">      21067 :           (vec_select:V8QI</span>
<span class="lineNum">   16613 </span><span class="lineCov">     337763 :            (match_operand:V16QI 1 &quot;nonimmediate_operand&quot; &quot;xm&quot;)</span>
<span class="lineNum">   16614 </span><span class="lineCov">        956 :            (parallel [(const_int 0) (const_int 2)</span>
<span class="lineNum">   16615 </span><span class="lineCov">        956 :                       (const_int 4) (const_int 6)</span>
<span class="lineNum">   16616 </span><span class="lineCov">         55 :                       (const_int 8) (const_int 10)</span>
<span class="lineNum">   16617 </span><span class="lineCov">     268280 :                       (const_int 12) (const_int 14)])))</span>
<span class="lineNum">   16618 </span><span class="lineCov">     251135 :          (any_extend:V8HI</span>
<span class="lineNum">   16619 </span><span class="lineCov">         33 :           (vec_select:V8QI</span>
<span class="lineNum">   16620 </span><span class="lineCov">      17560 :            (match_dup 1)</span>
<span class="lineNum">   16621 </span><span class="lineCov">      17123 :            (parallel [(const_int 1) (const_int 3)</span>
<span class="lineNum">   16622 </span><span class="lineCov">        470 :                       (const_int 5) (const_int 7)</span>
<span class="lineNum">   16623 </span><span class="lineCov">       1727 :                       (const_int 9) (const_int 11)</span>
<span class="lineNum">   16624 </span><span class="lineCov">       1727 :                       (const_int 13) (const_int 15)])))))]</span>
<span class="lineNum">   16625 </span><span class="lineCov">       2169 :   &quot;TARGET_XOP&quot;</span>
<span class="lineNum">   16626 </span><span class="lineCov">       3426 :   &quot;vphadd&lt;u&gt;bw\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   16627 </span><span class="lineCov">         34 :   [(set_attr &quot;type&quot; &quot;sseiadd1&quot;)])</span>
<span class="lineNum">   16628 </span><span class="lineCov">       1693 : </span>
<span class="lineNum">   16629 </span><span class="lineCov">         33 : (define_insn &quot;xop_phadd&lt;u&gt;bd&quot;</span>
<span class="lineNum">   16630 </span><span class="lineCov">        341 :   [(set (match_operand:V4SI 0 &quot;register_operand&quot; &quot;=x&quot;)</span>
<span class="lineNum">   16631 </span><span class="lineCov">         33 :         (plus:V4SI</span>
<span class="lineNum">   16632 </span><span class="lineCov">        341 :          (plus:V4SI</span>
<span class="lineNum">   16633 </span><span class="lineCov">         33 :           (any_extend:V4SI</span>
<span class="lineNum">   16634 </span><span class="lineCov">         46 :            (vec_select:V4QI</span>
<span class="lineNum">   16635 </span><span class="lineCov">        171 :             (match_operand:V16QI 1 &quot;nonimmediate_operand&quot; &quot;xm&quot;)</span>
<span class="lineNum">   16636 </span><span class="lineCov">         33 :             (parallel [(const_int 0) (const_int 4)</span>
<span class="lineNum">   16637 </span><span class="lineCov">         33 :                        (const_int 8) (const_int 12)])))</span>
<span class="lineNum">   16638 </span><span class="lineNoCov">          0 :           (any_extend:V4SI</span>
<span class="lineNum">   16639 </span><span class="lineCov">         33 :            (vec_select:V4QI</span>
<span class="lineNum">   16640 </span><span class="lineCov">         33 :             (match_dup 1)</span>
<span class="lineNum">   16641 </span><span class="lineNoCov">          0 :             (parallel [(const_int 1) (const_int 5)</span>
<span class="lineNum">   16642 </span><span class="lineCov">         33 :                        (const_int 9) (const_int 13)]))))</span>
<span class="lineNum">   16643 </span><span class="lineCov">         33 :          (plus:V4SI</span>
<span class="lineNum">   16644 </span><span class="lineNoCov">          0 :           (any_extend:V4SI</span>
<span class="lineNum">   16645 </span><span class="lineCov">         33 :            (vec_select:V4QI</span>
<span class="lineNum">   16646 </span><span class="lineCov">         33 :             (match_dup 1)</span>
<span class="lineNum">   16647 </span><span class="lineNoCov">          0 :             (parallel [(const_int 2) (const_int 6)</span>
<span class="lineNum">   16648 </span><span class="lineCov">         33 :                        (const_int 10) (const_int 14)])))</span>
<span class="lineNum">   16649 </span><span class="lineCov">         33 :           (any_extend:V4SI</span>
<span class="lineNum">   16650 </span><span class="lineCov">         33 :            (vec_select:V4QI</span>
<span class="lineNum">   16651 </span><span class="lineCov">         33 :             (match_dup 1)</span>
<span class="lineNum">   16652 </span><span class="lineCov">         33 :             (parallel [(const_int 3) (const_int 7)</span>
<span class="lineNum">   16653 </span><span class="lineCov">         66 :                        (const_int 11) (const_int 15)]))))))]</span>
<span class="lineNum">   16654 </span><span class="lineCov">         10 :   &quot;TARGET_XOP&quot;</span>
<span class="lineNum">   16655 </span><span class="lineNoCov">          0 :   &quot;vphadd&lt;u&gt;bd\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   16656 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;sseiadd1&quot;)])</span>
<span class="lineNum">   16657 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   16658 </span><span class="lineCov">         20 : (define_insn &quot;xop_phadd&lt;u&gt;bq&quot;</span>
<span class="lineNum">   16659 </span><span class="lineCov">         40 :   [(set (match_operand:V2DI 0 &quot;register_operand&quot; &quot;=x&quot;)</span>
<span class="lineNum">   16660 </span><span class="lineNoCov">          0 :         (plus:V2DI</span>
<span class="lineNum">   16661 </span><span class="lineNoCov">          0 :          (plus:V2DI</span>
<span class="lineNum">   16662 </span><span class="lineNoCov">          0 :           (plus:V2DI</span>
<span class="lineNum">   16663 </span><span class="lineNoCov">          0 :            (any_extend:V2DI</span>
<span class="lineNum">   16664 </span><span class="lineNoCov">          0 :             (vec_select:V2QI</span>
<span class="lineNum">   16665 </span><span class="lineNoCov">          0 :              (match_operand:V16QI 1 &quot;nonimmediate_operand&quot; &quot;xm&quot;)</span>
<span class="lineNum">   16666 </span><span class="lineNoCov">          0 :              (parallel [(const_int 0) (const_int 8)])))</span>
<span class="lineNum">   16667 </span><span class="lineNoCov">          0 :            (any_extend:V2DI</span>
<span class="lineNum">   16668 </span><span class="lineNoCov">          0 :             (vec_select:V2QI</span>
<span class="lineNum">   16669 </span><span class="lineNoCov">          0 :              (match_dup 1)</span>
<span class="lineNum">   16670 </span><span class="lineNoCov">          0 :              (parallel [(const_int 1) (const_int 9)]))))</span>
<span class="lineNum">   16671 </span><span class="lineNoCov">          0 :           (plus:V2DI</span>
<span class="lineNum">   16672 </span><span class="lineNoCov">          0 :            (any_extend:V2DI</span>
<span class="lineNum">   16673 </span><span class="lineNoCov">          0 :             (vec_select:V2QI</span>
<span class="lineNum">   16674 </span><span class="lineNoCov">          0 :              (match_dup 1)</span>
<span class="lineNum">   16675 </span><span class="lineNoCov">          0 :              (parallel [(const_int 2) (const_int 10)])))</span>
<span class="lineNum">   16676 </span><span class="lineNoCov">          0 :            (any_extend:V2DI</span>
<span class="lineNum">   16677 </span><span class="lineNoCov">          0 :             (vec_select:V2QI</span>
<span class="lineNum">   16678 </span><span class="lineNoCov">          0 :              (match_dup 1)</span>
<span class="lineNum">   16679 </span><span class="lineNoCov">          0 :              (parallel [(const_int 3) (const_int 11)])))))</span>
<span class="lineNum">   16680 </span><span class="lineNoCov">          0 :          (plus:V2DI</span>
<span class="lineNum">   16681 </span><span class="lineNoCov">          0 :           (plus:V2DI</span>
<span class="lineNum">   16682 </span><span class="lineNoCov">          0 :            (any_extend:V2DI</span>
<span class="lineNum">   16683 </span><span class="lineNoCov">          0 :             (vec_select:V2QI</span>
<span class="lineNum">   16684 </span><span class="lineNoCov">          0 :              (match_dup 1)</span>
<span class="lineNum">   16685 </span><span class="lineNoCov">          0 :              (parallel [(const_int 4) (const_int 12)])))</span>
<span class="lineNum">   16686 </span>            :            (any_extend:V2DI
<span class="lineNum">   16687 </span>            :             (vec_select:V2QI
<span class="lineNum">   16688 </span><span class="lineNoCov">          0 :              (match_dup 1)</span>
<span class="lineNum">   16689 </span><span class="lineNoCov">          0 :              (parallel [(const_int 5) (const_int 13)]))))</span>
<span class="lineNum">   16690 </span>            :           (plus:V2DI
<span class="lineNum">   16691 </span>            :            (any_extend:V2DI
<span class="lineNum">   16692 </span>            :             (vec_select:V2QI
<span class="lineNum">   16693 </span>            :              (match_dup 1)
<span class="lineNum">   16694 </span><span class="lineNoCov">          0 :              (parallel [(const_int 6) (const_int 14)])))</span>
<span class="lineNum">   16695 </span><span class="lineNoCov">          0 :            (any_extend:V2DI</span>
<span class="lineNum">   16696 </span>            :             (vec_select:V2QI
<span class="lineNum">   16697 </span><span class="lineNoCov">          0 :              (match_dup 1)</span>
<span class="lineNum">   16698 </span><span class="lineNoCov">          0 :              (parallel [(const_int 7) (const_int 15)])))))))]</span>
<span class="lineNum">   16699 </span><span class="lineCov">         20 :   &quot;TARGET_XOP&quot;</span>
<span class="lineNum">   16700 </span><span class="lineNoCov">          0 :   &quot;vphadd&lt;u&gt;bq\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   16701 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;sseiadd1&quot;)])</span>
<span class="lineNum">   16702 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   16703 </span><span class="lineCov">         10 : (define_insn &quot;xop_phadd&lt;u&gt;wd&quot;</span>
<span class="lineNum">   16704 </span><span class="lineCov">         10 :   [(set (match_operand:V4SI 0 &quot;register_operand&quot; &quot;=x&quot;)</span>
<span class="lineNum">   16705 </span><span class="lineCov">         10 :         (plus:V4SI</span>
<span class="lineNum">   16706 </span><span class="lineNoCov">          0 :          (any_extend:V4SI</span>
<span class="lineNum">   16707 </span><span class="lineNoCov">          0 :           (vec_select:V4HI</span>
<span class="lineNum">   16708 </span><span class="lineNoCov">          0 :            (match_operand:V8HI 1 &quot;nonimmediate_operand&quot; &quot;xm&quot;)</span>
<span class="lineNum">   16709 </span><span class="lineNoCov">          0 :            (parallel [(const_int 0) (const_int 2)</span>
<span class="lineNum">   16710 </span><span class="lineNoCov">          0 :                       (const_int 4) (const_int 6)])))</span>
<span class="lineNum">   16711 </span><span class="lineCov">      40855 :          (any_extend:V4SI</span>
<span class="lineNum">   16712 </span><span class="lineCov">      40855 :           (vec_select:V4HI</span>
<span class="lineNum">   16713 </span><span class="lineNoCov">          0 :            (match_dup 1)</span>
<span class="lineNum">   16714 </span><span class="lineCov">         16 :            (parallel [(const_int 1) (const_int 3)</span>
<span class="lineNum">   16715 </span><span class="lineCov">         16 :                       (const_int 5) (const_int 7)])))))]</span>
<span class="lineNum">   16716 </span><span class="lineCov">         32 :   &quot;TARGET_XOP&quot;</span>
<span class="lineNum">   16717 </span><span class="lineNoCov">          0 :   &quot;vphadd&lt;u&gt;wd\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   16718 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;sseiadd1&quot;)])</span>
<span class="lineNum">   16719 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   16720 </span><span class="lineCov">         36 : (define_insn &quot;xop_phadd&lt;u&gt;wq&quot;</span>
<span class="lineNum">   16721 </span><span class="lineCov">         72 :   [(set (match_operand:V2DI 0 &quot;register_operand&quot; &quot;=x&quot;)</span>
<span class="lineNum">   16722 </span><span class="lineNoCov">          0 :         (plus:V2DI</span>
<span class="lineNum">   16723 </span><span class="lineNoCov">          0 :          (plus:V2DI</span>
<span class="lineNum">   16724 </span><span class="lineNoCov">          0 :           (any_extend:V2DI</span>
<span class="lineNum">   16725 </span><span class="lineNoCov">          0 :            (vec_select:V2HI</span>
<span class="lineNum">   16726 </span><span class="lineNoCov">          0 :             (match_operand:V8HI 1 &quot;nonimmediate_operand&quot; &quot;xm&quot;)</span>
<span class="lineNum">   16727 </span><span class="lineNoCov">          0 :             (parallel [(const_int 0) (const_int 4)])))</span>
<span class="lineNum">   16728 </span><span class="lineNoCov">          0 :           (any_extend:V2DI</span>
<span class="lineNum">   16729 </span><span class="lineNoCov">          0 :            (vec_select:V2HI</span>
<span class="lineNum">   16730 </span><span class="lineNoCov">          0 :             (match_dup 1)</span>
<span class="lineNum">   16731 </span><span class="lineNoCov">          0 :             (parallel [(const_int 1) (const_int 5)]))))</span>
<span class="lineNum">   16732 </span><span class="lineNoCov">          0 :          (plus:V2DI</span>
<span class="lineNum">   16733 </span><span class="lineNoCov">          0 :           (any_extend:V2DI</span>
<span class="lineNum">   16734 </span><span class="lineNoCov">          0 :            (vec_select:V2HI</span>
<span class="lineNum">   16735 </span><span class="lineNoCov">          0 :             (match_dup 1)</span>
<span class="lineNum">   16736 </span><span class="lineNoCov">          0 :             (parallel [(const_int 2) (const_int 6)])))</span>
<span class="lineNum">   16737 </span><span class="lineNoCov">          0 :           (any_extend:V2DI</span>
<span class="lineNum">   16738 </span><span class="lineNoCov">          0 :            (vec_select:V2HI</span>
<span class="lineNum">   16739 </span><span class="lineNoCov">          0 :             (match_dup 1)</span>
<span class="lineNum">   16740 </span><span class="lineNoCov">          0 :             (parallel [(const_int 3) (const_int 7)]))))))]</span>
<span class="lineNum">   16741 </span><span class="lineCov">         20 :   &quot;TARGET_XOP&quot;</span>
<span class="lineNum">   16742 </span><span class="lineNoCov">          0 :   &quot;vphadd&lt;u&gt;wq\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   16743 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;sseiadd1&quot;)])</span>
<span class="lineNum">   16744 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   16745 </span><span class="lineNoCov">          0 : (define_insn &quot;xop_phadd&lt;u&gt;dq&quot;</span>
<span class="lineNum">   16746 </span><span class="lineNoCov">          0 :   [(set (match_operand:V2DI 0 &quot;register_operand&quot; &quot;=x&quot;)</span>
<span class="lineNum">   16747 </span><span class="lineNoCov">          0 :         (plus:V2DI</span>
<span class="lineNum">   16748 </span><span class="lineNoCov">          0 :          (any_extend:V2DI</span>
<span class="lineNum">   16749 </span><span class="lineCov">      57212 :           (vec_select:V2SI</span>
<span class="lineNum">   16750 </span><span class="lineCov">      57212 :            (match_operand:V4SI 1 &quot;nonimmediate_operand&quot; &quot;xm&quot;)</span>
<span class="lineNum">   16751 </span><span class="lineNoCov">          0 :            (parallel [(const_int 0) (const_int 2)])))</span>
<span class="lineNum">   16752 </span><span class="lineCov">       1098 :          (any_extend:V2DI</span>
<span class="lineNum">   16753 </span><span class="lineCov">         10 :           (vec_select:V2SI</span>
<span class="lineNum">   16754 </span><span class="lineCov">       1088 :            (match_dup 1)</span>
<span class="lineNum">   16755 </span><span class="lineNoCov">          0 :            (parallel [(const_int 1) (const_int 3)])))))]</span>
<span class="lineNum">   16756 </span><span class="lineCov">         36 :   &quot;TARGET_XOP&quot;</span>
<span class="lineNum">   16757 </span><span class="lineCov">         20 :   &quot;vphadd&lt;u&gt;dq\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   16758 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;sseiadd1&quot;)])</span>
<span class="lineNum">   16759 </span><span class="lineCov">         20 : </span>
<span class="lineNum">   16760 </span><span class="lineCov">         20 : (define_insn &quot;xop_phsubbw&quot;</span>
<span class="lineNum">   16761 </span><span class="lineCov">         20 :   [(set (match_operand:V8HI 0 &quot;register_operand&quot; &quot;=x&quot;)</span>
<span class="lineNum">   16762 </span><span class="lineCov">         20 :         (minus:V8HI</span>
<span class="lineNum">   16763 </span><span class="lineCov">         20 :          (sign_extend:V8HI</span>
<span class="lineNum">   16764 </span><span class="lineCov">         40 :           (vec_select:V8QI</span>
<span class="lineNum">   16765 </span><span class="lineCov">      38872 :            (match_operand:V16QI 1 &quot;nonimmediate_operand&quot; &quot;xm&quot;)</span>
<span class="lineNum">   16766 </span><span class="lineCov">         20 :            (parallel [(const_int 0) (const_int 2)</span>
<span class="lineNum">   16767 </span><span class="lineCov">         20 :                       (const_int 4) (const_int 6)</span>
<a name="16768"><span class="lineNum">   16768 </span><span class="lineCov">         16 :                       (const_int 8) (const_int 10)</span></a>
<span class="lineNum">   16769 </span><span class="lineCov">         20 :                       (const_int 12) (const_int 14)])))</span>
<span class="lineNum">   16770 </span><span class="lineCov">         20 :          (sign_extend:V8HI</span>
<span class="lineNum">   16771 </span><span class="lineNoCov">          0 :           (vec_select:V8QI</span>
<span class="lineNum">   16772 </span><span class="lineCov">         20 :            (match_dup 1)</span>
<span class="lineNum">   16773 </span><span class="lineCov">         20 :            (parallel [(const_int 1) (const_int 3)</span>
<span class="lineNum">   16774 </span><span class="lineCov">       1382 :                       (const_int 5) (const_int 7)</span>
<span class="lineNum">   16775 </span><span class="lineCov">    1087594 :                       (const_int 9) (const_int 11)</span>
<span class="lineNum">   16776 </span><span class="lineCov">         20 :                       (const_int 13) (const_int 15)])))))]</span>
<span class="lineNum">   16777 </span><span class="lineCov">         16 :   &quot;TARGET_XOP&quot;</span>
<span class="lineNum">   16778 </span><span class="lineNoCov">          0 :   &quot;vphsubbw\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   16779 </span><span class="lineCov">    1087574 :   [(set_attr &quot;type&quot; &quot;sseiadd1&quot;)])</span>
<span class="lineNum">   16780 </span><span class="lineCov">         20 : </span>
<span class="lineNum">   16781 </span><span class="lineCov">     849161 : (define_insn &quot;xop_phsubwd&quot;</span>
<span class="lineNum">   16782 </span><span class="lineCov">     849145 :   [(set (match_operand:V4SI 0 &quot;register_operand&quot; &quot;=x&quot;)</span>
<span class="lineNum">   16783 </span><span class="lineCov">         20 :         (minus:V4SI</span>
<span class="lineNum">   16784 </span><span class="lineCov">     116713 :          (sign_extend:V4SI</span>
<span class="lineNum">   16785 </span><span class="lineCov">     116713 :           (vec_select:V4HI</span>
<span class="lineNum">   16786 </span><span class="lineCov">         20 :            (match_operand:V8HI 1 &quot;nonimmediate_operand&quot; &quot;xm&quot;)</span>
<span class="lineNum">   16787 </span><span class="lineCov">     101127 :            (parallel [(const_int 0) (const_int 2)</span>
<span class="lineNum">   16788 </span><span class="lineCov">     101127 :                       (const_int 4) (const_int 6)])))</span>
<span class="lineNum">   16789 </span><span class="lineCov">         20 :          (sign_extend:V4SI</span>
<span class="lineNum">   16790 </span><span class="lineCov">      20365 :           (vec_select:V4HI</span>
<span class="lineNum">   16791 </span><span class="lineCov">         20 :            (match_dup 1)</span>
<span class="lineNum">   16792 </span><span class="lineCov">      20365 :            (parallel [(const_int 1) (const_int 3)</span>
<span class="lineNum">   16793 </span><span class="lineCov">      20365 :                       (const_int 5) (const_int 7)])))))]</span>
<span class="lineNum">   16794 </span><span class="lineCov">         26 :   &quot;TARGET_XOP&quot;</span>
<span class="lineNum">   16795 </span><span class="lineCov">         10 :   &quot;vphsubwd\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   16796 </span><span class="lineCov">        199 :   [(set_attr &quot;type&quot; &quot;sseiadd1&quot;)])</span>
<span class="lineNum">   16797 </span><span class="lineCov">        199 : </span>
<span class="lineNum">   16798 </span><span class="lineCov">        215 : (define_insn &quot;xop_phsubdq&quot;</span>
<span class="lineNum">   16799 </span><span class="lineCov">        231 :   [(set (match_operand:V2DI 0 &quot;register_operand&quot; &quot;=x&quot;)</span>
<span class="lineNum">   16800 </span><span class="lineCov">        199 :         (minus:V2DI</span>
<span class="lineNum">   16801 </span><span class="lineCov">        199 :          (sign_extend:V2DI</span>
<span class="lineNum">   16802 </span><span class="lineCov">        199 :           (vec_select:V2SI</span>
<span class="lineNum">   16803 </span><span class="lineCov">        199 :            (match_operand:V4SI 1 &quot;nonimmediate_operand&quot; &quot;xm&quot;)</span>
<span class="lineNum">   16804 </span><span class="lineCov">        199 :            (parallel [(const_int 0) (const_int 2)])))</span>
<span class="lineNum">   16805 </span><span class="lineNoCov">          0 :          (sign_extend:V2DI</span>
<span class="lineNum">   16806 </span><span class="lineCov">        199 :           (vec_select:V2SI</span>
<span class="lineNum">   16807 </span><span class="lineNoCov">          0 :            (match_dup 1)</span>
<span class="lineNum">   16808 </span><span class="lineCov">         41 :            (parallel [(const_int 1) (const_int 3)])))))]</span>
<span class="lineNum">   16809 </span><span class="lineCov">         57 :   &quot;TARGET_XOP&quot;</span>
<span class="lineNum">   16810 </span><span class="lineCov">         41 :   &quot;vphsubdq\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   16811 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;sseiadd1&quot;)])</span>
<span class="lineNum">   16812 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   16813 </span><span class="lineNoCov">          0 : ;; XOP permute instructions</span>
<span class="lineNum">   16814 </span><span class="lineNoCov">          0 : (define_insn &quot;xop_pperm&quot;</span>
<span class="lineNum">   16815 </span><span class="lineNoCov">          0 :   [(set (match_operand:V16QI 0 &quot;register_operand&quot; &quot;=x,x&quot;)</span>
<span class="lineNum">   16816 </span><span class="lineNoCov">          0 :         (unspec:V16QI</span>
<span class="lineNum">   16817 </span><span class="lineNoCov">          0 :           [(match_operand:V16QI 1 &quot;register_operand&quot; &quot;x,x&quot;)</span>
<span class="lineNum">   16818 </span><span class="lineNoCov">          0 :            (match_operand:V16QI 2 &quot;nonimmediate_operand&quot; &quot;x,m&quot;)</span>
<span class="lineNum">   16819 </span><span class="lineNoCov">          0 :            (match_operand:V16QI 3 &quot;nonimmediate_operand&quot; &quot;xm,x&quot;)]</span>
<span class="lineNum">   16820 </span><span class="lineNoCov">          0 :           UNSPEC_XOP_PERMUTE))]</span>
<a name="16821"><span class="lineNum">   16821 </span><span class="lineCov">      12427 :   &quot;TARGET_XOP &amp;&amp; !(MEM_P (operands[2]) &amp;&amp; MEM_P (operands[3]))&quot;</span></a>
<span class="lineNum">   16822 </span><span class="lineCov">       9168 :   &quot;vpperm\t{%3, %2, %1, %0|%0, %1, %2, %3}&quot;</span>
<span class="lineNum">   16823 </span><span class="lineCov">      37939 :   [(set_attr &quot;type&quot; &quot;sse4arg&quot;)</span>
<span class="lineNum">   16824 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   16825 </span><span class="lineCov">        268 : </span>
<span class="lineNum">   16826 </span><span class="lineCov">        268 : ;; XOP pack instructions that combine two vectors into a smaller vector</span>
<span class="lineNum">   16827 </span><span class="lineCov">      38207 : (define_insn &quot;xop_pperm_pack_v2di_v4si&quot;</span>
<span class="lineNum">   16828 </span><span class="lineCov">      38207 :   [(set (match_operand:V4SI 0 &quot;register_operand&quot; &quot;=x,x&quot;)</span>
<span class="lineNum">   16829 </span><span class="lineCov">      38207 :         (vec_concat:V4SI</span>
<span class="lineNum">   16830 </span><span class="lineCov">      38207 :          (truncate:V2SI</span>
<span class="lineNum">   16831 </span><span class="lineCov">      38207 :           (match_operand:V2DI 1 &quot;register_operand&quot; &quot;x,x&quot;))</span>
<span class="lineNum">   16832 </span><span class="lineCov">      38207 :          (truncate:V2SI</span>
<span class="lineNum">   16833 </span><span class="lineCov">      38207 :           (match_operand:V2DI 2 &quot;nonimmediate_operand&quot; &quot;x,m&quot;))))</span>
<span class="lineNum">   16834 </span><span class="lineCov">      38207 :    (use (match_operand:V16QI 3 &quot;nonimmediate_operand&quot; &quot;xm,x&quot;))]</span>
<span class="lineNum">   16835 </span><span class="lineNoCov">          0 :   &quot;TARGET_XOP &amp;&amp; !(MEM_P (operands[2]) &amp;&amp; MEM_P (operands[3]))&quot;</span>
<span class="lineNum">   16836 </span><span class="lineCov">        268 :   &quot;vpperm\t{%3, %2, %1, %0|%0, %1, %2, %3}&quot;</span>
<span class="lineNum">   16837 </span><span class="lineCov">      19799 :   [(set_attr &quot;type&quot; &quot;sse4arg&quot;)</span>
<span class="lineNum">   16838 </span><span class="lineCov">      19871 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   16839 </span><span class="lineCov">         72 : </span>
<span class="lineNum">   16840 </span><span class="lineCov">      19871 : (define_insn &quot;xop_pperm_pack_v4si_v8hi&quot;</span>
<span class="lineNum">   16841 </span><span class="lineNoCov">          0 :   [(set (match_operand:V8HI 0 &quot;register_operand&quot; &quot;=x,x&quot;)</span>
<span class="lineNum">   16842 </span><span class="lineCov">         93 :         (vec_concat:V8HI</span>
<span class="lineNum">   16843 </span><span class="lineCov">         93 :          (truncate:V4HI</span>
<span class="lineNum">   16844 </span><span class="lineCov">         80 :           (match_operand:V4SI 1 &quot;register_operand&quot; &quot;x,x&quot;))</span>
<span class="lineNum">   16845 </span><span class="lineCov">         80 :          (truncate:V4HI</span>
<span class="lineNum">   16846 </span><span class="lineCov">        172 :           (match_operand:V4SI 2 &quot;nonimmediate_operand&quot; &quot;x,m&quot;))))</span>
<span class="lineNum">   16847 </span><span class="lineNoCov">          0 :    (use (match_operand:V16QI 3 &quot;nonimmediate_operand&quot; &quot;xm,x&quot;))]</span>
<span class="lineNum">   16848 </span><span class="lineNoCov">          0 :   &quot;TARGET_XOP &amp;&amp; !(MEM_P (operands[2]) &amp;&amp; MEM_P (operands[3]))&quot;</span>
<span class="lineNum">   16849 </span><span class="lineNoCov">          0 :   &quot;vpperm\t{%3, %2, %1, %0|%0, %1, %2, %3}&quot;</span>
<span class="lineNum">   16850 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;sse4arg&quot;)</span>
<span class="lineNum">   16851 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   16852 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   16853 </span><span class="lineNoCov">          0 : (define_insn &quot;xop_pperm_pack_v8hi_v16qi&quot;</span>
<span class="lineNum">   16854 </span><span class="lineNoCov">          0 :   [(set (match_operand:V16QI 0 &quot;register_operand&quot; &quot;=x,x&quot;)</span>
<span class="lineNum">   16855 </span><span class="lineNoCov">          0 :         (vec_concat:V16QI</span>
<span class="lineNum">   16856 </span><span class="lineNoCov">          0 :          (truncate:V8QI</span>
<span class="lineNum">   16857 </span><span class="lineNoCov">          0 :           (match_operand:V8HI 1 &quot;register_operand&quot; &quot;x,x&quot;))</span>
<span class="lineNum">   16858 </span>            :          (truncate:V8QI
<span class="lineNum">   16859 </span>            :           (match_operand:V8HI 2 &quot;nonimmediate_operand&quot; &quot;x,m&quot;))))
<span class="lineNum">   16860 </span><span class="lineNoCov">          0 :    (use (match_operand:V16QI 3 &quot;nonimmediate_operand&quot; &quot;xm,x&quot;))]</span>
<span class="lineNum">   16861 </span><span class="lineNoCov">          0 :   &quot;TARGET_XOP &amp;&amp; !(MEM_P (operands[2]) &amp;&amp; MEM_P (operands[3]))&quot;</span>
<span class="lineNum">   16862 </span><span class="lineNoCov">          0 :   &quot;vpperm\t{%3, %2, %1, %0|%0, %1, %2, %3}&quot;</span>
<span class="lineNum">   16863 </span>            :   [(set_attr &quot;type&quot; &quot;sse4arg&quot;)
<span class="lineNum">   16864 </span>            :    (set_attr &quot;mode&quot; &quot;TI&quot;)])
<span class="lineNum">   16865 </span>            : 
<span class="lineNum">   16866 </span>            : ;; XOP packed rotate instructions
<span class="lineNum">   16867 </span><span class="lineNoCov">          0 : (define_expand &quot;rotl&lt;mode&gt;3&quot;</span>
<span class="lineNum">   16868 </span>            :   [(set (match_operand:VI_128 0 &quot;register_operand&quot;)
<span class="lineNum">   16869 </span><span class="lineCov">     117848 :         (rotate:VI_128</span>
<span class="lineNum">   16870 </span><span class="lineCov">     117848 :          (match_operand:VI_128 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   16871 </span><span class="lineNoCov">          0 :          (match_operand:SI 2 &quot;general_operand&quot;)))]</span>
<span class="lineNum">   16872 </span><span class="lineNoCov">          0 :   &quot;TARGET_XOP&quot;</span>
<span class="lineNum">   16873 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">   16874 </span><span class="lineNoCov">          0 :   /* If we were given a scalar, convert it to parallel */</span>
<span class="lineNum">   16875 </span><span class="lineNoCov">          0 :   if (! const_0_to_&lt;sserotatemax&gt;_operand (operands[2], SImode))</span>
<span class="lineNum">   16876 </span><span class="lineNoCov">          0 :     {</span>
<span class="lineNum">   16877 </span><span class="lineNoCov">          0 :       rtvec vs = rtvec_alloc (&lt;ssescalarnum&gt;);</span>
<span class="lineNum">   16878 </span><span class="lineCov">   27893790 :       rtx par = gen_rtx_PARALLEL (&lt;MODE&gt;mode, vs);</span>
<span class="lineNum">   16879 </span>            :       rtx reg = gen_reg_rtx (&lt;MODE&gt;mode);
<span class="lineNum">   16880 </span>            :       rtx op2 = operands[2];
<span class="lineNum">   16881 </span>            :       int i;
<span class="lineNum">   16882 </span><span class="lineCov">     165888 : </span>
<span class="lineNum">   16883 </span><span class="lineCov">   27893790 :       if (GET_MODE (op2) != &lt;ssescalarmode&gt;mode)</span>
<span class="lineNum">   16884 </span><span class="lineCov">   27893790 :         {</span>
<span class="lineNum">   16885 </span><span class="lineCov">   27893790 :           op2 = gen_reg_rtx (&lt;ssescalarmode&gt;mode);</span>
<span class="lineNum">   16886 </span><span class="lineCov">   27893790 :           convert_move (op2, operands[2], false);</span>
<span class="lineNum">   16887 </span><span class="lineCov">   27893790 :         }</span>
<span class="lineNum">   16888 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   16889 </span><span class="lineCov">   27565930 :       for (i = 0; i &lt; &lt;ssescalarnum&gt;; i++)</span>
<span class="lineNum">   16890 </span><span class="lineCov">   27565930 :         RTVEC_ELT (vs, i) = op2;</span>
<span class="lineNum">   16891 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   16892 </span><span class="lineCov">     166205 :       emit_insn (gen_vec_init&lt;mode&gt;&lt;ssescalarmodelower&gt; (reg, par));</span>
<span class="lineNum">   16893 </span><span class="lineCov">     166205 :       emit_insn (gen_xop_vrotl&lt;mode&gt;3 (operands[0], operands[1], reg));</span>
<span class="lineNum">   16894 </span><span class="lineCov">     332410 :       DONE;</span>
<span class="lineNum">   16895 </span><span class="lineCov">     166205 :     }</span>
<span class="lineNum">   16896 </span>            : })
<span class="lineNum">   16897 </span><span class="lineCov">     166205 : </span>
<span class="lineNum">   16898 </span><span class="lineCov">     166205 : (define_expand &quot;rotr&lt;mode&gt;3&quot;</span>
<span class="lineNum">   16899 </span><span class="lineCov">     166205 :   [(set (match_operand:VI_128 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   16900 </span><span class="lineCov">     166205 :         (rotatert:VI_128</span>
<span class="lineNum">   16901 </span><span class="lineCov">     166205 :          (match_operand:VI_128 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   16902 </span><span class="lineCov">     166205 :          (match_operand:SI 2 &quot;general_operand&quot;)))]</span>
<span class="lineNum">   16903 </span>            :   &quot;TARGET_XOP&quot;
<span class="lineNum">   16904 </span><span class="lineCov">        609 : {</span>
<span class="lineNum">   16905 </span><span class="lineCov">        609 :   /* If we were given a scalar, convert it to parallel */</span>
<span class="lineNum">   16906 </span><span class="lineCov">        609 :   if (! const_0_to_&lt;sserotatemax&gt;_operand (operands[2], SImode))</span>
<span class="lineNum">   16907 </span>            :     {
<span class="lineNum">   16908 </span><span class="lineCov">        609 :       rtvec vs = rtvec_alloc (&lt;ssescalarnum&gt;);</span>
<span class="lineNum">   16909 </span><span class="lineCov">        609 :       rtx par = gen_rtx_PARALLEL (&lt;MODE&gt;mode, vs);</span>
<span class="lineNum">   16910 </span><span class="lineNoCov">          0 :       rtx neg = gen_reg_rtx (&lt;MODE&gt;mode);</span>
<span class="lineNum">   16911 </span><span class="lineCov">        609 :       rtx reg = gen_reg_rtx (&lt;MODE&gt;mode);</span>
<span class="lineNum">   16912 </span>            :       rtx op2 = operands[2];
<span class="lineNum">   16913 </span><span class="lineCov">         72 :       int i;</span>
<span class="lineNum">   16914 </span><span class="lineCov">         72 : </span>
<span class="lineNum">   16915 </span><span class="lineCov">        144 :       if (GET_MODE (op2) != &lt;ssescalarmode&gt;mode)</span>
<span class="lineNum">   16916 </span>            :         {
<span class="lineNum">   16917 </span>            :           op2 = gen_reg_rtx (&lt;ssescalarmode&gt;mode);
<span class="lineNum">   16918 </span>            :           convert_move (op2, operands[2], false);
<span class="lineNum">   16919 </span>            :         }
<span class="lineNum">   16920 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   16921 </span>            :       for (i = 0; i &lt; &lt;ssescalarnum&gt;; i++)
<span class="lineNum">   16922 </span>            :         RTVEC_ELT (vs, i) = op2;
<span class="lineNum">   16923 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   16924 </span><span class="lineNoCov">          0 :       emit_insn (gen_vec_init&lt;mode&gt;&lt;ssescalarmodelower&gt; (reg, par));</span>
<span class="lineNum">   16925 </span><span class="lineNoCov">          0 :       emit_insn (gen_neg&lt;mode&gt;2 (neg, reg));</span>
<span class="lineNum">   16926 </span>            :       emit_insn (gen_xop_vrotl&lt;mode&gt;3 (operands[0], operands[1], neg));
<span class="lineNum">   16927 </span>            :       DONE;
<span class="lineNum">   16928 </span>            :     }
<span class="lineNum">   16929 </span><span class="lineNoCov">          0 : })</span>
<span class="lineNum">   16930 </span>            : 
<span class="lineNum">   16931 </span>            : (define_insn &quot;xop_rotl&lt;mode&gt;3&quot;
<span class="lineNum">   16932 </span>            :   [(set (match_operand:VI_128 0 &quot;register_operand&quot; &quot;=x&quot;)
<span class="lineNum">   16933 </span>            :         (rotate:VI_128
<span class="lineNum">   16934 </span>            :          (match_operand:VI_128 1 &quot;nonimmediate_operand&quot; &quot;xm&quot;)
<span class="lineNum">   16935 </span><span class="lineNoCov">          0 :          (match_operand:SI 2 &quot;const_0_to_&lt;sserotatemax&gt;_operand&quot; &quot;n&quot;)))]</span>
<span class="lineNum">   16936 </span><span class="lineCov">        139 :   &quot;TARGET_XOP&quot;</span>
<span class="lineNum">   16937 </span><span class="lineCov">        158 :   &quot;vprot&lt;ssemodesuffix&gt;\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   16938 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;sseishft&quot;)</span>
<span class="lineNum">   16939 </span><span class="lineNoCov">          0 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   16940 </span><span class="lineCov">        103 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   16941 </span><span class="lineCov">        103 : </span>
<span class="lineNum">   16942 </span><span class="lineNoCov">          0 : (define_insn &quot;xop_rotr&lt;mode&gt;3&quot;</span>
<span class="lineNum">   16943 </span><span class="lineNoCov">          0 :   [(set (match_operand:VI_128 0 &quot;register_operand&quot; &quot;=x&quot;)</span>
<a name="16944"><span class="lineNum">   16944 </span><span class="lineNoCov">          0 :         (rotatert:VI_128</span></a>
<span class="lineNum">   16945 </span><span class="lineNoCov">          0 :          (match_operand:VI_128 1 &quot;nonimmediate_operand&quot; &quot;xm&quot;)</span>
<span class="lineNum">   16946 </span><span class="lineCov">     823505 :          (match_operand:SI 2 &quot;const_0_to_&lt;sserotatemax&gt;_operand&quot; &quot;n&quot;)))]</span>
<span class="lineNum">   16947 </span><span class="lineCov">        172 :   &quot;TARGET_XOP&quot;</span>
<a name="16948"><span class="lineNum">   16948 </span><span class="lineCov">        150 : {</span></a>
<span class="lineNum">   16949 </span><span class="lineCov">         14 :   operands[3]</span>
<span class="lineNum">   16950 </span><span class="lineCov">    1729088 :     = GEN_INT (GET_MODE_BITSIZE (&lt;ssescalarmode&gt;mode) - INTVAL (operands[2]));</span>
<span class="lineNum">   16951 </span><span class="lineCov">     823538 :   return \&quot;vprot&lt;ssemodesuffix&gt;\t{%3, %1, %0|%0, %1, %3}\&quot;;</span>
<span class="lineNum">   16952 </span><span class="lineCov">         19 : }</span>
<span class="lineNum">   16953 </span><span class="lineCov">     823505 :   [(set_attr &quot;type&quot; &quot;sseishft&quot;)</span>
<a name="16954"><span class="lineNum">   16954 </span><span class="lineCov">     823505 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span></a>
<a name="16955"><span class="lineNum">   16955 </span><span class="lineCov">     823505 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span></a>
<span class="lineNum">   16956 </span><span class="lineCov">     823549 : </span>
<span class="lineNum">   16957 </span><span class="lineCov">     831519 : (define_expand &quot;vrotr&lt;mode&gt;3&quot;</span>
<span class="lineNum">   16958 </span><span class="lineCov">     823505 :   [(match_operand:VI_128 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   16959 </span><span class="lineCov">     823505 :    (match_operand:VI_128 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   16960 </span><span class="lineNoCov">          0 :    (match_operand:VI_128 2 &quot;register_operand&quot;)]</span>
<span class="lineNum">   16961 </span><span class="lineCov">     801865 :   &quot;TARGET_XOP&quot;</span>
<span class="lineNum">   16962 </span><span class="lineCov">     801865 : {</span>
<span class="lineNum">   16963 </span><span class="lineCov">       8014 :   rtx reg = gen_reg_rtx (&lt;MODE&gt;mode);</span>
<span class="lineNum">   16964 </span><span class="lineCov">     793851 :   emit_insn (gen_neg&lt;mode&gt;2 (reg, operands[2]));</span>
<span class="lineNum">   16965 </span><span class="lineCov">     793851 :   emit_insn (gen_xop_vrotl&lt;mode&gt;3 (operands[0], operands[1], reg));</span>
<span class="lineNum">   16966 </span><span class="lineCov">         36 :   DONE;</span>
<span class="lineNum">   16967 </span><span class="lineCov">     510846 : })</span>
<span class="lineNum">   16968 </span><span class="lineCov">     510846 : </span>
<span class="lineNum">   16969 </span><span class="lineCov">     510846 : (define_expand &quot;vrotl&lt;mode&gt;3&quot;</span>
<span class="lineNum">   16970 </span><span class="lineCov">     510846 :   [(match_operand:VI_128 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   16971 </span><span class="lineCov">     510846 :    (match_operand:VI_128 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   16972 </span><span class="lineCov">     510846 :    (match_operand:VI_128 2 &quot;register_operand&quot;)]</span>
<span class="lineNum">   16973 </span><span class="lineCov">     510846 :   &quot;TARGET_XOP&quot;</span>
<span class="lineNum">   16974 </span>            : {
<span class="lineNum">   16975 </span><span class="lineCov">       7561 :   emit_insn (gen_xop_vrotl&lt;mode&gt;3 (operands[0], operands[1], operands[2]));</span>
<span class="lineNum">   16976 </span><span class="lineCov">       7561 :   DONE;</span>
<span class="lineNum">   16977 </span><span class="lineCov">       7561 : })</span>
<span class="lineNum">   16978 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   16979 </span><span class="lineNoCov">          0 : (define_insn &quot;xop_vrotl&lt;mode&gt;3&quot;</span>
<span class="lineNum">   16980 </span><span class="lineNoCov">          0 :   [(set (match_operand:VI_128 0 &quot;register_operand&quot; &quot;=x,x&quot;)</span>
<span class="lineNum">   16981 </span><span class="lineNoCov">          0 :         (if_then_else:VI_128</span>
<span class="lineNum">   16982 </span><span class="lineNoCov">          0 :          (ge:VI_128</span>
<span class="lineNum">   16983 </span><span class="lineNoCov">          0 :           (match_operand:VI_128 2 &quot;nonimmediate_operand&quot; &quot;x,m&quot;)</span>
<span class="lineNum">   16984 </span><span class="lineNoCov">          0 :           (const_int 0))</span>
<a name="16985"><span class="lineNum">   16985 </span><span class="lineNoCov">          0 :          (rotate:VI_128</span></a>
<span class="lineNum">   16986 </span><span class="lineNoCov">          0 :           (match_operand:VI_128 1 &quot;nonimmediate_operand&quot; &quot;xm,x&quot;)</span>
<span class="lineNum">   16987 </span><span class="lineNoCov">          0 :           (match_dup 2))</span>
<span class="lineNum">   16988 </span><span class="lineNoCov">          0 :          (rotatert:VI_128</span>
<span class="lineNum">   16989 </span><span class="lineNoCov">          0 :           (match_dup 1)</span>
<span class="lineNum">   16990 </span><span class="lineNoCov">          0 :           (neg:VI_128 (match_dup 2)))))]</span>
<span class="lineNum">   16991 </span><span class="lineCov">         57 :   &quot;TARGET_XOP &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">   16992 </span><span class="lineCov">          2 :   &quot;vprot&lt;ssemodesuffix&gt;\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   16993 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;sseishft&quot;)</span>
<span class="lineNum">   16994 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix_data16&quot; &quot;0&quot;)</span>
<a name="16995"><span class="lineNum">   16995 </span><span class="lineCov">        155 :    (set_attr &quot;prefix_extra&quot; &quot;2&quot;)</span></a>
<span class="lineNum">   16996 </span><span class="lineCov">        155 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   16997 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   16998 </span>            : ;; XOP packed shift instructions.
<span class="lineNum">   16999 </span><span class="lineCov">       3604 : (define_expand &quot;vlshr&lt;mode&gt;3&quot;</span>
<span class="lineNum">   17000 </span><span class="lineCov">       3604 :   [(set (match_operand:VI12_128 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   17001 </span><span class="lineCov">       3604 :         (lshiftrt:VI12_128</span>
<span class="lineNum">   17002 </span><span class="lineCov">       3604 :           (match_operand:VI12_128 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   17003 </span><span class="lineCov">       3604 :           (match_operand:VI12_128 2 &quot;nonimmediate_operand&quot;)))]</span>
<span class="lineNum">   17004 </span>            :   &quot;TARGET_XOP&quot;
<span class="lineNum">   17005 </span><span class="lineCov">       3531 : {</span>
<span class="lineNum">   17006 </span><span class="lineCov">       3531 :   rtx neg = gen_reg_rtx (&lt;MODE&gt;mode);</span>
<span class="lineNum">   17007 </span><span class="lineNoCov">          0 :   emit_insn (gen_neg&lt;mode&gt;2 (neg, operands[2]));</span>
<span class="lineNum">   17008 </span><span class="lineCov">       2509 :   emit_insn (gen_xop_shl&lt;mode&gt;3 (operands[0], operands[1], neg));</span>
<span class="lineNum">   17009 </span><span class="lineCov">       2509 :   DONE;</span>
<span class="lineNum">   17010 </span><span class="lineCov">       2509 : })</span>
<span class="lineNum">   17011 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   17012 </span><span class="lineCov">       1365 : (define_expand &quot;vlshr&lt;mode&gt;3&quot;</span>
<span class="lineNum">   17013 </span><span class="lineNoCov">          0 :   [(set (match_operand:VI48_128 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   17014 </span><span class="lineCov">         72 :         (lshiftrt:VI48_128</span>
<span class="lineNum">   17015 </span><span class="lineCov">        216 :           (match_operand:VI48_128 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   17016 </span><span class="lineNoCov">          0 :           (match_operand:VI48_128 2 &quot;nonimmediate_operand&quot;)))]</span>
<span class="lineNum">   17017 </span><span class="lineNoCov">          0 :   &quot;TARGET_AVX2 || TARGET_XOP&quot;</span>
<span class="lineNum">   17018 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">   17019 </span><span class="lineNoCov">          0 :   if (!TARGET_AVX2)</span>
<span class="lineNum">   17020 </span><span class="lineNoCov">          0 :     {</span>
<span class="lineNum">   17021 </span><span class="lineNoCov">          0 :       rtx neg = gen_reg_rtx (&lt;MODE&gt;mode);</span>
<span class="lineNum">   17022 </span><span class="lineNoCov">          0 :       emit_insn (gen_neg&lt;mode&gt;2 (neg, operands[2]));</span>
<span class="lineNum">   17023 </span><span class="lineNoCov">          0 :       emit_insn (gen_xop_shl&lt;mode&gt;3 (operands[0], operands[1], neg));</span>
<span class="lineNum">   17024 </span><span class="lineNoCov">          0 :       DONE;</span>
<span class="lineNum">   17025 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">   17026 </span><span class="lineNoCov">          0 : })</span>
<span class="lineNum">   17027 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   17028 </span><span class="lineNoCov">          0 : (define_expand &quot;vlshr&lt;mode&gt;3&quot;</span>
<a name="17029"><span class="lineNum">   17029 </span><span class="lineNoCov">          0 :   [(set (match_operand:VI48_512 0 &quot;register_operand&quot;)</span></a>
<span class="lineNum">   17030 </span><span class="lineNoCov">          0 :         (lshiftrt:VI48_512</span>
<span class="lineNum">   17031 </span><span class="lineNoCov">          0 :           (match_operand:VI48_512 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   17032 </span><span class="lineNoCov">          0 :           (match_operand:VI48_512 2 &quot;nonimmediate_operand&quot;)))]</span>
<span class="lineNum">   17033 </span><span class="lineNoCov">          0 :   &quot;TARGET_AVX512F&quot;)</span>
<span class="lineNum">   17034 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   17035 </span><span class="lineNoCov">          0 : (define_expand &quot;vlshr&lt;mode&gt;3&quot;</span>
<span class="lineNum">   17036 </span><span class="lineNoCov">          0 :   [(set (match_operand:VI48_256 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   17037 </span><span class="lineNoCov">          0 :         (lshiftrt:VI48_256</span>
<span class="lineNum">   17038 </span><span class="lineNoCov">          0 :           (match_operand:VI48_256 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   17039 </span><span class="lineNoCov">          0 :           (match_operand:VI48_256 2 &quot;nonimmediate_operand&quot;)))]</span>
<span class="lineNum">   17040 </span><span class="lineNoCov">          0 :   &quot;TARGET_AVX2&quot;)</span>
<span class="lineNum">   17041 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   17042 </span><span class="lineNoCov">          0 : (define_expand &quot;vashrv8hi3&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   17043 </span><span class="lineNoCov">          0 :   [(set (match_operand:V8HI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   17044 </span><span class="lineNoCov">          0 :         (ashiftrt:V8HI</span>
<span class="lineNum">   17045 </span><span class="lineNoCov">          0 :           (match_operand:V8HI 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   17046 </span><span class="lineNoCov">          0 :           (match_operand:V8HI 2 &quot;nonimmediate_operand&quot;)))]</span>
<span class="lineNum">   17047 </span><span class="lineNoCov">          0 :   &quot;TARGET_XOP || (TARGET_AVX512BW &amp;&amp; TARGET_AVX512VL)&quot;</span>
<span class="lineNum">   17048 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">   17049 </span><span class="lineNoCov">          0 :   if (TARGET_XOP)</span>
<span class="lineNum">   17050 </span><span class="lineNoCov">          0 :     {</span>
<span class="lineNum">   17051 </span><span class="lineNoCov">          0 :       rtx neg = gen_reg_rtx (V8HImode);</span>
<span class="lineNum">   17052 </span><span class="lineNoCov">          0 :       emit_insn (gen_negv8hi2 (neg, operands[2]));</span>
<span class="lineNum">   17053 </span><span class="lineNoCov">          0 :       emit_insn (gen_xop_shav8hi3 (operands[0], operands[1], neg));</span>
<span class="lineNum">   17054 </span><span class="lineNoCov">          0 :       DONE;</span>
<span class="lineNum">   17055 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">   17056 </span><span class="lineNoCov">          0 : })</span>
<span class="lineNum">   17057 </span><span class="lineCov">         23 : </span>
<span class="lineNum">   17058 </span><span class="lineNoCov">          0 : (define_expand &quot;vashrv16qi3&quot;</span>
<span class="lineNum">   17059 </span><span class="lineCov">         27 :   [(set (match_operand:V16QI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   17060 </span><span class="lineNoCov">          0 :         (ashiftrt:V16QI</span>
<span class="lineNum">   17061 </span><span class="lineCov">         19 :           (match_operand:V16QI 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   17062 </span><span class="lineCov">         19 :           (match_operand:V16QI 2 &quot;nonimmediate_operand&quot;)))]</span>
<span class="lineNum">   17063 </span><span class="lineCov">         19 :   &quot;TARGET_XOP&quot;</span>
<span class="lineNum">   17064 </span><span class="lineCov">         19 : {</span>
<span class="lineNum">   17065 </span><span class="lineCov">         19 :    rtx neg = gen_reg_rtx (V16QImode);</span>
<span class="lineNum">   17066 </span>            :    emit_insn (gen_negv16qi2 (neg, operands[2]));
<span class="lineNum">   17067 </span><span class="lineCov">         38 :    emit_insn (gen_xop_shav16qi3 (operands[0], operands[1], neg));</span>
<span class="lineNum">   17068 </span>            :    DONE;
<span class="lineNum">   17069 </span><span class="lineCov">         24 : })</span>
<span class="lineNum">   17070 </span><span class="lineCov">         12 : </span>
<span class="lineNum">   17071 </span><span class="lineNoCov">          0 : (define_expand &quot;vashrv2di3&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   17072 </span>            :   [(set (match_operand:V2DI 0 &quot;register_operand&quot;)
<span class="lineNum">   17073 </span><span class="lineCov">        151 :         (ashiftrt:V2DI</span>
<span class="lineNum">   17074 </span><span class="lineCov">        132 :           (match_operand:V2DI 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   17075 </span><span class="lineNoCov">          0 :           (match_operand:V2DI 2 &quot;nonimmediate_operand&quot;)))]</span>
<span class="lineNum">   17076 </span><span class="lineCov">         19 :   &quot;TARGET_XOP || TARGET_AVX512VL&quot;</span>
<span class="lineNum">   17077 </span><span class="lineCov">         19 : {</span>
<span class="lineNum">   17078 </span><span class="lineCov">         38 :   if (TARGET_XOP)</span>
<span class="lineNum">   17079 </span><span class="lineNoCov">          0 :     {</span>
<span class="lineNum">   17080 </span><span class="lineNoCov">          0 :       rtx neg = gen_reg_rtx (V2DImode);</span>
<span class="lineNum">   17081 </span><span class="lineNoCov">          0 :       emit_insn (gen_negv2di2 (neg, operands[2]));</span>
<a name="17082"><span class="lineNum">   17082 </span><span class="lineNoCov">          0 :       emit_insn (gen_xop_shav2di3 (operands[0], operands[1], neg));</span></a>
<span class="lineNum">   17083 </span><span class="lineCov">          4 :       DONE;</span>
<span class="lineNum">   17084 </span><span class="lineCov">          4 :     }</span>
<span class="lineNum">   17085 </span><span class="lineCov">          4 : })</span>
<span class="lineNum">   17086 </span><span class="lineCov">          4 : </span>
<span class="lineNum">   17087 </span><span class="lineCov">          4 : (define_expand &quot;vashrv4si3&quot;</span>
<span class="lineNum">   17088 </span><span class="lineCov">         11 :   [(set (match_operand:V4SI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   17089 </span><span class="lineNoCov">          0 :         (ashiftrt:V4SI (match_operand:V4SI 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   17090 </span><span class="lineCov">         11 :                        (match_operand:V4SI 2 &quot;nonimmediate_operand&quot;)))]</span>
<span class="lineNum">   17091 </span><span class="lineNoCov">          0 :   &quot;TARGET_AVX2 || TARGET_XOP&quot;</span>
<span class="lineNum">   17092 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">   17093 </span><span class="lineNoCov">          0 :   if (!TARGET_AVX2)</span>
<span class="lineNum">   17094 </span><span class="lineCov">          4 :     {</span>
<span class="lineNum">   17095 </span><span class="lineNoCov">          0 :       rtx neg = gen_reg_rtx (V4SImode);</span>
<span class="lineNum">   17096 </span><span class="lineCov">          4 :       emit_insn (gen_negv4si2 (neg, operands[2]));</span>
<span class="lineNum">   17097 </span><span class="lineNoCov">          0 :       emit_insn (gen_xop_shav4si3 (operands[0], operands[1], neg));</span>
<span class="lineNum">   17098 </span><span class="lineNoCov">          0 :       DONE;</span>
<span class="lineNum">   17099 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">   17100 </span><span class="lineNoCov">          0 : })</span>
<span class="lineNum">   17101 </span><span class="lineCov">         19 : </span>
<span class="lineNum">   17102 </span><span class="lineNoCov">          0 : (define_expand &quot;vashrv16si3&quot;</span>
<span class="lineNum">   17103 </span><span class="lineNoCov">          0 :   [(set (match_operand:V16SI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   17104 </span><span class="lineNoCov">          0 :         (ashiftrt:V16SI (match_operand:V16SI 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   17105 </span><span class="lineNoCov">          0 :                         (match_operand:V16SI 2 &quot;nonimmediate_operand&quot;)))]</span>
<span class="lineNum">   17106 </span><span class="lineCov">         19 :   &quot;TARGET_AVX512F&quot;)</span>
<span class="lineNum">   17107 </span><span class="lineCov">         19 : </span>
<span class="lineNum">   17108 </span><span class="lineNoCov">          0 : (define_expand &quot;vashrv8si3&quot;</span>
<span class="lineNum">   17109 </span><span class="lineNoCov">          0 :   [(set (match_operand:V8SI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   17110 </span><span class="lineNoCov">          0 :         (ashiftrt:V8SI (match_operand:V8SI 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   17111 </span><span class="lineCov">         19 :                        (match_operand:V8SI 2 &quot;nonimmediate_operand&quot;)))]</span>
<span class="lineNum">   17112 </span><span class="lineNoCov">          0 :   &quot;TARGET_AVX2&quot;)</span>
<span class="lineNum">   17113 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   17114 </span><span class="lineNoCov">          0 : (define_expand &quot;vashl&lt;mode&gt;3&quot;</span>
<span class="lineNum">   17115 </span><span class="lineNoCov">          0 :   [(set (match_operand:VI12_128 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   17116 </span><span class="lineCov">          7 :         (ashift:VI12_128</span>
<span class="lineNum">   17117 </span><span class="lineCov">          7 :           (match_operand:VI12_128 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   17118 </span><span class="lineCov">          7 :           (match_operand:VI12_128 2 &quot;nonimmediate_operand&quot;)))]</span>
<span class="lineNum">   17119 </span><span class="lineCov">          7 :   &quot;TARGET_XOP&quot;</span>
<span class="lineNum">   17120 </span><span class="lineCov">          7 : {</span>
<span class="lineNum">   17121 </span><span class="lineCov">          7 :   emit_insn (gen_xop_sha&lt;mode&gt;3 (operands[0], operands[1], operands[2]));</span>
<span class="lineNum">   17122 </span><span class="lineNoCov">          0 :   DONE;</span>
<span class="lineNum">   17123 </span><span class="lineCov">          7 : })</span>
<span class="lineNum">   17124 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   17125 </span><span class="lineNoCov">          0 : (define_expand &quot;vashl&lt;mode&gt;3&quot;</span>
<span class="lineNum">   17126 </span><span class="lineNoCov">          0 :   [(set (match_operand:VI48_128 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   17127 </span><span class="lineCov">          7 :         (ashift:VI48_128</span>
<span class="lineNum">   17128 </span><span class="lineCov">          7 :           (match_operand:VI48_128 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   17129 </span><span class="lineCov">          7 :           (match_operand:VI48_128 2 &quot;nonimmediate_operand&quot;)))]</span>
<span class="lineNum">   17130 </span><span class="lineNoCov">          0 :   &quot;TARGET_AVX2 || TARGET_XOP&quot;</span>
<span class="lineNum">   17131 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">   17132 </span><span class="lineNoCov">          0 :   if (!TARGET_AVX2)</span>
<span class="lineNum">   17133 </span><span class="lineNoCov">          0 :     {</span>
<span class="lineNum">   17134 </span><span class="lineCov">          7 :       operands[2] = force_reg (&lt;MODE&gt;mode, operands[2]);</span>
<span class="lineNum">   17135 </span><span class="lineNoCov">          0 :       emit_insn (gen_xop_sha&lt;mode&gt;3 (operands[0], operands[1], operands[2]));</span>
<span class="lineNum">   17136 </span><span class="lineNoCov">          0 :       DONE;</span>
<span class="lineNum">   17137 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">   17138 </span><span class="lineCov">          7 : })</span>
<span class="lineNum">   17139 </span><span class="lineCov">          7 : </span>
<span class="lineNum">   17140 </span><span class="lineCov">          7 : (define_expand &quot;vashl&lt;mode&gt;3&quot;</span>
<span class="lineNum">   17141 </span><span class="lineCov">          7 :   [(set (match_operand:VI48_512 0 &quot;register_operand&quot;)</span>
<a name="17142"><span class="lineNum">   17142 </span><span class="lineCov">          7 :         (ashift:VI48_512</span></a>
<a name="17143"><span class="lineNum">   17143 </span><span class="lineCov">          7 :           (match_operand:VI48_512 1 &quot;register_operand&quot;)</span></a>
<span class="lineNum">   17144 </span><span class="lineCov">          7 :           (match_operand:VI48_512 2 &quot;nonimmediate_operand&quot;)))]</span>
<span class="lineNum">   17145 </span>            :   &quot;TARGET_AVX512F&quot;)
<span class="lineNum">   17146 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   17147 </span><span class="lineNoCov">          0 : (define_expand &quot;vashl&lt;mode&gt;3&quot;</span>
<span class="lineNum">   17148 </span><span class="lineNoCov">          0 :   [(set (match_operand:VI48_256 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   17149 </span><span class="lineNoCov">          0 :         (ashift:VI48_256</span>
<span class="lineNum">   17150 </span><span class="lineNoCov">          0 :           (match_operand:VI48_256 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   17151 </span>            :           (match_operand:VI48_256 2 &quot;nonimmediate_operand&quot;)))]
<span class="lineNum">   17152 </span>            :   &quot;TARGET_AVX2&quot;)
<span class="lineNum">   17153 </span>            : 
<span class="lineNum">   17154 </span>            : (define_insn &quot;xop_sha&lt;mode&gt;3&quot;
<span class="lineNum">   17155 </span><span class="lineNoCov">          0 :   [(set (match_operand:VI_128 0 &quot;register_operand&quot; &quot;=x,x&quot;)</span>
<span class="lineNum">   17156 </span><span class="lineNoCov">          0 :         (if_then_else:VI_128</span>
<span class="lineNum">   17157 </span><span class="lineNoCov">          0 :          (ge:VI_128</span>
<span class="lineNum">   17158 </span><span class="lineCov">          2 :           (match_operand:VI_128 2 &quot;nonimmediate_operand&quot; &quot;x,m&quot;)</span>
<span class="lineNum">   17159 </span><span class="lineCov">          2 :           (const_int 0))</span>
<span class="lineNum">   17160 </span><span class="lineCov">          4 :          (ashift:VI_128</span>
<span class="lineNum">   17161 </span><span class="lineNoCov">          0 :           (match_operand:VI_128 1 &quot;nonimmediate_operand&quot; &quot;xm,x&quot;)</span>
<span class="lineNum">   17162 </span><span class="lineNoCov">          0 :           (match_dup 2))</span>
<span class="lineNum">   17163 </span><span class="lineNoCov">          0 :          (ashiftrt:VI_128</span>
<span class="lineNum">   17164 </span>            :           (match_dup 1)
<span class="lineNum">   17165 </span><span class="lineNoCov">          0 :           (neg:VI_128 (match_dup 2)))))]</span>
<span class="lineNum">   17166 </span><span class="lineCov">        208 :   &quot;TARGET_XOP &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">   17167 </span><span class="lineCov">         18 :   &quot;vpsha&lt;ssemodesuffix&gt;\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   17168 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;sseishft&quot;)</span>
<span class="lineNum">   17169 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix_data16&quot; &quot;0&quot;)</span>
<span class="lineNum">   17170 </span><span class="lineCov">        475 :    (set_attr &quot;prefix_extra&quot; &quot;2&quot;)</span>
<span class="lineNum">   17171 </span><span class="lineCov">        475 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   17172 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   17173 </span><span class="lineNoCov">          0 : (define_insn &quot;xop_shl&lt;mode&gt;3&quot;</span>
<span class="lineNum">   17174 </span><span class="lineCov">       1022 :   [(set (match_operand:VI_128 0 &quot;register_operand&quot; &quot;=x,x&quot;)</span>
<span class="lineNum">   17175 </span><span class="lineCov">       1022 :         (if_then_else:VI_128</span>
<span class="lineNum">   17176 </span><span class="lineCov">       1022 :          (ge:VI_128</span>
<span class="lineNum">   17177 </span><span class="lineNoCov">          0 :           (match_operand:VI_128 2 &quot;nonimmediate_operand&quot; &quot;x,m&quot;)</span>
<span class="lineNum">   17178 </span><span class="lineCov">        352 :           (const_int 0))</span>
<span class="lineNum">   17179 </span><span class="lineNoCov">          0 :          (ashift:VI_128</span>
<span class="lineNum">   17180 </span><span class="lineCov">         70 :           (match_operand:VI_128 1 &quot;nonimmediate_operand&quot; &quot;xm,x&quot;)</span>
<span class="lineNum">   17181 </span><span class="lineCov">        212 :           (match_dup 2))</span>
<span class="lineNum">   17182 </span>            :          (lshiftrt:VI_128
<span class="lineNum">   17183 </span><span class="lineNoCov">          0 :           (match_dup 1)</span>
<span class="lineNum">   17184 </span><span class="lineNoCov">          0 :           (neg:VI_128 (match_dup 2)))))]</span>
<span class="lineNum">   17185 </span><span class="lineCov">        129 :   &quot;TARGET_XOP &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">   17186 </span><span class="lineCov">          2 :   &quot;vpshl&lt;ssemodesuffix&gt;\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   17187 </span><span class="lineCov">          2 :   [(set_attr &quot;type&quot; &quot;sseishft&quot;)</span>
<span class="lineNum">   17188 </span><span class="lineCov">          2 :    (set_attr &quot;prefix_data16&quot; &quot;0&quot;)</span>
<span class="lineNum">   17189 </span><span class="lineCov">        180 :    (set_attr &quot;prefix_extra&quot; &quot;2&quot;)</span>
<span class="lineNum">   17190 </span><span class="lineCov">        180 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   17191 </span><span class="lineCov">          2 : </span>
<span class="lineNum">   17192 </span><span class="lineNoCov">          0 : (define_expand &quot;&lt;shift_insn&gt;&lt;mode&gt;3&quot;</span>
<span class="lineNum">   17193 </span><span class="lineNoCov">          0 :   [(set (match_operand:VI1_AVX512 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   17194 </span><span class="lineNoCov">          0 :         (any_shift:VI1_AVX512</span>
<span class="lineNum">   17195 </span>            :           (match_operand:VI1_AVX512 1 &quot;register_operand&quot;)
<span class="lineNum">   17196 </span>            :           (match_operand:SI 2 &quot;nonmemory_operand&quot;)))]
<span class="lineNum">   17197 </span><span class="lineNoCov">          0 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">   17198 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">   17199 </span><span class="lineNoCov">          0 :   if (TARGET_XOP &amp;&amp; &lt;MODE&gt;mode == V16QImode)</span>
<span class="lineNum">   17200 </span><span class="lineNoCov">          0 :     {</span>
<span class="lineNum">   17201 </span><span class="lineNoCov">          0 :       bool negate = false;</span>
<span class="lineNum">   17202 </span><span class="lineCov">         60 :       rtx (*gen) (rtx, rtx, rtx);</span>
<span class="lineNum">   17203 </span><span class="lineCov">         60 :       rtx tmp, par;</span>
<span class="lineNum">   17204 </span><span class="lineNoCov">          0 :       int i;</span>
<a name="17205"><span class="lineNum">   17205 </span><span class="lineCov">         58 : </span></a>
<span class="lineNum">   17206 </span><span class="lineCov">         58 :       if (&lt;CODE&gt; != ASHIFT)</span>
<span class="lineNum">   17207 </span><span class="lineCov">        361 :         {</span>
<span class="lineNum">   17208 </span><span class="lineCov">        116 :           if (CONST_INT_P (operands[2]))</span>
<span class="lineNum">   17209 </span>            :             operands[2] = GEN_INT (-INTVAL (operands[2]));
<span class="lineNum">   17210 </span>            :           else
<span class="lineNum">   17211 </span><span class="lineCov">        303 :             negate = true;</span>
<span class="lineNum">   17212 </span><span class="lineCov">        303 :         }</span>
<span class="lineNum">   17213 </span><span class="lineCov">        305 :       par = gen_rtx_PARALLEL (V16QImode, rtvec_alloc (16));</span>
<span class="lineNum">   17214 </span><span class="lineCov">        305 :       for (i = 0; i &lt; 16; i++)</span>
<span class="lineNum">   17215 </span><span class="lineCov">        332 :         XVECEXP (par, 0, i) = operands[2];</span>
<span class="lineNum">   17216 </span><span class="lineCov">        305 : </span>
<span class="lineNum">   17217 </span><span class="lineCov">        305 :       tmp = gen_reg_rtx (V16QImode);</span>
<span class="lineNum">   17218 </span><span class="lineCov">        305 :       emit_insn (gen_vec_initv16qiqi (tmp, par));</span>
<span class="lineNum">   17219 </span><span class="lineCov">        330 : </span>
<span class="lineNum">   17220 </span><span class="lineCov">         29 :       if (negate)</span>
<span class="lineNum">   17221 </span><span class="lineCov">         55 :         emit_insn (gen_negv16qi2 (tmp, tmp));</span>
<span class="lineNum">   17222 </span><span class="lineCov">         55 : </span>
<span class="lineNum">   17223 </span><span class="lineCov">         55 :       gen = (&lt;CODE&gt; == LSHIFTRT ? gen_xop_shlv16qi3 : gen_xop_shav16qi3);</span>
<span class="lineNum">   17224 </span><span class="lineCov">         30 :       emit_insn (gen (operands[0], operands[1], tmp));</span>
<span class="lineNum">   17225 </span><span class="lineCov">         55 :     }</span>
<span class="lineNum">   17226 </span><span class="lineCov">          2 :   else</span>
<span class="lineNum">   17227 </span><span class="lineNoCov">          0 :     ix86_expand_vecop_qihi (&lt;CODE&gt;, operands[0], operands[1], operands[2]);</span>
<span class="lineNum">   17228 </span><span class="lineNoCov">          0 :   DONE;</span>
<span class="lineNum">   17229 </span>            : })
<span class="lineNum">   17230 </span>            : 
<span class="lineNum">   17231 </span><span class="lineCov">         55 : (define_expand &quot;ashrv2di3&quot;</span>
<span class="lineNum">   17232 </span><span class="lineNoCov">          0 :   [(set (match_operand:V2DI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   17233 </span><span class="lineNoCov">          0 :         (ashiftrt:V2DI</span>
<span class="lineNum">   17234 </span><span class="lineNoCov">          0 :           (match_operand:V2DI 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   17235 </span><span class="lineCov">         22 :           (match_operand:DI 2 &quot;nonmemory_operand&quot;)))]</span>
<span class="lineNum">   17236 </span><span class="lineCov">         33 :   &quot;TARGET_XOP || TARGET_AVX512VL&quot;</span>
<span class="lineNum">   17237 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">   17238 </span><span class="lineNoCov">          0 :   if (!TARGET_AVX512VL)</span>
<span class="lineNum">   17239 </span><span class="lineCov">         33 :     {</span>
<span class="lineNum">   17240 </span><span class="lineCov">         22 :       rtx reg = gen_reg_rtx (V2DImode);</span>
<span class="lineNum">   17241 </span>            :       rtx par;
<span class="lineNum">   17242 </span>            :       bool negate = false;
<span class="lineNum">   17243 </span>            :       int i;
<span class="lineNum">   17244 </span><span class="lineCov">         22 : </span>
<span class="lineNum">   17245 </span><span class="lineNoCov">          0 :       if (CONST_INT_P (operands[2]))</span>
<span class="lineNum">   17246 </span>            :         operands[2] = GEN_INT (-INTVAL (operands[2]));
<span class="lineNum">   17247 </span>            :       else
<a name="17248"><span class="lineNum">   17248 </span><span class="lineNoCov">          0 :         negate = true;</span></a>
<span class="lineNum">   17249 </span><span class="lineCov">         33 : </span>
<span class="lineNum">   17250 </span><span class="lineCov">         33 :       par = gen_rtx_PARALLEL (V2DImode, rtvec_alloc (2));</span>
<span class="lineNum">   17251 </span><span class="lineCov">         33 :       for (i = 0; i &lt; 2; i++)</span>
<span class="lineNum">   17252 </span><span class="lineNoCov">          0 :         XVECEXP (par, 0, i) = operands[2];</span>
<span class="lineNum">   17253 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   17254 </span><span class="lineNoCov">          0 :       emit_insn (gen_vec_initv2didi (reg, par));</span>
<span class="lineNum">   17255 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   17256 </span><span class="lineNoCov">          0 :       if (negate)</span>
<span class="lineNum">   17257 </span><span class="lineNoCov">          0 :         emit_insn (gen_negv2di2 (reg, reg));</span>
<span class="lineNum">   17258 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   17259 </span><span class="lineNoCov">          0 :       emit_insn (gen_xop_shav2di3 (operands[0], operands[1], reg));</span>
<span class="lineNum">   17260 </span><span class="lineNoCov">          0 :       DONE;</span>
<span class="lineNum">   17261 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">   17262 </span><span class="lineNoCov">          0 : })</span>
<span class="lineNum">   17263 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   17264 </span><span class="lineNoCov">          0 : ;; XOP FRCZ support</span>
<span class="lineNum">   17265 </span><span class="lineCov">         19 : (define_insn &quot;xop_frcz&lt;mode&gt;2&quot;</span>
<span class="lineNum">   17266 </span><span class="lineNoCov">          0 :   [(set (match_operand:FMAMODE 0 &quot;register_operand&quot; &quot;=x&quot;)</span>
<span class="lineNum">   17267 </span><span class="lineNoCov">          0 :         (unspec:FMAMODE</span>
<span class="lineNum">   17268 </span><span class="lineNoCov">          0 :          [(match_operand:FMAMODE 1 &quot;nonimmediate_operand&quot; &quot;xm&quot;)]</span>
<span class="lineNum">   17269 </span><span class="lineCov">         19 :          UNSPEC_FRCZ))]</span>
<span class="lineNum">   17270 </span><span class="lineCov">         11 :   &quot;TARGET_XOP&quot;</span>
<span class="lineNum">   17271 </span><span class="lineNoCov">          0 :   &quot;vfrcz&lt;ssemodesuffix&gt;\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   17272 </span><span class="lineCov">         33 :   [(set_attr &quot;type&quot; &quot;ssecvt1&quot;)</span>
<span class="lineNum">   17273 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   17274 </span><span class="lineCov">         66 : </span>
<span class="lineNum">   17275 </span><span class="lineCov">         66 : (define_expand &quot;xop_vmfrcz&lt;mode&gt;2&quot;</span>
<span class="lineNum">   17276 </span><span class="lineCov">         66 :   [(set (match_operand:VF_128 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   17277 </span><span class="lineCov">         99 :         (vec_merge:VF_128</span>
<span class="lineNum">   17278 </span><span class="lineCov">         66 :           (unspec:VF_128</span>
<span class="lineNum">   17279 </span><span class="lineNoCov">          0 :            [(match_operand:VF_128 1 &quot;nonimmediate_operand&quot;)]</span>
<span class="lineNum">   17280 </span><span class="lineCov">        134 :            UNSPEC_FRCZ)</span>
<span class="lineNum">   17281 </span><span class="lineCov">         32 :           (match_dup 2)</span>
<span class="lineNum">   17282 </span><span class="lineCov">        134 :           (const_int 1)))]</span>
<span class="lineNum">   17283 </span><span class="lineNoCov">          0 :   &quot;TARGET_XOP&quot;</span>
<span class="lineNum">   17284 </span><span class="lineCov">        167 :   &quot;operands[2] = CONST0_RTX (&lt;MODE&gt;mode);&quot;)</span>
<span class="lineNum">   17285 </span><span class="lineCov">        134 : </span>
<span class="lineNum">   17286 </span><span class="lineCov">        248 : (define_insn &quot;*xop_vmfrcz&lt;mode&gt;2&quot;</span>
<span class="lineNum">   17287 </span><span class="lineCov">        114 :   [(set (match_operand:VF_128 0 &quot;register_operand&quot; &quot;=x&quot;)</span>
<span class="lineNum">   17288 </span><span class="lineNoCov">          0 :         (vec_merge:VF_128</span>
<span class="lineNum">   17289 </span><span class="lineCov">        281 :           (unspec:VF_128</span>
<span class="lineNum">   17290 </span><span class="lineCov">        248 :            [(match_operand:VF_128 1 &quot;nonimmediate_operand&quot; &quot;xm&quot;)]</span>
<span class="lineNum">   17291 </span><span class="lineCov">        248 :            UNSPEC_FRCZ)</span>
<span class="lineNum">   17292 </span><span class="lineCov">        362 :           (match_operand:VF_128 2 &quot;const0_operand&quot;)</span>
<span class="lineNum">   17293 </span><span class="lineCov">        134 :           (const_int 1)))]</span>
<span class="lineNum">   17294 </span><span class="lineCov">         51 :   &quot;TARGET_XOP&quot;</span>
<span class="lineNum">   17295 </span><span class="lineCov">          8 :   &quot;vfrcz&lt;ssescalarmodesuffix&gt;\t{%1, %0|%0, %&lt;iptr&gt;1}&quot;</span>
<span class="lineNum">   17296 </span><span class="lineCov">         36 :   [(set_attr &quot;type&quot; &quot;ssecvt1&quot;)</span>
<span class="lineNum">   17297 </span><span class="lineCov">         36 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   17298 </span><span class="lineCov">         26 : </span>
<span class="lineNum">   17299 </span><span class="lineCov">         26 : (define_insn &quot;xop_maskcmp&lt;mode&gt;3&quot;</span>
<span class="lineNum">   17300 </span><span class="lineCov">         26 :   [(set (match_operand:VI_128 0 &quot;register_operand&quot; &quot;=x&quot;)</span>
<span class="lineNum">   17301 </span><span class="lineNoCov">          0 :         (match_operator:VI_128 1 &quot;ix86_comparison_int_operator&quot;</span>
<span class="lineNum">   17302 </span><span class="lineNoCov">          0 :          [(match_operand:VI_128 2 &quot;register_operand&quot; &quot;x&quot;)</span>
<span class="lineNum">   17303 </span><span class="lineNoCov">          0 :           (match_operand:VI_128 3 &quot;nonimmediate_operand&quot; &quot;xm&quot;)]))]</span>
<span class="lineNum">   17304 </span><span class="lineCov">        192 :   &quot;TARGET_XOP&quot;</span>
<span class="lineNum">   17305 </span><span class="lineNoCov">          0 :   &quot;vpcom%Y1&lt;ssemodesuffix&gt;\t{%3, %2, %0|%0, %2, %3}&quot;</span>
<span class="lineNum">   17306 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;sse4arg&quot;)</span>
<span class="lineNum">   17307 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix_data16&quot; &quot;0&quot;)</span>
<span class="lineNum">   17308 </span><span class="lineCov">      32846 :    (set_attr &quot;prefix_rep&quot; &quot;0&quot;)</span>
<span class="lineNum">   17309 </span><span class="lineCov">      32846 :    (set_attr &quot;prefix_extra&quot; &quot;2&quot;)</span>
<span class="lineNum">   17310 </span><span class="lineCov">      32846 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   17311 </span><span class="lineCov">        114 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   17312 </span><span class="lineCov">        114 : </span>
<span class="lineNum">   17313 </span><span class="lineCov">        114 : (define_insn &quot;xop_maskcmp_uns&lt;mode&gt;3&quot;</span>
<span class="lineNum">   17314 </span><span class="lineNoCov">          0 :   [(set (match_operand:VI_128 0 &quot;register_operand&quot; &quot;=x&quot;)</span>
<span class="lineNum">   17315 </span><span class="lineNoCov">          0 :         (match_operator:VI_128 1 &quot;ix86_comparison_uns_operator&quot;</span>
<span class="lineNum">   17316 </span><span class="lineCov">     793259 :          [(match_operand:VI_128 2 &quot;register_operand&quot; &quot;x&quot;)</span>
<span class="lineNum">   17317 </span><span class="lineCov">        114 :           (match_operand:VI_128 3 &quot;nonimmediate_operand&quot; &quot;xm&quot;)]))]</span>
<span class="lineNum">   17318 </span><span class="lineCov">     395043 :   &quot;TARGET_XOP&quot;</span>
<span class="lineNum">   17319 </span><span class="lineCov">      14694 :   &quot;vpcom%Y1u&lt;ssemodesuffix&gt;\t{%3, %2, %0|%0, %2, %3}&quot;</span>
<span class="lineNum">   17320 </span><span class="lineCov">     394707 :   [(set_attr &quot;type&quot; &quot;ssecmp&quot;)</span>
<span class="lineNum">   17321 </span><span class="lineCov">     394707 :    (set_attr &quot;prefix_data16&quot; &quot;0&quot;)</span>
<span class="lineNum">   17322 </span><span class="lineCov">     407036 :    (set_attr &quot;prefix_rep&quot; &quot;0&quot;)</span>
<span class="lineNum">   17323 </span><span class="lineCov">      12329 :    (set_attr &quot;prefix_extra&quot; &quot;2&quot;)</span>
<span class="lineNum">   17324 </span><span class="lineCov">     407036 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   17325 </span><span class="lineCov">        108 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   17326 </span><span class="lineCov">       2806 : </span>
<span class="lineNum">   17327 </span><span class="lineCov">       2721 : ;; Version of pcom*u* that is called from the intrinsics that allows pcomequ*</span>
<span class="lineNum">   17328 </span><span class="lineCov">       2804 : ;; and pcomneu* not to be converted to the signed ones in case somebody needs</span>
<span class="lineNum">   17329 </span><span class="lineCov">        106 : ;; the exact instruction generated for the intrinsic.</span>
<a name="17330"><span class="lineNum">   17330 </span><span class="lineCov">        212 : (define_insn &quot;xop_maskcmp_uns2&lt;mode&gt;3&quot;</span></a>
<span class="lineNum">   17331 </span><span class="lineCov">         23 :   [(set (match_operand:VI_128 0 &quot;register_operand&quot; &quot;=x&quot;)</span>
<span class="lineNum">   17332 </span><span class="lineCov">     105364 :         (unspec:VI_128</span>
<span class="lineNum">   17333 </span><span class="lineNoCov">          0 :          [(match_operator:VI_128 1 &quot;ix86_comparison_uns_operator&quot;</span>
<span class="lineNum">   17334 </span><span class="lineNoCov">          0 :           [(match_operand:VI_128 2 &quot;register_operand&quot; &quot;x&quot;)</span>
<span class="lineNum">   17335 </span><span class="lineCov">          2 :            (match_operand:VI_128 3 &quot;nonimmediate_operand&quot; &quot;xm&quot;)])]</span>
<span class="lineNum">   17336 </span><span class="lineCov">     105366 :          UNSPEC_XOP_UNSIGNED_CMP))]</span>
<span class="lineNum">   17337 </span><span class="lineCov">         38 :   &quot;TARGET_XOP&quot;</span>
<span class="lineNum">   17338 </span><span class="lineCov">     105441 :   &quot;vpcom%Y1u&lt;ssemodesuffix&gt;\t{%3, %2, %0|%0, %2, %3}&quot;</span>
<span class="lineNum">   17339 </span><span class="lineCov">          2 :   [(set_attr &quot;type&quot; &quot;ssecmp&quot;)</span>
<span class="lineNum">   17340 </span><span class="lineCov">         63 :    (set_attr &quot;prefix_data16&quot; &quot;0&quot;)</span>
<span class="lineNum">   17341 </span><span class="lineCov">         61 :    (set_attr &quot;prefix_extra&quot; &quot;2&quot;)</span>
<span class="lineNum">   17342 </span><span class="lineCov">        100 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   17343 </span><span class="lineCov">        173 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   17344 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   17345 </span><span class="lineCov">         75 : ;; Pcomtrue and pcomfalse support.  These are useless instructions, but are</span>
<span class="lineNum">   17346 </span><span class="lineCov">          2 : ;; being added here to be complete.</span>
<span class="lineNum">   17347 </span><span class="lineCov">         77 : (define_insn &quot;xop_pcom_tf&lt;mode&gt;3&quot;</span>
<span class="lineNum">   17348 </span><span class="lineCov">         77 :   [(set (match_operand:VI_128 0 &quot;register_operand&quot; &quot;=x&quot;)</span>
<span class="lineNum">   17349 </span><span class="lineCov">        342 :         (unspec:VI_128</span>
<span class="lineNum">   17350 </span><span class="lineCov">        342 :           [(match_operand:VI_128 1 &quot;register_operand&quot; &quot;x&quot;)</span>
<span class="lineNum">   17351 </span><span class="lineCov">        342 :            (match_operand:VI_128 2 &quot;nonimmediate_operand&quot; &quot;xm&quot;)</span>
<span class="lineNum">   17352 </span><span class="lineCov">         32 :            (match_operand:SI 3 &quot;const_int_operand&quot; &quot;n&quot;)]</span>
<span class="lineNum">   17353 </span><span class="lineCov">        344 :           UNSPEC_XOP_TRUEFALSE))]</span>
<span class="lineNum">   17354 </span><span class="lineCov">         72 :   &quot;TARGET_XOP&quot;</span>
<span class="lineNum">   17355 </span><span class="lineCov">        438 : {</span>
<span class="lineNum">   17356 </span><span class="lineCov">        438 :   return ((INTVAL (operands[3]) != 0)</span>
<span class="lineNum">   17357 </span><span class="lineCov">         66 :           ? &quot;vpcomtrue&lt;ssemodesuffix&gt;\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   17358 </span><span class="lineCov">        357 :           : &quot;vpcomfalse&lt;ssemodesuffix&gt;\t{%2, %1, %0|%0, %1, %2}&quot;);</span>
<span class="lineNum">   17359 </span><span class="lineCov">        229 : }</span>
<span class="lineNum">   17360 </span><span class="lineCov">        229 :   [(set_attr &quot;type&quot; &quot;ssecmp&quot;)</span>
<a name="17361"><span class="lineNum">   17361 </span><span class="lineCov">         33 :    (set_attr &quot;prefix_data16&quot; &quot;0&quot;)</span></a>
<span class="lineNum">   17362 </span><span class="lineCov">        125 :    (set_attr &quot;prefix_extra&quot; &quot;2&quot;)</span>
<span class="lineNum">   17363 </span><span class="lineCov">        220 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   17364 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   17365 </span><span class="lineCov">        108 : </span>
<span class="lineNum">   17366 </span><span class="lineCov">        109 : (define_insn &quot;xop_vpermil2&lt;mode&gt;3&quot;</span>
<span class="lineNum">   17367 </span><span class="lineCov">        108 :   [(set (match_operand:VF_128_256 0 &quot;register_operand&quot; &quot;=x,x&quot;)</span>
<span class="lineNum">   17368 </span><span class="lineCov">        108 :         (unspec:VF_128_256</span>
<span class="lineNum">   17369 </span><span class="lineNoCov">          0 :           [(match_operand:VF_128_256 1 &quot;register_operand&quot; &quot;x,x&quot;)</span>
<span class="lineNum">   17370 </span><span class="lineNoCov">          0 :            (match_operand:VF_128_256 2 &quot;nonimmediate_operand&quot; &quot;x,m&quot;)</span>
<span class="lineNum">   17371 </span><span class="lineCov">         33 :            (match_operand:&lt;sseintvecmode&gt; 3 &quot;nonimmediate_operand&quot; &quot;xm,x&quot;)</span>
<span class="lineNum">   17372 </span><span class="lineCov">         33 :            (match_operand:SI 4 &quot;const_0_to_3_operand&quot; &quot;n,n&quot;)]</span>
<span class="lineNum">   17373 </span><span class="lineCov">         33 :           UNSPEC_VPERMIL2))]</span>
<span class="lineNum">   17374 </span><span class="lineCov">         30 :   &quot;TARGET_XOP&quot;</span>
<span class="lineNum">   17375 </span><span class="lineCov">          4 :   &quot;vpermil2&lt;ssemodesuffix&gt;\t{%4, %3, %2, %1, %0|%0, %1, %2, %3, %4}&quot;</span>
<span class="lineNum">   17376 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;sse4arg&quot;)</span>
<span class="lineNum">   17377 </span><span class="lineNoCov">          0 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   17378 </span><span class="lineCov">         37 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   17379 </span><span class="lineCov">         37 : </span>
<span class="lineNum">   17380 </span><span class="lineCov">         37 : ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span>
<span class="lineNum">   17381 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   17382 </span><span class="lineNoCov">          0 : (define_insn &quot;aesenc&quot;</span>
<span class="lineNum">   17383 </span><span class="lineNoCov">          0 :   [(set (match_operand:V2DI 0 &quot;register_operand&quot; &quot;=x,x&quot;)</span>
<span class="lineNum">   17384 </span><span class="lineNoCov">          0 :         (unspec:V2DI [(match_operand:V2DI 1 &quot;register_operand&quot; &quot;0,x&quot;)</span>
<span class="lineNum">   17385 </span><span class="lineNoCov">          0 :                        (match_operand:V2DI 2 &quot;vector_operand&quot; &quot;xBm,xm&quot;)]</span>
<span class="lineNum">   17386 </span>            :                       UNSPEC_AESENC))]
<span class="lineNum">   17387 </span><span class="lineCov">       1263 :   &quot;TARGET_AES&quot;</span>
<span class="lineNum">   17388 </span><span class="lineCov">        762 :   &quot;@</span>
<span class="lineNum">   17389 </span>            :    aesenc\t{%2, %0|%0, %2}
<span class="lineNum">   17390 </span>            :    vaesenc\t{%2, %1, %0|%0, %1, %2}&quot;
<span class="lineNum">   17391 </span><span class="lineCov">        433 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<span class="lineNum">   17392 </span><span class="lineCov">        404 :    (set_attr &quot;type&quot; &quot;sselog1&quot;)</span>
<span class="lineNum">   17393 </span><span class="lineCov">        404 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   17394 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix&quot; &quot;orig,vex&quot;)</span>
<span class="lineNum">   17395 </span><span class="lineNoCov">          0 :    (set_attr &quot;btver2_decode&quot; &quot;double,double&quot;)</span>
<span class="lineNum">   17396 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   17397 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   17398 </span><span class="lineNoCov">          0 : (define_insn &quot;aesenclast&quot;</span>
<span class="lineNum">   17399 </span><span class="lineCov">         45 :   [(set (match_operand:V2DI 0 &quot;register_operand&quot; &quot;=x,x&quot;)</span>
<span class="lineNum">   17400 </span><span class="lineNoCov">          0 :         (unspec:V2DI [(match_operand:V2DI 1 &quot;register_operand&quot; &quot;0,x&quot;)</span>
<span class="lineNum">   17401 </span><span class="lineNoCov">          0 :                        (match_operand:V2DI 2 &quot;vector_operand&quot; &quot;xBm,xm&quot;)]</span>
<span class="lineNum">   17402 </span><span class="lineCov">        196 :                       UNSPEC_AESENCLAST))]</span>
<span class="lineNum">   17403 </span><span class="lineCov">        353 :   &quot;TARGET_AES&quot;</span>
<span class="lineNum">   17404 </span><span class="lineCov">         96 :   &quot;@</span>
<span class="lineNum">   17405 </span><span class="lineCov">         33 :    aesenclast\t{%2, %0|%0, %2}</span>
<span class="lineNum">   17406 </span><span class="lineCov">         33 :    vaesenclast\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   17407 </span><span class="lineCov">        437 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<span class="lineNum">   17408 </span><span class="lineCov">        437 :    (set_attr &quot;type&quot; &quot;sselog1&quot;)</span>
<span class="lineNum">   17409 </span><span class="lineCov">        404 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   17410 </span><span class="lineCov">         33 :    (set_attr &quot;prefix&quot; &quot;orig,vex&quot;)</span>
<span class="lineNum">   17411 </span><span class="lineNoCov">          0 :    (set_attr &quot;btver2_decode&quot; &quot;double,double&quot;) </span>
<span class="lineNum">   17412 </span><span class="lineCov">         16 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   17413 </span><span class="lineCov">         16 : </span>
<a name="17414"><span class="lineNum">   17414 </span><span class="lineNoCov">          0 : (define_insn &quot;aesdec&quot;</span></a>
<span class="lineNum">   17415 </span><span class="lineNoCov">          0 :   [(set (match_operand:V2DI 0 &quot;register_operand&quot; &quot;=x,x&quot;)</span>
<span class="lineNum">   17416 </span><span class="lineCov">        187 :         (unspec:V2DI [(match_operand:V2DI 1 &quot;register_operand&quot; &quot;0,x&quot;)</span>
<span class="lineNum">   17417 </span><span class="lineCov">         33 :                        (match_operand:V2DI 2 &quot;vector_operand&quot; &quot;xBm,xm&quot;)]</span>
<span class="lineNum">   17418 </span><span class="lineCov">        561 :                       UNSPEC_AESDEC))]</span>
<span class="lineNum">   17419 </span><span class="lineCov">        836 :   &quot;TARGET_AES&quot;</span>
<span class="lineNum">   17420 </span><span class="lineCov">         96 :   &quot;@</span>
<span class="lineNum">   17421 </span><span class="lineCov">         33 :    aesdec\t{%2, %0|%0, %2}</span>
<span class="lineNum">   17422 </span><span class="lineCov">         33 :    vaesdec\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   17423 </span><span class="lineCov">        404 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<span class="lineNum">   17424 </span><span class="lineCov">        420 :    (set_attr &quot;type&quot; &quot;sselog1&quot;)</span>
<span class="lineNum">   17425 </span><span class="lineCov">        404 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   17426 </span>            :    (set_attr &quot;prefix&quot; &quot;orig,vex&quot;)
<span class="lineNum">   17427 </span><span class="lineCov">         33 :    (set_attr &quot;btver2_decode&quot; &quot;double,double&quot;) </span>
<span class="lineNum">   17428 </span><span class="lineCov">         33 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   17429 </span>            : 
<span class="lineNum">   17430 </span>            : (define_insn &quot;aesdeclast&quot;
<span class="lineNum">   17431 </span><span class="lineCov">        163 :   [(set (match_operand:V2DI 0 &quot;register_operand&quot; &quot;=x,x&quot;)</span>
<span class="lineNum">   17432 </span><span class="lineCov">        392 :         (unspec:V2DI [(match_operand:V2DI 1 &quot;register_operand&quot; &quot;0,x&quot;)</span>
<span class="lineNum">   17433 </span>            :                        (match_operand:V2DI 2 &quot;vector_operand&quot; &quot;xBm,xm&quot;)]
<span class="lineNum">   17434 </span><span class="lineNoCov">          0 :                       UNSPEC_AESDECLAST))]</span>
<span class="lineNum">   17435 </span><span class="lineCov">        308 :   &quot;TARGET_AES&quot;</span>
<span class="lineNum">   17436 </span><span class="lineCov">         96 :   &quot;@</span>
<span class="lineNum">   17437 </span><span class="lineNoCov">          0 :    aesdeclast\t{%2, %0|%0, %2}</span>
<span class="lineNum">   17438 </span><span class="lineNoCov">          0 :    vaesdeclast\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   17439 </span><span class="lineCov">        343 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<span class="lineNum">   17440 </span><span class="lineCov">        343 :    (set_attr &quot;type&quot; &quot;sselog1&quot;)</span>
<span class="lineNum">   17441 </span><span class="lineCov">          2 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   17442 </span><span class="lineCov">        345 :    (set_attr &quot;prefix&quot; &quot;orig,vex&quot;)</span>
<span class="lineNum">   17443 </span><span class="lineCov">        343 :    (set_attr &quot;btver2_decode&quot; &quot;double,double&quot;)</span>
<span class="lineNum">   17444 </span><span class="lineCov">        343 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   17445 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   17446 </span><span class="lineCov">        311 : (define_insn &quot;aesimc&quot;</span>
<span class="lineNum">   17447 </span><span class="lineCov">        311 :   [(set (match_operand:V2DI 0 &quot;register_operand&quot; &quot;=x&quot;)</span>
<span class="lineNum">   17448 </span><span class="lineCov">        311 :         (unspec:V2DI [(match_operand:V2DI 1 &quot;vector_operand&quot; &quot;xBm&quot;)]</span>
<span class="lineNum">   17449 </span><span class="lineNoCov">          0 :                       UNSPEC_AESIMC))]</span>
<span class="lineNum">   17450 </span><span class="lineCov">        310 :   &quot;TARGET_AES&quot;</span>
<span class="lineNum">   17451 </span><span class="lineNoCov">          0 :   &quot;%vaesimc\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   17452 </span><span class="lineCov">        311 :   [(set_attr &quot;type&quot; &quot;sselog1&quot;)</span>
<span class="lineNum">   17453 </span><span class="lineCov">        311 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   17454 </span><span class="lineCov">        542 :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)</span>
<span class="lineNum">   17455 </span><span class="lineCov">        346 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   17456 </span><span class="lineCov">        346 : </span>
<span class="lineNum">   17457 </span><span class="lineCov">        346 : (define_insn &quot;aeskeygenassist&quot;</span>
<span class="lineNum">   17458 </span><span class="lineNoCov">          0 :   [(set (match_operand:V2DI 0 &quot;register_operand&quot; &quot;=x&quot;)</span>
<span class="lineNum">   17459 </span><span class="lineCov">        249 :         (unspec:V2DI [(match_operand:V2DI 1 &quot;vector_operand&quot; &quot;xBm&quot;)</span>
<span class="lineNum">   17460 </span><span class="lineCov">        153 :                       (match_operand:SI 2 &quot;const_0_to_255_operand&quot; &quot;n&quot;)]</span>
<span class="lineNum">   17461 </span><span class="lineNoCov">          0 :                      UNSPEC_AESKEYGENASSIST))]</span>
<span class="lineNum">   17462 </span><span class="lineCov">        509 :   &quot;TARGET_AES&quot;</span>
<span class="lineNum">   17463 </span><span class="lineNoCov">          0 :   &quot;%vaeskeygenassist\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   17464 </span><span class="lineCov">        198 :   [(set_attr &quot;type&quot; &quot;sselog1&quot;)</span>
<span class="lineNum">   17465 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   17466 </span><span class="lineCov">       1139 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   17467 </span><span class="lineCov">       1139 :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)</span>
<span class="lineNum">   17468 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   17469 </span><span class="lineCov">        182 : </span>
<span class="lineNum">   17470 </span><span class="lineCov">        182 : (define_insn &quot;pclmulqdq&quot;</span>
<span class="lineNum">   17471 </span><span class="lineCov">        182 :   [(set (match_operand:V2DI 0 &quot;register_operand&quot; &quot;=x,x&quot;)</span>
<span class="lineNum">   17472 </span><span class="lineCov">        182 :         (unspec:V2DI [(match_operand:V2DI 1 &quot;register_operand&quot; &quot;0,x&quot;)</span>
<span class="lineNum">   17473 </span><span class="lineCov">        182 :                       (match_operand:V2DI 2 &quot;vector_operand&quot; &quot;xBm,xm&quot;)</span>
<span class="lineNum">   17474 </span><span class="lineCov">        182 :                       (match_operand:SI 3 &quot;const_0_to_255_operand&quot; &quot;n,n&quot;)]</span>
<span class="lineNum">   17475 </span><span class="lineCov">        180 :                      UNSPEC_PCLMUL))]</span>
<span class="lineNum">   17476 </span><span class="lineCov">        290 :   &quot;TARGET_PCLMUL&quot;</span>
<span class="lineNum">   17477 </span><span class="lineNoCov">          0 :   &quot;@</span>
<span class="lineNum">   17478 </span><span class="lineCov">         21 :    pclmulqdq\t{%3, %2, %0|%0, %2, %3}</span>
<span class="lineNum">   17479 </span><span class="lineCov">         21 :    vpclmulqdq\t{%3, %2, %1, %0|%0, %1, %2, %3}&quot;</span>
<span class="lineNum">   17480 </span><span class="lineCov">         23 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<span class="lineNum">   17481 </span><span class="lineCov">        509 :    (set_attr &quot;type&quot; &quot;sselog1&quot;)</span>
<span class="lineNum">   17482 </span><span class="lineCov">          2 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   17483 </span><span class="lineCov">        434 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   17484 </span><span class="lineCov">        434 :    (set_attr &quot;prefix&quot; &quot;orig,vex&quot;)</span>
<span class="lineNum">   17485 </span><span class="lineCov">        434 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   17486 </span><span class="lineCov">        434 : </span>
<span class="lineNum">   17487 </span><span class="lineCov">          9 : (define_expand &quot;avx_vzeroall&quot;</span>
<span class="lineNum">   17488 </span><span class="lineCov">         18 :   [(match_par_dup 0 [(const_int 0)])]</span>
<span class="lineNum">   17489 </span>            :   &quot;TARGET_AVX&quot;
<span class="lineNum">   17490 </span><span class="lineCov">          9 : {</span>
<span class="lineNum">   17491 </span><span class="lineCov">         27 :   int nregs = TARGET_64BIT ? 16 : 8;</span>
<span class="lineNum">   17492 </span><span class="lineCov">          9 :   int regno;</span>
<span class="lineNum">   17493 </span><span class="lineCov">         27 : </span>
<span class="lineNum">   17494 </span><span class="lineCov">         27 :   operands[0] = gen_rtx_PARALLEL (VOIDmode, rtvec_alloc (nregs + 1));</span>
<span class="lineNum">   17495 </span><span class="lineCov">         27 : </span>
<span class="lineNum">   17496 </span><span class="lineCov">         27 :   XVECEXP (operands[0], 0, 0)</span>
<span class="lineNum">   17497 </span><span class="lineNoCov">          0 :     = gen_rtx_UNSPEC_VOLATILE (VOIDmode, gen_rtvec (1, const0_rtx),</span>
<span class="lineNum">   17498 </span><span class="lineCov">         18 :                                UNSPECV_VZEROALL);</span>
<span class="lineNum">   17499 </span>            : 
<span class="lineNum">   17500 </span><span class="lineNoCov">          0 :   for (regno = 0; regno &lt; nregs; regno++)</span>
<span class="lineNum">   17501 </span><span class="lineNoCov">          0 :     XVECEXP (operands[0], 0, regno + 1)</span>
<span class="lineNum">   17502 </span><span class="lineNoCov">          0 :       = gen_rtx_SET (gen_rtx_REG (V8SImode, SSE_REGNO (regno)),</span>
<span class="lineNum">   17503 </span><span class="lineNoCov">          0 :                      CONST0_RTX (V8SImode));</span>
<span class="lineNum">   17504 </span>            : })
<span class="lineNum">   17505 </span>            : 
<span class="lineNum">   17506 </span><span class="lineCov">         18 : (define_insn &quot;*avx_vzeroall&quot;</span>
<span class="lineNum">   17507 </span><span class="lineCov">         18 :   [(match_parallel 0 &quot;vzeroall_operation&quot;</span>
<span class="lineNum">   17508 </span><span class="lineCov">         18 :     [(unspec_volatile [(const_int 0)] UNSPECV_VZEROALL)])]</span>
<span class="lineNum">   17509 </span><span class="lineCov">         49 :   &quot;TARGET_AVX&quot;</span>
<span class="lineNum">   17510 </span>            :   &quot;vzeroall&quot;
<span class="lineNum">   17511 </span>            :   [(set_attr &quot;type&quot; &quot;sse&quot;)
<span class="lineNum">   17512 </span>            :    (set_attr &quot;modrm&quot; &quot;0&quot;)
<span class="lineNum">   17513 </span><span class="lineCov">         58 :    (set_attr &quot;memory&quot; &quot;none&quot;)</span>
<span class="lineNum">   17514 </span>            :    (set_attr &quot;prefix&quot; &quot;vex&quot;)
<span class="lineNum">   17515 </span><span class="lineCov">         49 :    (set_attr &quot;btver2_decode&quot; &quot;vector&quot;)</span>
<a name="17516"><span class="lineNum">   17516 </span><span class="lineCov">         58 :    (set_attr &quot;mode&quot; &quot;OI&quot;)])</span></a>
<span class="lineNum">   17517 </span><span class="lineCov">         49 : </span>
<span class="lineNum">   17518 </span><span class="lineCov">          9 : ;; Clear the upper 128bits of AVX registers, equivalent to a NOP</span>
<span class="lineNum">   17519 </span><span class="lineCov">         58 : ;; if the upper 128bits are unused.</span>
<span class="lineNum">   17520 </span><span class="lineCov">     155026 : (define_insn &quot;avx_vzeroupper&quot;</span>
<span class="lineNum">   17521 </span><span class="lineCov">     155026 :   [(unspec_volatile [(const_int 0)] UNSPECV_VZEROUPPER)]</span>
<span class="lineNum">   17522 </span><span class="lineCov">       9763 :   &quot;TARGET_AVX&quot;</span>
<span class="lineNum">   17523 </span><span class="lineCov">     155017 :   &quot;vzeroupper&quot;</span>
<span class="lineNum">   17524 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;sse&quot;)</span>
<span class="lineNum">   17525 </span><span class="lineCov">       7045 :    (set_attr &quot;modrm&quot; &quot;0&quot;)</span>
<span class="lineNum">   17526 </span><span class="lineNoCov">          0 :    (set_attr &quot;memory&quot; &quot;none&quot;)</span>
<span class="lineNum">   17527 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix&quot; &quot;vex&quot;)</span>
<span class="lineNum">   17528 </span><span class="lineNoCov">          0 :    (set_attr &quot;btver2_decode&quot; &quot;vector&quot;)</span>
<span class="lineNum">   17529 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;OI&quot;)])</span>
<span class="lineNum">   17530 </span><span class="lineCov">        132 : </span>
<span class="lineNum">   17531 </span><span class="lineCov">        132 : (define_mode_attr pbroadcast_evex_isa</span>
<span class="lineNum">   17532 </span><span class="lineCov">        132 :   [(V64QI &quot;avx512bw&quot;) (V32QI &quot;avx512bw&quot;) (V16QI &quot;avx512bw&quot;)</span>
<span class="lineNum">   17533 </span><span class="lineCov">        132 :    (V32HI &quot;avx512bw&quot;) (V16HI &quot;avx512bw&quot;) (V8HI &quot;avx512bw&quot;)</span>
<span class="lineNum">   17534 </span><span class="lineCov">        132 :    (V16SI &quot;avx512f&quot;) (V8SI &quot;avx512f&quot;) (V4SI &quot;avx512f&quot;)</span>
<span class="lineNum">   17535 </span><span class="lineCov">        132 :    (V8DI &quot;avx512f&quot;) (V4DI &quot;avx512f&quot;) (V2DI &quot;avx512f&quot;)])</span>
<span class="lineNum">   17536 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   17537 </span><span class="lineNoCov">          0 : (define_insn &quot;avx2_pbroadcast&lt;mode&gt;&quot;</span>
<span class="lineNum">   17538 </span><span class="lineNoCov">          0 :   [(set (match_operand:VI 0 &quot;register_operand&quot; &quot;=x,v&quot;)</span>
<span class="lineNum">   17539 </span><span class="lineNoCov">          0 :         (vec_duplicate:VI</span>
<span class="lineNum">   17540 </span><span class="lineNoCov">          0 :           (vec_select:&lt;ssescalarmode&gt;</span>
<span class="lineNum">   17541 </span><span class="lineNoCov">          0 :             (match_operand:&lt;ssexmmmode&gt; 1 &quot;nonimmediate_operand&quot; &quot;xm,vm&quot;)</span>
<span class="lineNum">   17542 </span><span class="lineNoCov">          0 :             (parallel [(const_int 0)]))))]</span>
<span class="lineNum">   17543 </span><span class="lineCov">        165 :   &quot;TARGET_AVX2&quot;</span>
<span class="lineNum">   17544 </span><span class="lineNoCov">          0 :   &quot;vpbroadcast&lt;ssemodesuffix&gt;\t{%1, %0|%0, %&lt;iptr&gt;1}&quot;</span>
<span class="lineNum">   17545 </span><span class="lineNoCov">          0 :   [(set_attr &quot;isa&quot; &quot;*,&lt;pbroadcast_evex_isa&gt;&quot;)</span>
<span class="lineNum">   17546 </span><span class="lineNoCov">          0 :    (set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">   17547 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   17548 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix&quot; &quot;vex,evex&quot;)</span>
<span class="lineNum">   17549 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   17550 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   17551 </span><span class="lineNoCov">          0 : (define_insn &quot;avx2_pbroadcast&lt;mode&gt;_1&quot;</span>
<span class="lineNum">   17552 </span><span class="lineNoCov">          0 :   [(set (match_operand:VI_256 0 &quot;register_operand&quot; &quot;=x,x,v,v&quot;)</span>
<span class="lineNum">   17553 </span><span class="lineNoCov">          0 :         (vec_duplicate:VI_256</span>
<span class="lineNum">   17554 </span>            :           (vec_select:&lt;ssescalarmode&gt;
<span class="lineNum">   17555 </span>            :             (match_operand:VI_256 1 &quot;nonimmediate_operand&quot; &quot;m,x,m,v&quot;)
<span class="lineNum">   17556 </span>            :             (parallel [(const_int 0)]))))]
<span class="lineNum">   17557 </span><span class="lineCov">         34 :   &quot;TARGET_AVX2&quot;</span>
<span class="lineNum">   17558 </span><span class="lineCov">          6 :   &quot;@</span>
<span class="lineNum">   17559 </span>            :    vpbroadcast&lt;ssemodesuffix&gt;\t{%1, %0|%0, %&lt;iptr&gt;1}
<span class="lineNum">   17560 </span>            :    vpbroadcast&lt;ssemodesuffix&gt;\t{%x1, %0|%0, %x1}
<span class="lineNum">   17561 </span>            :    vpbroadcast&lt;ssemodesuffix&gt;\t{%1, %0|%0, %&lt;iptr&gt;1}
<span class="lineNum">   17562 </span>            :    vpbroadcast&lt;ssemodesuffix&gt;\t{%x1, %0|%0, %x1}&quot;
<span class="lineNum">   17563 </span>            :   [(set_attr &quot;isa&quot; &quot;*,*,&lt;pbroadcast_evex_isa&gt;,&lt;pbroadcast_evex_isa&gt;&quot;)
<span class="lineNum">   17564 </span>            :    (set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">   17565 </span><span class="lineCov">        153 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   17566 </span><span class="lineCov">        153 :    (set_attr &quot;prefix&quot; &quot;vex&quot;)</span>
<span class="lineNum">   17567 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])
<span class="lineNum">   17568 </span><span class="lineCov">        152 : </span>
<span class="lineNum">   17569 </span>            : (define_insn &quot;&lt;avx2_avx512&gt;_permvar&lt;mode&gt;&lt;mask_name&gt;&quot;
<span class="lineNum">   17570 </span>            :   [(set (match_operand:VI48F_256_512 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   17571 </span>            :         (unspec:VI48F_256_512
<span class="lineNum">   17572 </span>            :           [(match_operand:VI48F_256_512 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)
<span class="lineNum">   17573 </span>            :            (match_operand:&lt;sseintvecmode&gt; 2 &quot;register_operand&quot; &quot;v&quot;)]
<span class="lineNum">   17574 </span>            :           UNSPEC_VPERMVAR))]
<span class="lineNum">   17575 </span><span class="lineCov">        253 :   &quot;TARGET_AVX2 &amp;&amp; &lt;mask_mode512bit_condition&gt;&quot;</span>
<span class="lineNum">   17576 </span><span class="lineCov">        138 :   &quot;vperm&lt;ssemodesuffix&gt;\t{%1, %2, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %2, %1}&quot;</span>
<span class="lineNum">   17577 </span>            :   [(set_attr &quot;type&quot; &quot;sselog&quot;)
<span class="lineNum">   17578 </span>            :    (set_attr &quot;prefix&quot; &quot;&lt;mask_prefix2&gt;&quot;)
<span class="lineNum">   17579 </span><span class="lineCov">        502 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   17580 </span><span class="lineCov">        502 : </span>
<span class="lineNum">   17581 </span><span class="lineCov">        502 : (define_insn &quot;&lt;avx512&gt;_permvar&lt;mode&gt;&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   17582 </span>            :   [(set (match_operand:VI1_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   17583 </span>            :         (unspec:VI1_AVX512VL
<span class="lineNum">   17584 </span>            :           [(match_operand:VI1_AVX512VL 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)
<span class="lineNum">   17585 </span>            :            (match_operand:&lt;sseintvecmode&gt; 2 &quot;register_operand&quot; &quot;v&quot;)]
<span class="lineNum">   17586 </span>            :           UNSPEC_VPERMVAR))]
<span class="lineNum">   17587 </span><span class="lineCov">         30 :   &quot;TARGET_AVX512VBMI &amp;&amp; &lt;mask_mode512bit_condition&gt;&quot;</span>
<span class="lineNum">   17588 </span><span class="lineCov">         23 :   &quot;vperm&lt;ssemodesuffix&gt;\t{%1, %2, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %2, %1}&quot;</span>
<span class="lineNum">   17589 </span>            :   [(set_attr &quot;type&quot; &quot;sselog&quot;)
<span class="lineNum">   17590 </span>            :    (set_attr &quot;prefix&quot; &quot;&lt;mask_prefix2&gt;&quot;)
<span class="lineNum">   17591 </span><span class="lineCov">        170 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   17592 </span><span class="lineCov">        170 : </span>
<span class="lineNum">   17593 </span><span class="lineCov">        170 : (define_insn &quot;&lt;avx512&gt;_permvar&lt;mode&gt;&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   17594 </span>            :   [(set (match_operand:VI2_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   17595 </span>            :         (unspec:VI2_AVX512VL
<span class="lineNum">   17596 </span>            :           [(match_operand:VI2_AVX512VL 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)
<span class="lineNum">   17597 </span>            :            (match_operand:&lt;sseintvecmode&gt; 2 &quot;register_operand&quot; &quot;v&quot;)]
<span class="lineNum">   17598 </span>            :           UNSPEC_VPERMVAR))]
<span class="lineNum">   17599 </span><span class="lineCov">         30 :   &quot;TARGET_AVX512BW &amp;&amp; &lt;mask_mode512bit_condition&gt;&quot;</span>
<span class="lineNum">   17600 </span><span class="lineCov">         30 :   &quot;vperm&lt;ssemodesuffix&gt;\t{%1, %2, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %2, %1}&quot;</span>
<span class="lineNum">   17601 </span>            :   [(set_attr &quot;type&quot; &quot;sselog&quot;)
<span class="lineNum">   17602 </span>            :    (set_attr &quot;prefix&quot; &quot;&lt;mask_prefix2&gt;&quot;)
<span class="lineNum">   17603 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])
<span class="lineNum">   17604 </span>            : 
<span class="lineNum">   17605 </span>            : (define_expand &quot;avx2_perm&lt;mode&gt;&quot;
<span class="lineNum">   17606 </span>            :   [(match_operand:VI8F_256 0 &quot;register_operand&quot;)
<a name="17607"><span class="lineNum">   17607 </span><span class="lineCov">        798 :    (match_operand:VI8F_256 1 &quot;nonimmediate_operand&quot;)</span></a>
<span class="lineNum">   17608 </span><span class="lineCov">        798 :    (match_operand:SI 2 &quot;const_0_to_255_operand&quot;)]</span>
<span class="lineNum">   17609 </span><span class="lineCov">       2475 :   &quot;TARGET_AVX2&quot;</span>
<span class="lineNum">   17610 </span><span class="lineCov">        798 : {</span>
<span class="lineNum">   17611 </span><span class="lineCov">        798 :   int mask = INTVAL (operands[2]);</span>
<span class="lineNum">   17612 </span><span class="lineCov">        798 :   emit_insn (gen_avx2_perm&lt;mode&gt;_1 (operands[0], operands[1],</span>
<span class="lineNum">   17613 </span><span class="lineCov">       1344 :                                     GEN_INT ((mask &gt;&gt; 0) &amp; 3),</span>
<span class="lineNum">   17614 </span><span class="lineCov">       2475 :                                     GEN_INT ((mask &gt;&gt; 2) &amp; 3),</span>
<span class="lineNum">   17615 </span><span class="lineCov">       2475 :                                     GEN_INT ((mask &gt;&gt; 4) &amp; 3),</span>
<span class="lineNum">   17616 </span><span class="lineCov">        798 :                                     GEN_INT ((mask &gt;&gt; 6) &amp; 3)));</span>
<span class="lineNum">   17617 </span><span class="lineCov">       1677 :   DONE;</span>
<span class="lineNum">   17618 </span><span class="lineCov">        151 : })</span>
<span class="lineNum">   17619 </span><span class="lineCov">        151 : </span>
<span class="lineNum">   17620 </span><span class="lineCov">        151 : (define_expand &quot;avx512vl_perm&lt;mode&gt;_mask&quot;</span>
<span class="lineNum">   17621 </span><span class="lineCov">       1677 :   [(match_operand:VI8F_256 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   17622 </span>            :    (match_operand:VI8F_256 1 &quot;nonimmediate_operand&quot;)
<span class="lineNum">   17623 </span><span class="lineCov">       1677 :    (match_operand:SI 2 &quot;const_0_to_255_operand&quot;)</span>
<span class="lineNum">   17624 </span><span class="lineCov">       1677 :    (match_operand:VI8F_256 3 &quot;vector_move_operand&quot;)</span>
<span class="lineNum">   17625 </span><span class="lineCov">       1677 :    (match_operand:&lt;avx512fmaskmode&gt; 4 &quot;register_operand&quot;)]</span>
<span class="lineNum">   17626 </span><span class="lineCov">       1677 :   &quot;TARGET_AVX512VL&quot;</span>
<span class="lineNum">   17627 </span>            : {
<span class="lineNum">   17628 </span><span class="lineCov">       1677 :   int mask = INTVAL (operands[2]);</span>
<span class="lineNum">   17629 </span><span class="lineCov">       1677 :   emit_insn (gen_&lt;avx2_avx512&gt;_perm&lt;mode&gt;_1_mask (operands[0], operands[1],</span>
<span class="lineNum">   17630 </span><span class="lineCov">       1677 :                                                   GEN_INT ((mask &gt;&gt; 0) &amp; 3),</span>
<span class="lineNum">   17631 </span><span class="lineCov">       1677 :                                                   GEN_INT ((mask &gt;&gt; 2) &amp; 3),</span>
<span class="lineNum">   17632 </span>            :                                                   GEN_INT ((mask &gt;&gt; 4) &amp; 3),
<span class="lineNum">   17633 </span><span class="lineCov">       1677 :                                                   GEN_INT ((mask &gt;&gt; 6) &amp; 3),</span>
<span class="lineNum">   17634 </span><span class="lineCov">       1677 :                                                   operands[3], operands[4]));</span>
<span class="lineNum">   17635 </span>            :   DONE;
<a name="17636"><span class="lineNum">   17636 </span><span class="lineCov">        179 : })</span></a>
<span class="lineNum">   17637 </span><span class="lineCov">        179 : </span>
<span class="lineNum">   17638 </span><span class="lineCov">        179 : (define_insn &quot;avx2_perm&lt;mode&gt;_1&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   17639 </span><span class="lineCov">        179 :   [(set (match_operand:VI8F_256 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   17640 </span><span class="lineCov">        179 :         (vec_select:VI8F_256</span>
<span class="lineNum">   17641 </span><span class="lineCov">        179 :           (match_operand:VI8F_256 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)</span>
<span class="lineNum">   17642 </span><span class="lineCov">        179 :           (parallel [(match_operand 2 &quot;const_0_to_3_operand&quot;)</span>
<span class="lineNum">   17643 </span><span class="lineCov">        179 :                      (match_operand 3 &quot;const_0_to_3_operand&quot;)</span>
<span class="lineNum">   17644 </span><span class="lineCov">        179 :                      (match_operand 4 &quot;const_0_to_3_operand&quot;)</span>
<span class="lineNum">   17645 </span><span class="lineCov">        179 :                      (match_operand 5 &quot;const_0_to_3_operand&quot;)])))]</span>
<span class="lineNum">   17646 </span><span class="lineCov">        746 :   &quot;TARGET_AVX2 &amp;&amp; &lt;mask_mode512bit_condition&gt;&quot;</span>
<span class="lineNum">   17647 </span><span class="lineCov">      11114 : {</span>
<span class="lineNum">   17648 </span><span class="lineCov">        659 :   int mask = 0;</span>
<span class="lineNum">   17649 </span><span class="lineCov">        705 :   mask |= INTVAL (operands[2]) &lt;&lt; 0;</span>
<span class="lineNum">   17650 </span><span class="lineCov">        705 :   mask |= INTVAL (operands[3]) &lt;&lt; 2;</span>
<span class="lineNum">   17651 </span><span class="lineCov">       8285 :   mask |= INTVAL (operands[4]) &lt;&lt; 4;</span>
<span class="lineNum">   17652 </span><span class="lineCov">       8331 :   mask |= INTVAL (operands[5]) &lt;&lt; 6;</span>
<span class="lineNum">   17653 </span><span class="lineCov">        187 :   operands[2] = GEN_INT (mask);</span>
<a name="17654"><span class="lineNum">   17654 </span><span class="lineCov">        705 :   return &quot;vperm&lt;ssemodesuffix&gt;\t{%2, %1, %0&lt;mask_operand6&gt;|%0&lt;mask_operand6&gt;, %1, %2}&quot;;</span></a>
<span class="lineNum">   17655 </span>            : }
<span class="lineNum">   17656 </span><span class="lineCov">     111271 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<a name="17657"><span class="lineNum">   17657 </span><span class="lineCov">         23 :    (set_attr &quot;prefix&quot; &quot;&lt;mask_prefix2&gt;&quot;)</span></a>
<span class="lineNum">   17658 </span><span class="lineCov">         23 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   17659 </span><span class="lineCov">        770 : </span>
<a name="17660"><span class="lineNum">   17660 </span><span class="lineCov">      33443 : (define_expand &quot;avx512f_perm&lt;mode&gt;&quot;</span></a>
<span class="lineNum">   17661 </span><span class="lineCov">     111248 :   [(match_operand:V8FI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   17662 </span><span class="lineCov">     111248 :    (match_operand:V8FI 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   17663 </span><span class="lineNoCov">          0 :    (match_operand:SI 2 &quot;const_0_to_255_operand&quot;)]</span>
<span class="lineNum">   17664 </span><span class="lineCov">     111248 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   17665 </span><span class="lineCov">     111248 : {</span>
<span class="lineNum">   17666 </span><span class="lineCov">     107663 :   int mask = INTVAL (operands[2]);</span>
<span class="lineNum">   17667 </span><span class="lineCov">       3585 :   emit_insn (gen_avx512f_perm&lt;mode&gt;_1 (operands[0], operands[1],</span>
<span class="lineNum">   17668 </span><span class="lineCov">       3585 :                                        GEN_INT ((mask &gt;&gt; 0) &amp; 3),</span>
<span class="lineNum">   17669 </span><span class="lineCov">     107663 :                                        GEN_INT ((mask &gt;&gt; 2) &amp; 3),</span>
<span class="lineNum">   17670 </span><span class="lineCov">     107663 :                                        GEN_INT ((mask &gt;&gt; 4) &amp; 3),</span>
<span class="lineNum">   17671 </span><span class="lineCov">       3585 :                                        GEN_INT ((mask &gt;&gt; 6) &amp; 3),</span>
<span class="lineNum">   17672 </span><span class="lineCov">       3585 :                                        GEN_INT (((mask &gt;&gt; 0) &amp; 3) + 4),</span>
<span class="lineNum">   17673 </span><span class="lineCov">      59825 :                                        GEN_INT (((mask &gt;&gt; 2) &amp; 3) + 4),</span>
<span class="lineNum">   17674 </span><span class="lineCov">       2997 :                                        GEN_INT (((mask &gt;&gt; 4) &amp; 3) + 4),</span>
<span class="lineNum">   17675 </span><span class="lineCov">       2997 :                                        GEN_INT (((mask &gt;&gt; 6) &amp; 3) + 4)));</span>
<span class="lineNum">   17676 </span><span class="lineCov">      59825 :   DONE;</span>
<span class="lineNum">   17677 </span><span class="lineCov">       2997 : })</span>
<span class="lineNum">   17678 </span><span class="lineCov">       2997 : </span>
<span class="lineNum">   17679 </span><span class="lineCov">      59825 : (define_expand &quot;avx512f_perm&lt;mode&gt;_mask&quot;</span>
<span class="lineNum">   17680 </span><span class="lineCov">       2997 :   [(match_operand:V8FI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   17681 </span><span class="lineCov">      62822 :    (match_operand:V8FI 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   17682 </span>            :    (match_operand:SI 2 &quot;const_0_to_255_operand&quot;)
<span class="lineNum">   17683 </span><span class="lineCov">      35209 :    (match_operand:V8FI 3 &quot;vector_move_operand&quot;)</span>
<span class="lineNum">   17684 </span><span class="lineCov">      32212 :    (match_operand:&lt;avx512fmaskmode&gt; 4 &quot;register_operand&quot;)]</span>
<span class="lineNum">   17685 </span><span class="lineCov">      14225 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   17686 </span><span class="lineCov">      13540 : {</span>
<span class="lineNum">   17687 </span><span class="lineCov">       2997 :   int mask = INTVAL (operands[2]);</span>
<span class="lineNum">   17688 </span><span class="lineCov">      13402 :   emit_insn (gen_avx512f_perm&lt;mode&gt;_1_mask (operands[0], operands[1],</span>
<span class="lineNum">   17689 </span><span class="lineCov">        702 :                                             GEN_INT ((mask &gt;&gt; 0) &amp; 3),</span>
<span class="lineNum">   17690 </span><span class="lineCov">       2047 :                                             GEN_INT ((mask &gt;&gt; 2) &amp; 3),</span>
<span class="lineNum">   17691 </span><span class="lineCov">       1949 :                                             GEN_INT ((mask &gt;&gt; 4) &amp; 3),</span>
<span class="lineNum">   17692 </span><span class="lineCov">       1945 :                                             GEN_INT ((mask &gt;&gt; 6) &amp; 3),</span>
<span class="lineNum">   17693 </span><span class="lineCov">       2647 :                                             GEN_INT (((mask &gt;&gt; 0) &amp; 3) + 4),</span>
<span class="lineNum">   17694 </span><span class="lineCov">       2887 :                                             GEN_INT (((mask &gt;&gt; 2) &amp; 3) + 4),</span>
<a name="17695"><span class="lineNum">   17695 </span><span class="lineCov">        595 :                                             GEN_INT (((mask &gt;&gt; 4) &amp; 3) + 4),</span></a>
<span class="lineNum">   17696 </span><span class="lineCov">         49 :                                             GEN_INT (((mask &gt;&gt; 6) &amp; 3) + 4),</span>
<span class="lineNum">   17697 </span><span class="lineCov">        233 :                                             operands[3], operands[4]));</span>
<span class="lineNum">   17698 </span><span class="lineCov">        282 :   DONE;</span>
<span class="lineNum">   17699 </span><span class="lineCov">        233 : })</span>
<span class="lineNum">   17700 </span><span class="lineCov">        564 : </span>
<span class="lineNum">   17701 </span><span class="lineCov">         49 : (define_insn &quot;avx512f_perm&lt;mode&gt;_1&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   17702 </span><span class="lineCov">        233 :   [(set (match_operand:V8FI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   17703 </span><span class="lineCov">          1 :         (vec_select:V8FI</span>
<span class="lineNum">   17704 </span><span class="lineCov">       1058 :           (match_operand:V8FI 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)</span>
<span class="lineNum">   17705 </span><span class="lineCov">       1552 :           (parallel [(match_operand 2 &quot;const_0_to_3_operand&quot;)</span>
<span class="lineNum">   17706 </span><span class="lineCov">        776 :                      (match_operand 3 &quot;const_0_to_3_operand&quot;)</span>
<span class="lineNum">   17707 </span>            :                      (match_operand 4 &quot;const_0_to_3_operand&quot;)
<span class="lineNum">   17708 </span>            :                      (match_operand 5 &quot;const_0_to_3_operand&quot;)
<span class="lineNum">   17709 </span>            :                      (match_operand 6 &quot;const_4_to_7_operand&quot;)
<span class="lineNum">   17710 </span>            :                      (match_operand 7 &quot;const_4_to_7_operand&quot;)
<span class="lineNum">   17711 </span><span class="lineCov">         49 :                      (match_operand 8 &quot;const_4_to_7_operand&quot;)</span>
<span class="lineNum">   17712 </span><span class="lineCov">         49 :                      (match_operand 9 &quot;const_4_to_7_operand&quot;)])))]</span>
<span class="lineNum">   17713 </span><span class="lineCov">       1568 :   &quot;TARGET_AVX512F &amp;&amp; &lt;mask_mode512bit_condition&gt;</span>
<span class="lineNum">   17714 </span><span class="lineCov">       2641 :    &amp;&amp; (INTVAL (operands[2]) == (INTVAL (operands[6]) - 4)</span>
<span class="lineNum">   17715 </span><span class="lineCov">       2522 :        &amp;&amp; INTVAL (operands[3]) == (INTVAL (operands[7]) - 4)</span>
<span class="lineNum">   17716 </span><span class="lineCov">       2522 :        &amp;&amp; INTVAL (operands[4]) == (INTVAL (operands[8]) - 4)</span>
<span class="lineNum">   17717 </span><span class="lineCov">       2522 :        &amp;&amp; INTVAL (operands[5]) == (INTVAL (operands[9]) - 4))&quot;</span>
<span class="lineNum">   17718 </span><span class="lineCov">        525 : {</span>
<span class="lineNum">   17719 </span><span class="lineCov">        525 :   int mask = 0;</span>
<span class="lineNum">   17720 </span><span class="lineCov">        525 :   mask |= INTVAL (operands[2]) &lt;&lt; 0;</span>
<span class="lineNum">   17721 </span><span class="lineCov">       1352 :   mask |= INTVAL (operands[3]) &lt;&lt; 2;</span>
<span class="lineNum">   17722 </span><span class="lineCov">       1362 :   mask |= INTVAL (operands[4]) &lt;&lt; 4;</span>
<a name="17723"><span class="lineNum">   17723 </span><span class="lineCov">       1348 :   mask |= INTVAL (operands[5]) &lt;&lt; 6;</span></a>
<a name="17724"><span class="lineNum">   17724 </span><span class="lineCov">        976 :   operands[2] = GEN_INT (mask);</span></a>
<span class="lineNum">   17725 </span><span class="lineCov">       6788 :   return &quot;vperm&lt;ssemodesuffix&gt;\t{%2, %1, %0&lt;mask_operand10&gt;|%0&lt;mask_operand10&gt;, %1, %2}&quot;;</span>
<span class="lineNum">   17726 </span><span class="lineCov">        634 : }</span>
<span class="lineNum">   17727 </span><span class="lineCov">       1958 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<a name="17728"><span class="lineNum">   17728 </span><span class="lineCov">       1958 :    (set_attr &quot;prefix&quot; &quot;&lt;mask_prefix2&gt;&quot;)</span></a>
<span class="lineNum">   17729 </span><span class="lineCov">        432 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   17730 </span><span class="lineCov">        701 : </span>
<span class="lineNum">   17731 </span><span class="lineCov">        460 : (define_insn &quot;avx2_permv2ti&quot;</span>
<span class="lineNum">   17732 </span><span class="lineCov">        128 :   [(set (match_operand:V4DI 0 &quot;register_operand&quot; &quot;=x&quot;)</span>
<span class="lineNum">   17733 </span><span class="lineCov">        445 :         (unspec:V4DI</span>
<span class="lineNum">   17734 </span><span class="lineCov">        563 :           [(match_operand:V4DI 1 &quot;register_operand&quot; &quot;x&quot;)</span>
<span class="lineNum">   17735 </span><span class="lineCov">        445 :            (match_operand:V4DI 2 &quot;nonimmediate_operand&quot; &quot;xm&quot;)</span>
<span class="lineNum">   17736 </span><span class="lineCov">        525 :            (match_operand:SI 3 &quot;const_0_to_255_operand&quot; &quot;n&quot;)]</span>
<span class="lineNum">   17737 </span><span class="lineCov">        852 :           UNSPEC_VPERMTI))]</span>
<span class="lineNum">   17738 </span><span class="lineCov">        707 :   &quot;TARGET_AVX2&quot;</span>
<span class="lineNum">   17739 </span><span class="lineNoCov">          0 :   &quot;vperm2i128\t{%3, %2, %1, %0|%0, %1, %2, %3}&quot;</span>
<span class="lineNum">   17740 </span><span class="lineCov">        118 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">   17741 </span><span class="lineCov">        172 :    (set_attr &quot;prefix&quot; &quot;vex&quot;)</span>
<span class="lineNum">   17742 </span><span class="lineCov">       4720 :    (set_attr &quot;mode&quot; &quot;OI&quot;)])</span>
<span class="lineNum">   17743 </span><span class="lineCov">       4602 : </span>
<span class="lineNum">   17744 </span><span class="lineCov">        118 : (define_insn &quot;avx2_vec_dupv4df&quot;</span>
<span class="lineNum">   17745 </span><span class="lineCov">        172 :   [(set (match_operand:V4DF 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   17746 </span><span class="lineCov">        142 :         (vec_duplicate:V4DF</span>
<span class="lineNum">   17747 </span><span class="lineCov">        314 :           (vec_select:DF</span>
<a name="17748"><span class="lineNum">   17748 </span><span class="lineCov">        118 :             (match_operand:V2DF 1 &quot;register_operand&quot; &quot;v&quot;)</span></a>
<span class="lineNum">   17749 </span><span class="lineCov">        172 :             (parallel [(const_int 0)]))))]</span>
<span class="lineNum">   17750 </span><span class="lineCov">        207 :   &quot;TARGET_AVX2&quot;</span>
<span class="lineNum">   17751 </span><span class="lineCov">        142 :   &quot;vbroadcastsd\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   17752 </span><span class="lineCov">        121 :   [(set_attr &quot;type&quot; &quot;sselog1&quot;)</span>
<span class="lineNum">   17753 </span><span class="lineCov">          3 :    (set_attr &quot;prefix&quot; &quot;maybe_evex&quot;)</span>
<span class="lineNum">   17754 </span><span class="lineCov">         24 :    (set_attr &quot;mode&quot; &quot;V4DF&quot;)])</span>
<span class="lineNum">   17755 </span><span class="lineCov">        118 : </span>
<span class="lineNum">   17756 </span><span class="lineCov">        142 : (define_insn &quot;&lt;avx512&gt;_vec_dup&lt;mode&gt;_1&quot;</span>
<span class="lineNum">   17757 </span><span class="lineCov">        118 :   [(set (match_operand:VI_AVX512BW 0 &quot;register_operand&quot; &quot;=v,v&quot;)</span>
<span class="lineNum">   17758 </span><span class="lineCov">          6 :         (vec_duplicate:VI_AVX512BW</span>
<span class="lineNum">   17759 </span><span class="lineCov">          6 :           (vec_select:&lt;ssescalarmode&gt;</span>
<span class="lineNum">   17760 </span><span class="lineCov">          6 :             (match_operand:VI_AVX512BW 1 &quot;nonimmediate_operand&quot; &quot;v,m&quot;)</span>
<span class="lineNum">   17761 </span>            :             (parallel [(const_int 0)]))))]
<span class="lineNum">   17762 </span><span class="lineNoCov">          0 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   17763 </span><span class="lineNoCov">          0 :   &quot;@</span>
<span class="lineNum">   17764 </span>            :    vpbroadcast&lt;ssemodesuffix&gt;\t{%x1, %0|%0, %x1}
<span class="lineNum">   17765 </span>            :    vpbroadcast&lt;ssemodesuffix&gt;\t{%x1, %0|%0, %&lt;iptr&gt;1}&quot;
<span class="lineNum">   17766 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">   17767 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">   17768 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])
<span class="lineNum">   17769 </span>            : 
<span class="lineNum">   17770 </span><span class="lineCov">         38 : (define_insn &quot;&lt;avx512&gt;_vec_dup&lt;mode&gt;&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   17771 </span><span class="lineCov">         38 :   [(set (match_operand:V48_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   17772 </span><span class="lineCov">         34 :         (vec_duplicate:V48_AVX512VL</span>
<span class="lineNum">   17773 </span><span class="lineCov">         72 :           (vec_select:&lt;ssescalarmode&gt;</span>
<span class="lineNum">   17774 </span>            :             (match_operand:&lt;ssexmmmode&gt; 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)
<span class="lineNum">   17775 </span><span class="lineCov">         34 :             (parallel [(const_int 0)]))))]</span>
<span class="lineNum">   17776 </span><span class="lineCov">        197 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   17777 </span><span class="lineCov">        480 : {</span>
<span class="lineNum">   17778 </span><span class="lineCov">         34 :   /*  There is no DF broadcast (in AVX-512*) to 128b register.</span>
<span class="lineNum">   17779 </span>            :       Mimic it with integer variant.  */
<span class="lineNum">   17780 </span><span class="lineCov">        424 :   if (&lt;MODE&gt;mode == V2DFmode)</span>
<span class="lineNum">   17781 </span><span class="lineNoCov">          0 :     return &quot;vpbroadcastq\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %q1}&quot;;</span>
<span class="lineNum">   17782 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   17783 </span><span class="lineCov">        391 :   return &quot;v&lt;sseintprefix&gt;broadcast&lt;bcstscalarsuff&gt;\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %&lt;iptr&gt;1}&quot;;</span>
<span class="lineNum">   17784 </span><span class="lineCov">        160 : }</span>
<span class="lineNum">   17785 </span><span class="lineCov">        160 :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<a name="17786"><span class="lineNum">   17786 </span><span class="lineCov">        156 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span></a>
<span class="lineNum">   17787 </span><span class="lineCov">        316 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   17788 </span><span class="lineCov">        391 : </span>
<span class="lineNum">   17789 </span><span class="lineCov">        156 : (define_insn &quot;&lt;avx512&gt;_vec_dup&lt;mode&gt;&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   17790 </span>            :   [(set (match_operand:VI12_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   17791 </span><span class="lineCov">         23 :         (vec_duplicate:VI12_AVX512VL</span>
<span class="lineNum">   17792 </span><span class="lineCov">         23 :           (vec_select:&lt;ssescalarmode&gt;</span>
<span class="lineNum">   17793 </span><span class="lineNoCov">          0 :             (match_operand:&lt;ssexmmmode&gt; 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)</span>
<span class="lineNum">   17794 </span><span class="lineCov">         23 :             (parallel [(const_int 0)]))))]</span>
<span class="lineNum">   17795 </span><span class="lineNoCov">          0 :   &quot;TARGET_AVX512BW&quot;</span>
<span class="lineNum">   17796 </span><span class="lineCov">         69 :   &quot;vpbroadcast&lt;bcstscalarsuff&gt;\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %&lt;iptr&gt;1}&quot;</span>
<span class="lineNum">   17797 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">   17798 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">   17799 </span><span class="lineCov">        247 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   17800 </span><span class="lineCov">        247 : </span>
<span class="lineNum">   17801 </span><span class="lineCov">        247 : (define_insn &quot;&lt;mask_codefor&gt;avx512f_broadcast&lt;mode&gt;&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   17802 </span><span class="lineCov">        120 :   [(set (match_operand:V16FI 0 &quot;register_operand&quot; &quot;=v,v&quot;)</span>
<span class="lineNum">   17803 </span><span class="lineCov">        120 :         (vec_duplicate:V16FI</span>
<span class="lineNum">   17804 </span><span class="lineCov">        210 :           (match_operand:&lt;ssexmmmode&gt; 1 &quot;nonimmediate_operand&quot; &quot;v,m&quot;)))]</span>
<span class="lineNum">   17805 </span><span class="lineCov">         18 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   17806 </span><span class="lineCov">          1 :   &quot;@</span>
<span class="lineNum">   17807 </span>            :    vshuf&lt;shuffletype&gt;32x4\t{$0x0, %g1, %g1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %g1, %g1, 0x0}
<span class="lineNum">   17808 </span>            :    vbroadcast&lt;shuffletype&gt;32x4\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1}&quot;
<span class="lineNum">   17809 </span><span class="lineCov">        432 :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">   17810 </span><span class="lineCov">        432 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   17811 </span><span class="lineCov">        432 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   17812 </span>            : 
<span class="lineNum">   17813 </span>            : (define_insn &quot;&lt;mask_codefor&gt;avx512f_broadcast&lt;mode&gt;&lt;mask_name&gt;&quot;
<span class="lineNum">   17814 </span><span class="lineCov">         20 :   [(set (match_operand:V8FI 0 &quot;register_operand&quot; &quot;=v,v&quot;)</span>
<span class="lineNum">   17815 </span><span class="lineCov">         20 :         (vec_duplicate:V8FI</span>
<span class="lineNum">   17816 </span><span class="lineCov">         20 :           (match_operand:&lt;ssehalfvecmode&gt; 1 &quot;nonimmediate_operand&quot; &quot;v,m&quot;)))]</span>
<span class="lineNum">   17817 </span><span class="lineCov">         22 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   17818 </span><span class="lineCov">         22 :   &quot;@</span>
<span class="lineNum">   17819 </span><span class="lineCov">         20 :    vshuf&lt;shuffletype&gt;64x2\t{$0x44, %g1, %g1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %g1, %g1, 0x44}</span>
<span class="lineNum">   17820 </span><span class="lineCov">         10 :    vbroadcast&lt;shuffletype&gt;64x4\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1}&quot;</span>
<span class="lineNum">   17821 </span><span class="lineCov">        351 :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">   17822 </span><span class="lineCov">        311 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   17823 </span><span class="lineCov">        311 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   17824 </span>            : 
<span class="lineNum">   17825 </span>            : (define_insn &quot;&lt;mask_codefor&gt;&lt;avx512&gt;_vec_dup_gpr&lt;mode&gt;&lt;mask_name&gt;&quot;
<span class="lineNum">   17826 </span>            :   [(set (match_operand:VI12_AVX512VL 0 &quot;register_operand&quot; &quot;=v,v&quot;)
<span class="lineNum">   17827 </span>            :         (vec_duplicate:VI12_AVX512VL
<span class="lineNum">   17828 </span>            :           (match_operand:&lt;ssescalarmode&gt; 1 &quot;nonimmediate_operand&quot; &quot;vm,r&quot;)))]
<span class="lineNum">   17829 </span><span class="lineCov">       3710 :   &quot;TARGET_AVX512BW&quot;</span>
<span class="lineNum">   17830 </span><span class="lineCov">          5 :   &quot;@</span>
<span class="lineNum">   17831 </span><span class="lineCov">         48 :    vpbroadcast&lt;bcstscalarsuff&gt;\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1}</span>
<span class="lineNum">   17832 </span><span class="lineCov">         48 :    vpbroadcast&lt;bcstscalarsuff&gt;\t{%k1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %k1}&quot;</span>
<span class="lineNum">   17833 </span><span class="lineCov">       1544 :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">   17834 </span><span class="lineCov">       1496 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   17835 </span><span class="lineCov">       1544 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   17836 </span><span class="lineCov">       2684 : </span>
<span class="lineNum">   17837 </span><span class="lineCov">         49 : (define_insn &quot;&lt;mask_codefor&gt;&lt;avx512&gt;_vec_dup_gpr&lt;mode&gt;&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   17838 </span><span class="lineCov">       1317 :   [(set (match_operand:V48_AVX512VL 0 &quot;register_operand&quot; &quot;=v,v&quot;)</span>
<span class="lineNum">   17839 </span><span class="lineCov">         96 :         (vec_duplicate:V48_AVX512VL</span>
<span class="lineNum">   17840 </span>            :           (match_operand:&lt;ssescalarmode&gt; 1 &quot;nonimmediate_operand&quot; &quot;vm,r&quot;)))]
<span class="lineNum">   17841 </span><span class="lineCov">        740 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   17842 </span><span class="lineCov">         37 :   &quot;v&lt;sseintprefix&gt;broadcast&lt;bcstscalarsuff&gt;\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1}&quot;</span>
<span class="lineNum">   17843 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">   17844 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">   17845 </span><span class="lineCov">         65 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)</span>
<span class="lineNum">   17846 </span><span class="lineCov">         75 :    (set (attr &quot;enabled&quot;)</span>
<span class="lineNum">   17847 </span><span class="lineCov">         75 :      (if_then_else (eq_attr &quot;alternative&quot; &quot;1&quot;)</span>
<span class="lineNum">   17848 </span><span class="lineCov">        444 :         (symbol_ref &quot;GET_MODE_CLASS (&lt;ssescalarmode&gt;mode) == MODE_INT</span>
<span class="lineNum">   17849 </span><span class="lineCov">       1047 :                      &amp;&amp; (&lt;ssescalarmode&gt;mode != DImode || TARGET_64BIT)&quot;)</span>
<span class="lineNum">   17850 </span><span class="lineCov">         34 :         (const_int 1)))])</span>
<span class="lineNum">   17851 </span><span class="lineCov">         34 : </span>
<span class="lineNum">   17852 </span><span class="lineCov">         10 : (define_insn &quot;vec_dupv4sf&quot;</span>
<span class="lineNum">   17853 </span><span class="lineCov">         24 :   [(set (match_operand:V4SF 0 &quot;register_operand&quot; &quot;=v,v,x&quot;)</span>
<span class="lineNum">   17854 </span><span class="lineCov">         24 :         (vec_duplicate:V4SF</span>
<span class="lineNum">   17855 </span><span class="lineCov">         24 :           (match_operand:SF 1 &quot;nonimmediate_operand&quot; &quot;Yv,m,0&quot;)))]</span>
<span class="lineNum">   17856 </span><span class="lineCov">       2166 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">   17857 </span><span class="lineNoCov">          0 :   &quot;@</span>
<span class="lineNum">   17858 </span><span class="lineNoCov">          0 :    vshufps\t{$0, %1, %1, %0|%0, %1, %1, 0}</span>
<span class="lineNum">   17859 </span><span class="lineNoCov">          0 :    vbroadcastss\t{%1, %0|%0, %1}</span>
<span class="lineNum">   17860 </span><span class="lineCov">       1078 :    shufps\t{$0, %0, %0|%0, %0, 0}&quot;</span>
<span class="lineNum">   17861 </span><span class="lineCov">        158 :   [(set_attr &quot;isa&quot; &quot;avx,avx,noavx&quot;)</span>
<span class="lineNum">   17862 </span><span class="lineCov">       1078 :    (set_attr &quot;type&quot; &quot;sseshuf1,ssemov,sseshuf1&quot;)</span>
<span class="lineNum">   17863 </span><span class="lineCov">        920 :    (set_attr &quot;length_immediate&quot; &quot;1,0,1&quot;)</span>
<span class="lineNum">   17864 </span><span class="lineCov">        154 :    (set_attr &quot;prefix_extra&quot; &quot;0,1,*&quot;)</span>
<span class="lineNum">   17865 </span><span class="lineCov">        460 :    (set_attr &quot;prefix&quot; &quot;maybe_evex,maybe_evex,orig&quot;)</span>
<span class="lineNum">   17866 </span><span class="lineCov">        163 :    (set_attr &quot;mode&quot; &quot;V4SF&quot;)])</span>
<span class="lineNum">   17867 </span><span class="lineCov">        139 : </span>
<span class="lineNum">   17868 </span>            : (define_insn &quot;*vec_dupv4si&quot;
<span class="lineNum">   17869 </span><span class="lineCov">        139 :   [(set (match_operand:V4SI 0 &quot;register_operand&quot;     &quot;=v,v,x&quot;)</span>
<span class="lineNum">   17870 </span><span class="lineNoCov">          0 :         (vec_duplicate:V4SI</span>
<span class="lineNum">   17871 </span><span class="lineNoCov">          0 :           (match_operand:SI 1 &quot;nonimmediate_operand&quot; &quot;Yv,m,0&quot;)))]</span>
<span class="lineNum">   17872 </span><span class="lineCov">       6523 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">   17873 </span><span class="lineCov">         24 :   &quot;@</span>
<span class="lineNum">   17874 </span><span class="lineCov">         24 :    %vpshufd\t{$0, %1, %0|%0, %1, 0}</span>
<span class="lineNum">   17875 </span><span class="lineCov">         24 :    vbroadcastss\t{%1, %0|%0, %1}</span>
<span class="lineNum">   17876 </span><span class="lineNoCov">          0 :    shufps\t{$0, %0, %0|%0, %0, 0}&quot;</span>
<span class="lineNum">   17877 </span><span class="lineNoCov">          0 :   [(set_attr &quot;isa&quot; &quot;sse2,avx,noavx&quot;)</span>
<span class="lineNum">   17878 </span><span class="lineNoCov">          0 :    (set_attr &quot;type&quot; &quot;sselog1,ssemov,sselog1&quot;)</span>
<span class="lineNum">   17879 </span><span class="lineNoCov">          0 :    (set_attr &quot;length_immediate&quot; &quot;1,0,1&quot;)</span>
<span class="lineNum">   17880 </span><span class="lineCov">         24 :    (set_attr &quot;prefix_extra&quot; &quot;0,1,*&quot;)</span>
<span class="lineNum">   17881 </span>            :    (set_attr &quot;prefix&quot; &quot;maybe_vex,maybe_evex,orig&quot;)
<span class="lineNum">   17882 </span>            :    (set_attr &quot;mode&quot; &quot;TI,V4SF,V4SF&quot;)])
<span class="lineNum">   17883 </span>            : 
<span class="lineNum">   17884 </span>            : (define_insn &quot;*vec_dupv2di&quot;
<span class="lineNum">   17885 </span>            :   [(set (match_operand:V2DI 0 &quot;register_operand&quot;     &quot;=x,v,v,x&quot;)
<span class="lineNum">   17886 </span>            :         (vec_duplicate:V2DI
<span class="lineNum">   17887 </span>            :           (match_operand:DI 1 &quot;nonimmediate_operand&quot; &quot; 0,Yv,m,0&quot;)))]
<span class="lineNum">   17888 </span><span class="lineCov">       1393 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">   17889 </span><span class="lineNoCov">          0 :   &quot;@</span>
<span class="lineNum">   17890 </span><span class="lineCov">         69 :    punpcklqdq\t%0, %0</span>
<span class="lineNum">   17891 </span><span class="lineCov">         69 :    vpunpcklqdq\t{%d1, %0|%0, %d1}</span>
<span class="lineNum">   17892 </span><span class="lineCov">        292 :    %vmovddup\t{%1, %0|%0, %1}</span>
<span class="lineNum">   17893 </span><span class="lineCov">        223 :    movlhps\t%0, %0&quot;</span>
<span class="lineNum">   17894 </span><span class="lineCov">        223 :   [(set_attr &quot;isa&quot; &quot;sse2_noavx,avx,sse3,noavx&quot;)</span>
<span class="lineNum">   17895 </span>            :    (set_attr &quot;type&quot; &quot;sselog1,sselog1,sselog1,ssemov&quot;)
<span class="lineNum">   17896 </span><span class="lineCov">        218 :    (set_attr &quot;prefix&quot; &quot;orig,maybe_evex,maybe_vex,orig&quot;)</span>
<span class="lineNum">   17897 </span><span class="lineCov">         69 :    (set_attr &quot;mode&quot; &quot;TI,TI,DF,V4SF&quot;)])</span>
<span class="lineNum">   17898 </span><span class="lineCov">        275 : </span>
<span class="lineNum">   17899 </span><span class="lineCov">        275 : (define_insn &quot;avx2_vbroadcasti128_&lt;mode&gt;&quot;</span>
<span class="lineNum">   17900 </span><span class="lineCov">         69 :   [(set (match_operand:VI_256 0 &quot;register_operand&quot; &quot;=x,v,v&quot;)</span>
<span class="lineNum">   17901 </span><span class="lineCov">        239 :         (vec_concat:VI_256</span>
<span class="lineNum">   17902 </span><span class="lineCov">        138 :           (match_operand:&lt;ssehalfvecmode&gt; 1 &quot;memory_operand&quot; &quot;m,m,m&quot;)</span>
<span class="lineNum">   17903 </span>            :           (match_dup 1)))]
<span class="lineNum">   17904 </span><span class="lineCov">          2 :   &quot;TARGET_AVX2&quot;</span>
<span class="lineNum">   17905 </span><span class="lineNoCov">          0 :   &quot;@</span>
<span class="lineNum">   17906 </span><span class="lineCov">        790 :    vbroadcasti128\t{%1, %0|%0, %1}</span>
<span class="lineNum">   17907 </span><span class="lineCov">        823 :    vbroadcast&lt;i128vldq&gt;\t{%1, %0|%0, %1}</span>
<span class="lineNum">   17908 </span><span class="lineCov">         33 :    vbroadcast&lt;shuffletype&gt;32x4\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   17909 </span><span class="lineCov">         33 :   [(set_attr &quot;isa&quot; &quot;*,avx512dq,avx512vl&quot;)</span>
<span class="lineNum">   17910 </span><span class="lineCov">         33 :    (set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">   17911 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   17912 </span><span class="lineCov">         33 :    (set_attr &quot;prefix&quot; &quot;vex,evex,evex&quot;)</span>
<span class="lineNum">   17913 </span><span class="lineCov">         33 :    (set_attr &quot;mode&quot; &quot;OI&quot;)])</span>
<span class="lineNum">   17914 </span><span class="lineCov">         33 : </span>
<span class="lineNum">   17915 </span><span class="lineCov">         33 : ;; Modes handled by AVX vec_dup patterns.</span>
<span class="lineNum">   17916 </span>            : (define_mode_iterator AVX_VEC_DUP_MODE
<span class="lineNum">   17917 </span>            :   [V8SI V8SF V4DI V4DF])
<span class="lineNum">   17918 </span>            : (define_mode_attr vecdupssescalarmodesuffix
<span class="lineNum">   17919 </span>            :   [(V8SF &quot;ss&quot;) (V4DF &quot;sd&quot;) (V8SI &quot;ss&quot;) (V4DI &quot;sd&quot;)])
<span class="lineNum">   17920 </span>            : ;; Modes handled by AVX2 vec_dup patterns.
<span class="lineNum">   17921 </span>            : (define_mode_iterator AVX2_VEC_DUP_MODE
<span class="lineNum">   17922 </span>            :   [V32QI V16QI V16HI V8HI V8SI V4SI])
<span class="lineNum">   17923 </span>            : 
<span class="lineNum">   17924 </span>            : (define_insn &quot;*vec_dup&lt;mode&gt;&quot;
<span class="lineNum">   17925 </span>            :   [(set (match_operand:AVX2_VEC_DUP_MODE 0 &quot;register_operand&quot; &quot;=x,x,v&quot;)
<span class="lineNum">   17926 </span>            :         (vec_duplicate:AVX2_VEC_DUP_MODE
<span class="lineNum">   17927 </span>            :           (match_operand:&lt;ssescalarmode&gt; 1 &quot;nonimmediate_operand&quot; &quot;m,x,$r&quot;)))]
<span class="lineNum">   17928 </span><span class="lineCov">       3098 :   &quot;TARGET_AVX2&quot;</span>
<span class="lineNum">   17929 </span><span class="lineCov">       1582 :   &quot;@</span>
<span class="lineNum">   17930 </span><span class="lineCov">         32 :    v&lt;sseintprefix&gt;broadcast&lt;bcstscalarsuff&gt;\t{%1, %0|%0, %1}</span>
<span class="lineNum">   17931 </span>            :    v&lt;sseintprefix&gt;broadcast&lt;bcstscalarsuff&gt;\t{%x1, %0|%0, %x1}
<span class="lineNum">   17932 </span><span class="lineCov">       2787 :    #&quot;</span>
<span class="lineNum">   17933 </span><span class="lineCov">       2787 :   [(set_attr &quot;isa&quot; &quot;*,*,noavx512vl&quot;)</span>
<span class="lineNum">   17934 </span><span class="lineCov">       2787 :    (set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">   17935 </span><span class="lineCov">       4615 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   17936 </span><span class="lineCov">        588 :    (set_attr &quot;prefix&quot; &quot;maybe_evex&quot;)</span>
<span class="lineNum">   17937 </span><span class="lineCov">       2318 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)</span>
<span class="lineNum">   17938 </span><span class="lineCov">        456 :    (set (attr &quot;preferred_for_speed&quot;)</span>
<span class="lineNum">   17939 </span><span class="lineCov">        456 :      (cond [(eq_attr &quot;alternative&quot; &quot;2&quot;)</span>
<span class="lineNum">   17940 </span><span class="lineCov">   26059205 :               (symbol_ref &quot;TARGET_INTER_UNIT_MOVES_TO_VEC&quot;)</span>
<span class="lineNum">   17941 </span><span class="lineCov">        456 :            ]</span>
<span class="lineNum">   17942 </span><span class="lineCov">      22649 :            (symbol_ref &quot;true&quot;)))])</span>
<span class="lineNum">   17943 </span><span class="lineCov">         36 : </span>
<span class="lineNum">   17944 </span><span class="lineCov">       4524 : (define_insn &quot;vec_dup&lt;mode&gt;&quot;</span>
<span class="lineNum">   17945 </span>            :   [(set (match_operand:AVX_VEC_DUP_MODE 0 &quot;register_operand&quot; &quot;=x,x,x,v,x&quot;)
<span class="lineNum">   17946 </span>            :         (vec_duplicate:AVX_VEC_DUP_MODE
<span class="lineNum">   17947 </span>            :           (match_operand:&lt;ssescalarmode&gt; 1 &quot;nonimmediate_operand&quot; &quot;m,m,x,v,?x&quot;)))]
<span class="lineNum">   17948 </span><span class="lineCov">  251671815 :   &quot;TARGET_AVX&quot;</span>
<span class="lineNum">   17949 </span><span class="lineCov">  251441102 :   &quot;@</span>
<span class="lineNum">   17950 </span><span class="lineCov">  251654596 :    v&lt;sseintprefix&gt;broadcast&lt;bcstscalarsuff&gt;\t{%1, %0|%0, %1}</span>
<span class="lineNum">   17951 </span><span class="lineCov">     213494 :    vbroadcast&lt;vecdupssescalarmodesuffix&gt;\t{%1, %0|%0, %1}</span>
<span class="lineNum">   17952 </span><span class="lineCov">   25233830 :    v&lt;sseintprefix&gt;broadcast&lt;bcstscalarsuff&gt;\t{%x1, %0|%0, %x1}</span>
<span class="lineNum">   17953 </span><span class="lineCov">      66339 :    v&lt;sseintprefix&gt;broadcast&lt;bcstscalarsuff&gt;\t{%x1, %g0|%g0, %x1}</span>
<span class="lineNum">   17954 </span><span class="lineCov">        875 :    #&quot;</span>
<span class="lineNum">   17955 </span><span class="lineCov">       7788 :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">   17956 </span><span class="lineCov">        816 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   17957 </span><span class="lineCov">        816 :    (set_attr &quot;prefix&quot; &quot;maybe_evex&quot;)</span>
<span class="lineNum">   17958 </span><span class="lineCov">        816 :    (set_attr &quot;isa&quot; &quot;avx2,noavx2,avx2,avx512f,noavx2&quot;)</span>
<span class="lineNum">   17959 </span><span class="lineCov">        816 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;,V8SF,&lt;sseinsnmode&gt;,&lt;sseinsnmode&gt;,V8SF&quot;)])</span>
<span class="lineNum">   17960 </span><span class="lineCov">  171876437 : </span>
<span class="lineNum">   17961 </span><span class="lineCov">        270 : (define_split</span>
<span class="lineNum">   17962 </span><span class="lineCov">  171876437 :   [(set (match_operand:AVX2_VEC_DUP_MODE 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   17963 </span>            :         (vec_duplicate:AVX2_VEC_DUP_MODE
<span class="lineNum">   17964 </span><span class="lineNoCov">          0 :           (match_operand:&lt;ssescalarmode&gt; 1 &quot;register_operand&quot;)))]</span>
<span class="lineNum">   17965 </span><span class="lineCov">         24 :   &quot;TARGET_AVX2</span>
<span class="lineNum">   17966 </span><span class="lineNoCov">          0 :    /* Disable this splitter if avx512vl_vec_dup_gprv*[qhs]i insn is</span>
<span class="lineNum">   17967 </span><span class="lineNoCov">          0 :       available, because then we can broadcast from GPRs directly.</span>
<span class="lineNum">   17968 </span>            :       For V*[QH]I modes it requires both -mavx512vl and -mavx512bw,
<span class="lineNum">   17969 </span>            :       for V*SI mode it requires just -mavx512vl.  */
<span class="lineNum">   17970 </span><span class="lineCov">        314 :    &amp;&amp; !(TARGET_AVX512VL</span>
<span class="lineNum">   17971 </span><span class="lineCov">         49 :         &amp;&amp; (TARGET_AVX512BW || &lt;ssescalarmode&gt;mode == SImode))</span>
<span class="lineNum">   17972 </span><span class="lineCov">        232 :    &amp;&amp; reload_completed &amp;&amp; GENERAL_REG_P (operands[1])&quot;</span>
<span class="lineNum">   17973 </span><span class="lineCov">       5168 :   [(const_int 0)]</span>
<span class="lineNum">   17974 </span><span class="lineCov">          1 : {</span>
<span class="lineNum">   17975 </span>            :   emit_insn (gen_vec_setv4si_0 (gen_lowpart (V4SImode, operands[0]),
<span class="lineNum">   17976 </span><span class="lineCov">       1167 :                                 CONST0_RTX (V4SImode),</span>
<span class="lineNum">   17977 </span><span class="lineCov">       1167 :                                 gen_lowpart (SImode, operands[1])));</span>
<span class="lineNum">   17978 </span><span class="lineCov">       1163 :   emit_insn (gen_avx2_pbroadcast&lt;mode&gt; (operands[0],</span>
<span class="lineNum">   17979 </span><span class="lineCov">       1625 :                                         gen_lowpart (&lt;ssexmmmode&gt;mode,</span>
<span class="lineNum">   17980 </span><span class="lineCov">       1139 :                                                      operands[0])));</span>
<span class="lineNum">   17981 </span><span class="lineCov">        111 :   DONE;</span>
<span class="lineNum">   17982 </span>            : })
<span class="lineNum">   17983 </span>            : 
<span class="lineNum">   17984 </span>            : (define_split
<span class="lineNum">   17985 </span>            :   [(set (match_operand:AVX_VEC_DUP_MODE 0 &quot;register_operand&quot;)
<span class="lineNum">   17986 </span>            :         (vec_duplicate:AVX_VEC_DUP_MODE
<span class="lineNum">   17987 </span>            :           (match_operand:&lt;ssescalarmode&gt; 1 &quot;register_operand&quot;)))]
<span class="lineNum">   17988 </span><span class="lineCov">        185 :   &quot;TARGET_AVX &amp;&amp; !TARGET_AVX2 &amp;&amp; reload_completed&quot;</span>
<span class="lineNum">   17989 </span><span class="lineCov">        803 :   [(set (match_dup 2)</span>
<span class="lineNum">   17990 </span><span class="lineCov">         23 :         (vec_duplicate:&lt;ssehalfvecmode&gt; (match_dup 1)))</span>
<span class="lineNum">   17991 </span>            :    (set (match_dup 0)
<a name="17992"><span class="lineNum">   17992 </span><span class="lineCov">       5159 :         (vec_concat:AVX_VEC_DUP_MODE (match_dup 2) (match_dup 2)))]</span></a>
<span class="lineNum">   17993 </span><span class="lineCov">       5159 :   &quot;operands[2] = gen_lowpart (&lt;ssehalfvecmode&gt;mode, operands[0]);&quot;)</span>
<span class="lineNum">   17994 </span><span class="lineCov">       5153 : </span>
<span class="lineNum">   17995 </span><span class="lineCov">       5153 : (define_insn &quot;avx_vbroadcastf128_&lt;mode&gt;&quot;</span>
<span class="lineNum">   17996 </span><span class="lineCov">       8815 :   [(set (match_operand:V_256 0 &quot;register_operand&quot; &quot;=x,x,x,v,v,v,v&quot;)</span>
<span class="lineNum">   17997 </span>            :         (vec_concat:V_256
<span class="lineNum">   17998 </span>            :           (match_operand:&lt;ssehalfvecmode&gt; 1 &quot;nonimmediate_operand&quot; &quot;m,0,?x,m,0,m,0&quot;)
<span class="lineNum">   17999 </span>            :           (match_dup 1)))]
<span class="lineNum">   18000 </span><span class="lineCov">        780 :   &quot;TARGET_AVX&quot;</span>
<span class="lineNum">   18001 </span>            :   &quot;@
<span class="lineNum">   18002 </span><span class="lineCov">      49965 :    vbroadcast&lt;i128&gt;\t{%1, %0|%0, %1}</span>
<span class="lineNum">   18003 </span><span class="lineCov">      32840 :    vinsert&lt;i128&gt;\t{$1, %1, %0, %0|%0, %0, %1, 1}</span>
<span class="lineNum">   18004 </span><span class="lineCov">   18916468 :    vperm2&lt;i128&gt;\t{$0, %t1, %t1, %0|%0, %t1, %t1, 0}</span>
<span class="lineNum">   18005 </span><span class="lineCov">      35432 :    vbroadcast&lt;i128vldq&gt;\t{%1, %0|%0, %1}</span>
<span class="lineNum">   18006 </span><span class="lineCov">      61129 :    vinsert&lt;i128vldq&gt;\t{$1, %1, %0, %0|%0, %0, %1, 1}</span>
<span class="lineNum">   18007 </span><span class="lineCov">      25697 :    vbroadcast&lt;shuffletype&gt;32x4\t{%1, %0|%0, %1}</span>
<span class="lineNum">   18008 </span><span class="lineCov">  216924094 :    vinsert&lt;shuffletype&gt;32x4\t{$1, %1, %0, %0|%0, %0, %1, 1}&quot;</span>
<span class="lineNum">   18009 </span><span class="lineCov">  216924094 :   [(set_attr &quot;isa&quot; &quot;*,*,*,avx512dq,avx512dq,avx512vl,avx512vl&quot;)</span>
<span class="lineNum">   18010 </span>            :    (set_attr &quot;type&quot; &quot;ssemov,sselog1,sselog1,ssemov,sselog1,ssemov,sselog1&quot;)
<span class="lineNum">   18011 </span><span class="lineCov">         72 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   18012 </span><span class="lineCov">         72 :    (set_attr &quot;length_immediate&quot; &quot;0,1,1,0,1,0,1&quot;)</span>
<span class="lineNum">   18013 </span>            :    (set_attr &quot;prefix&quot; &quot;vex,vex,vex,evex,evex,evex,evex&quot;)
<span class="lineNum">   18014 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])
<span class="lineNum">   18015 </span>            : 
<span class="lineNum">   18016 </span>            : ;; For broadcast[i|f]32x2.  Yes there is no v4sf version, only v4si.
<span class="lineNum">   18017 </span>            : (define_mode_iterator VI4F_BRCST32x2
<span class="lineNum">   18018 </span>            :   [V16SI (V8SI &quot;TARGET_AVX512VL&quot;) (V4SI &quot;TARGET_AVX512VL&quot;)
<span class="lineNum">   18019 </span><span class="lineCov">         31 :    V16SF (V8SF &quot;TARGET_AVX512VL&quot;)])</span>
<span class="lineNum">   18020 </span><span class="lineCov">         42 : </span>
<span class="lineNum">   18021 </span>            : (define_mode_attr 64x2mode
<span class="lineNum">   18022 </span><span class="lineCov">        290 :   [(V8DF &quot;V2DF&quot;) (V8DI &quot;V2DI&quot;) (V4DI &quot;V2DI&quot;) (V4DF &quot;V2DF&quot;)])</span>
<span class="lineNum">   18023 </span><span class="lineCov">        290 : </span>
<span class="lineNum">   18024 </span><span class="lineCov">        290 : (define_mode_attr 32x2mode</span>
<span class="lineNum">   18025 </span>            :   [(V16SF &quot;V2SF&quot;) (V16SI &quot;V2SI&quot;) (V8SI &quot;V2SI&quot;)
<span class="lineNum">   18026 </span>            :   (V8SF &quot;V2SF&quot;) (V4SI &quot;V2SI&quot;)])
<span class="lineNum">   18027 </span>            : 
<span class="lineNum">   18028 </span>            : (define_insn &quot;&lt;mask_codefor&gt;avx512dq_broadcast&lt;mode&gt;&lt;mask_name&gt;&quot;
<span class="lineNum">   18029 </span>            :   [(set (match_operand:VI4F_BRCST32x2 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   18030 </span>            :         (vec_duplicate:VI4F_BRCST32x2
<a name="18031"><span class="lineNum">   18031 </span>            :           (vec_select:&lt;32x2mode&gt;</a>
<span class="lineNum">   18032 </span>            :             (match_operand:&lt;ssexmmmode&gt; 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)
<span class="lineNum">   18033 </span><span class="lineCov">         36 :             (parallel [(const_int 0) (const_int 1)]))))]</span>
<span class="lineNum">   18034 </span><span class="lineCov">         32 :   &quot;TARGET_AVX512DQ&quot;</span>
<a name="18035"><span class="lineNum">   18035 </span><span class="lineCov">         73 :   &quot;vbroadcast&lt;shuffletype&gt;32x2\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %q1}&quot;</span></a>
<span class="lineNum">   18036 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">   18037 </span><span class="lineCov">       4307 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   18038 </span><span class="lineCov">        340 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   18039 </span><span class="lineCov">        304 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   18040 </span><span class="lineCov">        304 : </span>
<span class="lineNum">   18041 </span><span class="lineCov">       8506 : (define_insn &quot;&lt;mask_codefor&gt;avx512vl_broadcast&lt;mode&gt;&lt;mask_name&gt;_1&quot;</span>
<span class="lineNum">   18042 </span><span class="lineCov">       4271 :   [(set (match_operand:VI4F_256 0 &quot;register_operand&quot; &quot;=v,v&quot;)</span>
<span class="lineNum">   18043 </span><span class="lineCov">       4271 :         (vec_duplicate:VI4F_256</span>
<span class="lineNum">   18044 </span><span class="lineCov">       4271 :          (match_operand:&lt;ssexmmmode&gt; 1 &quot;nonimmediate_operand&quot; &quot;v,m&quot;)))]</span>
<span class="lineNum">   18045 </span><span class="lineCov">         28 :   &quot;TARGET_AVX512VL&quot;</span>
<span class="lineNum">   18046 </span><span class="lineCov">          1 :   &quot;@</span>
<span class="lineNum">   18047 </span><span class="lineCov">       4271 :    vshuf&lt;shuffletype&gt;32x4\t{$0x0, %t1, %t1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %t1, %t1, 0x0}</span>
<span class="lineNum">   18048 </span><span class="lineCov">       4271 :    vbroadcast&lt;shuffletype&gt;32x4\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1}&quot;</span>
<span class="lineNum">   18049 </span><span class="lineCov">         36 :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">   18050 </span><span class="lineCov">         72 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   18051 </span><span class="lineCov">       4235 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   18052 </span><span class="lineCov">       4271 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   18053 </span><span class="lineCov">         36 : </span>
<span class="lineNum">   18054 </span><span class="lineCov">      12663 : (define_insn &quot;&lt;mask_codefor&gt;avx512dq_broadcast&lt;mode&gt;&lt;mask_name&gt;_1&quot;</span>
<span class="lineNum">   18055 </span><span class="lineCov">       8395 :   [(set (match_operand:V16FI 0 &quot;register_operand&quot; &quot;=v,v&quot;)</span>
<span class="lineNum">   18056 </span><span class="lineCov">      16695 :        (vec_duplicate:V16FI</span>
<span class="lineNum">   18057 </span><span class="lineCov">        489 :          (match_operand:&lt;ssehalfvecmode&gt; 1 &quot;nonimmediate_operand&quot; &quot;v,m&quot;)))]</span>
<span class="lineNum">   18058 </span><span class="lineCov">       8312 :   &quot;TARGET_AVX512DQ&quot;</span>
<span class="lineNum">   18059 </span><span class="lineCov">        372 :   &quot;@</span>
<span class="lineNum">   18060 </span><span class="lineCov">        335 :    vshuf&lt;shuffletype&gt;32x4\t{$0x44, %g1, %g1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %g1, %g1, 0x44}</span>
<span class="lineNum">   18061 </span><span class="lineCov">        533 :    vbroadcast&lt;shuffletype&gt;32x8\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1}&quot;</span>
<span class="lineNum">   18062 </span><span class="lineCov">         36 :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">   18063 </span>            :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)
<span class="lineNum">   18064 </span><span class="lineCov">         36 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   18065 </span><span class="lineCov">         36 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   18066 </span><span class="lineCov">       1678 : </span>
<span class="lineNum">   18067 </span><span class="lineCov">       1678 : ;; For broadcast[i|f]64x2</span>
<span class="lineNum">   18068 </span><span class="lineCov">        690 : (define_mode_iterator VI8F_BRCST64x2</span>
<span class="lineNum">   18069 </span><span class="lineCov">        801 :   [V8DI V8DF (V4DI &quot;TARGET_AVX512VL&quot;) (V4DF &quot;TARGET_AVX512VL&quot;)])</span>
<span class="lineNum">   18070 </span><span class="lineCov">        650 : </span>
<span class="lineNum">   18071 </span><span class="lineCov">         36 : (define_insn &quot;&lt;mask_codefor&gt;avx512dq_broadcast&lt;mode&gt;&lt;mask_name&gt;_1&quot;</span>
<span class="lineNum">   18072 </span><span class="lineCov">        229 :   [(set (match_operand:VI8F_BRCST64x2 0 &quot;register_operand&quot; &quot;=v,v&quot;)</span>
<span class="lineNum">   18073 </span><span class="lineCov">        264 :        (vec_duplicate:VI8F_BRCST64x2</span>
<span class="lineNum">   18074 </span><span class="lineCov">         71 :          (match_operand:&lt;64x2mode&gt; 1 &quot;nonimmediate_operand&quot; &quot;v,m&quot;)))]</span>
<span class="lineNum">   18075 </span><span class="lineCov">         28 :   &quot;TARGET_AVX512DQ&quot;</span>
<span class="lineNum">   18076 </span><span class="lineCov">          2 :   &quot;@</span>
<span class="lineNum">   18077 </span><span class="lineCov">         36 :    vshuf&lt;shuffletype&gt;64x2\t{$0x0, %&lt;xtg_mode&gt;1, %&lt;xtg_mode&gt;1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %&lt;xtg_mode&gt;1, %&lt;xtg_mode&gt;1, 0x0}</span>
<span class="lineNum">   18078 </span><span class="lineCov">       1601 :    vbroadcast&lt;shuffletype&gt;64x2\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1}&quot;</span>
<span class="lineNum">   18079 </span><span class="lineCov">       1485 :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">   18080 </span><span class="lineCov">       2968 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   18081 </span><span class="lineCov">        116 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   18082 </span><span class="lineCov">       1408 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   18083 </span><span class="lineCov">         36 : </span>
<span class="lineNum">   18084 </span><span class="lineCov">       1022 : (define_insn &quot;avx512cd_maskb_vec_dup&lt;mode&gt;&quot;</span>
<span class="lineNum">   18085 </span><span class="lineCov">        282 :   [(set (match_operand:VI8_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   18086 </span><span class="lineCov">        649 :         (vec_duplicate:VI8_AVX512VL</span>
<span class="lineNum">   18087 </span><span class="lineCov">        269 :           (zero_extend:DI</span>
<span class="lineNum">   18088 </span><span class="lineCov">         29 :             (match_operand:QI 1 &quot;register_operand&quot; &quot;Yk&quot;))))]</span>
<span class="lineNum">   18089 </span><span class="lineCov">        175 :   &quot;TARGET_AVX512CD&quot;</span>
<span class="lineNum">   18090 </span><span class="lineCov">        128 :   &quot;vpbroadcastmb2q\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   18091 </span><span class="lineCov">        284 :   [(set_attr &quot;type&quot; &quot;mskmov&quot;)</span>
<span class="lineNum">   18092 </span><span class="lineCov">         36 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   18093 </span><span class="lineCov">       2134 :    (set_attr &quot;mode&quot; &quot;XI&quot;)])</span>
<span class="lineNum">   18094 </span><span class="lineCov">         28 : </span>
<span class="lineNum">   18095 </span><span class="lineCov">         64 : (define_insn &quot;avx512cd_maskw_vec_dup&lt;mode&gt;&quot;</span>
<span class="lineNum">   18096 </span><span class="lineCov">       2106 :   [(set (match_operand:VI4_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   18097 </span><span class="lineCov">       2142 :         (vec_duplicate:VI4_AVX512VL</span>
<span class="lineNum">   18098 </span><span class="lineCov">         36 :           (zero_extend:SI</span>
<span class="lineNum">   18099 </span><span class="lineCov">       2106 :             (match_operand:HI 1 &quot;register_operand&quot; &quot;Yk&quot;))))]</span>
<span class="lineNum">   18100 </span><span class="lineCov">         33 :   &quot;TARGET_AVX512CD&quot;</span>
<span class="lineNum">   18101 </span><span class="lineCov">         38 :   &quot;vpbroadcastmw2d\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   18102 </span><span class="lineCov">       2106 :   [(set_attr &quot;type&quot; &quot;mskmov&quot;)</span>
<span class="lineNum">   18103 </span><span class="lineCov">         36 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   18104 </span><span class="lineCov">         36 :    (set_attr &quot;mode&quot; &quot;XI&quot;)])</span>
<span class="lineNum">   18105 </span><span class="lineCov">       2132 : </span>
<span class="lineNum">   18106 </span><span class="lineCov">         26 : ;; Recognize broadcast as a vec_select as produced by builtin_vec_perm.</span>
<span class="lineNum">   18107 </span><span class="lineCov">         36 : ;; If it so happens that the input is in memory, use vbroadcast.</span>
<span class="lineNum">   18108 </span><span class="lineCov">       2106 : ;; Otherwise use vpermilp (and in the case of 256-bit modes, vperm2f128).</span>
<span class="lineNum">   18109 </span><span class="lineCov">         36 : (define_insn &quot;*avx_vperm_broadcast_v4sf&quot;</span>
<span class="lineNum">   18110 </span><span class="lineCov">         36 :   [(set (match_operand:V4SF 0 &quot;register_operand&quot; &quot;=v,v,v&quot;)</span>
<span class="lineNum">   18111 </span><span class="lineCov">       2106 :         (vec_select:V4SF</span>
<span class="lineNum">   18112 </span><span class="lineCov">         36 :           (match_operand:V4SF 1 &quot;nonimmediate_operand&quot; &quot;m,o,v&quot;)</span>
<span class="lineNum">   18113 </span><span class="lineCov">         36 :           (match_parallel 2 &quot;avx_vbroadcast_operand&quot;</span>
<span class="lineNum">   18114 </span><span class="lineCov">       2106 :             [(match_operand 3 &quot;const_int_operand&quot; &quot;C,n,n&quot;)])))]</span>
<span class="lineNum">   18115 </span><span class="lineCov">         78 :   &quot;TARGET_AVX&quot;</span>
<span class="lineNum">   18116 </span><span class="lineCov">         46 : {</span>
<span class="lineNum">   18117 </span><span class="lineCov">       2116 :   int elt = INTVAL (operands[3]);</span>
<span class="lineNum">   18118 </span><span class="lineCov">         46 :   switch (which_alternative)</span>
<span class="lineNum">   18119 </span><span class="lineCov">         36 :     {</span>
<span class="lineNum">   18120 </span><span class="lineCov">       2111 :     case 0:</span>
<span class="lineNum">   18121 </span><span class="lineCov">         41 :     case 1:</span>
<span class="lineNum">   18122 </span><span class="lineCov">       2162 :       operands[1] = adjust_address_nv (operands[1], SFmode, elt * 4);</span>
<span class="lineNum">   18123 </span><span class="lineCov">       2147 :       return &quot;vbroadcastss\t{%1, %0|%0, %k1}&quot;;</span>
<span class="lineNum">   18124 </span><span class="lineCov">         41 :     case 2:</span>
<span class="lineNum">   18125 </span><span class="lineCov">         41 :       operands[2] = GEN_INT (elt * 0x55);</span>
<span class="lineNum">   18126 </span><span class="lineCov">       2183 :       return &quot;vpermilps\t{%2, %1, %0|%0, %1, %2}&quot;;</span>
<span class="lineNum">   18127 </span><span class="lineNoCov">          0 :     default:</span>
<span class="lineNum">   18128 </span><span class="lineCov">       1696 :       gcc_unreachable ();</span>
<span class="lineNum">   18129 </span><span class="lineCov">       1696 :     }</span>
<span class="lineNum">   18130 </span>            : }
<span class="lineNum">   18131 </span><span class="lineCov">        308 :   [(set_attr &quot;type&quot; &quot;ssemov,ssemov,sselog1&quot;)</span>
<a name="18132"><span class="lineNum">   18132 </span><span class="lineCov">         36 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span></a>
<span class="lineNum">   18133 </span><span class="lineCov">        272 :    (set_attr &quot;length_immediate&quot; &quot;0,0,1&quot;)</span>
<span class="lineNum">   18134 </span><span class="lineCov">        272 :    (set_attr &quot;prefix&quot; &quot;maybe_evex&quot;)</span>
<span class="lineNum">   18135 </span><span class="lineCov">         36 :    (set_attr &quot;mode&quot; &quot;SF,SF,V4SF&quot;)])</span>
<span class="lineNum">   18136 </span><span class="lineCov">        272 : </span>
<a name="18137"><span class="lineNum">   18137 </span><span class="lineCov">         36 : (define_insn_and_split &quot;*avx_vperm_broadcast_&lt;mode&gt;&quot;</span></a>
<span class="lineNum">   18138 </span><span class="lineCov">         36 :   [(set (match_operand:VF_256 0 &quot;register_operand&quot; &quot;=v,v,v&quot;)</span>
<span class="lineNum">   18139 </span><span class="lineCov">        282 :         (vec_select:VF_256</span>
<span class="lineNum">   18140 </span><span class="lineCov">        272 :           (match_operand:VF_256 1 &quot;nonimmediate_operand&quot; &quot;m,o,?v&quot;)</span>
<span class="lineNum">   18141 </span><span class="lineCov">        272 :           (match_parallel 2 &quot;avx_vbroadcast_operand&quot;</span>
<span class="lineNum">   18142 </span><span class="lineCov">        308 :             [(match_operand 3 &quot;const_int_operand&quot; &quot;C,n,n&quot;)])))]</span>
<span class="lineNum">   18143 </span><span class="lineCov">        320 :   &quot;TARGET_AVX&quot;</span>
<span class="lineNum">   18144 </span><span class="lineCov">        272 :   &quot;#&quot;</span>
<span class="lineNum">   18145 </span><span class="lineCov">       5158 :   &quot;&amp;&amp; reload_completed &amp;&amp; (&lt;MODE&gt;mode != V4DFmode || !TARGET_AVX2)&quot;</span>
<span class="lineNum">   18146 </span><span class="lineCov">          6 :   [(set (match_dup 0) (vec_duplicate:VF_256 (match_dup 1)))]</span>
<span class="lineNum">   18147 </span><span class="lineCov">          6 : {</span>
<span class="lineNum">   18148 </span><span class="lineCov">        272 :   rtx op0 = operands[0], op1 = operands[1];</span>
<span class="lineNum">   18149 </span><span class="lineCov">        272 :   int elt = INTVAL (operands[3]);</span>
<span class="lineNum">   18150 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   18151 </span><span class="lineNoCov">          0 :   if (REG_P (op1))</span>
<span class="lineNum">   18152 </span><span class="lineNoCov">          0 :     {</span>
<span class="lineNum">   18153 </span><span class="lineCov">        272 :       int mask;</span>
<span class="lineNum">   18154 </span><span class="lineCov">     144335 : </span>
<span class="lineNum">   18155 </span><span class="lineCov">     144335 :       if (TARGET_AVX2 &amp;&amp; elt == 0)</span>
<span class="lineNum">   18156 </span><span class="lineCov">        116 :         {</span>
<span class="lineNum">   18157 </span><span class="lineCov">        116 :           emit_insn (gen_vec_dup&lt;mode&gt; (op0, gen_lowpart (&lt;ssescalarmode&gt;mode,</span>
<span class="lineNum">   18158 </span><span class="lineCov">          6 :                                                           op1)));</span>
<span class="lineNum">   18159 </span>            :           DONE;
<span class="lineNum">   18160 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   18161 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   18162 </span><span class="lineNoCov">          0 :       /* Shuffle element we care about into all elements of the 128-bit lane.</span>
<span class="lineNum">   18163 </span>            :          The other lane gets shuffled too, but we don't care.  */
<span class="lineNum">   18164 </span>            :       if (&lt;MODE&gt;mode == V4DFmode)
<span class="lineNum">   18165 </span>            :         mask = (elt &amp; 1 ? 15 : 0);
<span class="lineNum">   18166 </span>            :       else
<span class="lineNum">   18167 </span>            :         mask = (elt &amp; 3) * 0x55;
<span class="lineNum">   18168 </span>            :       emit_insn (gen_avx_vpermil&lt;mode&gt; (op0, op1, GEN_INT (mask)));
<span class="lineNum">   18169 </span>            : 
<span class="lineNum">   18170 </span>            :       /* Shuffle the lane we care about into both lanes of the dest.  */
<span class="lineNum">   18171 </span>            :       mask = (elt / (&lt;ssescalarnum&gt; / 2)) * 0x11;
<span class="lineNum">   18172 </span>            :       if (EXT_REX_SSE_REG_P (op0))
<span class="lineNum">   18173 </span>            :         {
<span class="lineNum">   18174 </span>            :           /* There is no EVEX VPERM2F128, but we can use either VBROADCASTSS
<span class="lineNum">   18175 </span>            :              or VSHUFF128.  */
<span class="lineNum">   18176 </span>            :           gcc_assert (&lt;MODE&gt;mode == V8SFmode);
<span class="lineNum">   18177 </span>            :           if ((mask &amp; 1) == 0)
<span class="lineNum">   18178 </span><span class="lineCov">         15 :             emit_insn (gen_avx2_vec_dupv8sf (op0,</span>
<span class="lineNum">   18179 </span><span class="lineCov">         15 :                                              gen_lowpart (V4SFmode, op0)));</span>
<span class="lineNum">   18180 </span>            :           else
<span class="lineNum">   18181 </span><span class="lineCov">         15 :             emit_insn (gen_avx512vl_shuf_f32x4_1 (op0, op0, op0,</span>
<span class="lineNum">   18182 </span><span class="lineCov">         15 :                                                   GEN_INT (4), GEN_INT (5),</span>
<span class="lineNum">   18183 </span><span class="lineCov">         15 :                                                   GEN_INT (6), GEN_INT (7),</span>
<span class="lineNum">   18184 </span>            :                                                   GEN_INT (12), GEN_INT (13),
<span class="lineNum">   18185 </span><span class="lineCov">         30 :                                                   GEN_INT (14), GEN_INT (15)));</span>
<span class="lineNum">   18186 </span>            :           DONE;
<span class="lineNum">   18187 </span>            :         }
<span class="lineNum">   18188 </span>            : 
<span class="lineNum">   18189 </span>            :       emit_insn (gen_avx_vperm2f128&lt;mode&gt;3 (op0, op0, op0, GEN_INT (mask)));
<span class="lineNum">   18190 </span>            :       DONE;
<span class="lineNum">   18191 </span>            :     }
<span class="lineNum">   18192 </span>            : 
<span class="lineNum">   18193 </span>            :   operands[1] = adjust_address (op1, &lt;ssescalarmode&gt;mode,
<span class="lineNum">   18194 </span>            :                                 elt * GET_MODE_SIZE (&lt;ssescalarmode&gt;mode));
<span class="lineNum">   18195 </span>            : })
<span class="lineNum">   18196 </span>            : 
<span class="lineNum">   18197 </span><span class="lineCov">         23 : (define_expand &quot;&lt;sse2_avx_avx512f&gt;_vpermil&lt;mode&gt;&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   18198 </span><span class="lineCov">         15 :   [(set (match_operand:VF2 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   18199 </span>            :         (vec_select:VF2
<span class="lineNum">   18200 </span><span class="lineCov">         38 :           (match_operand:VF2 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   18201 </span><span class="lineCov">         15 :           (match_operand:SI 2 &quot;const_0_to_255_operand&quot;)))]</span>
<span class="lineNum">   18202 </span><span class="lineNoCov">          0 :   &quot;TARGET_AVX &amp;&amp; &lt;mask_mode512bit_condition&gt;&quot;</span>
<span class="lineNum">   18203 </span><span class="lineCov">         15 : {</span>
<span class="lineNum">   18204 </span><span class="lineNoCov">          0 :   int mask = INTVAL (operands[2]);</span>
<span class="lineNum">   18205 </span><span class="lineNoCov">          0 :   rtx perm[&lt;ssescalarnum&gt;];</span>
<span class="lineNum">   18206 </span><span class="lineCov">         23 : </span>
<span class="lineNum">   18207 </span>            :   int i;
<span class="lineNum">   18208 </span>            :   for (i = 0; i &lt; &lt;ssescalarnum&gt;; i = i + 2)
<span class="lineNum">   18209 </span><span class="lineCov">         23 :     {</span>
<span class="lineNum">   18210 </span>            :       perm[i]     = GEN_INT (((mask &gt;&gt; i)       &amp; 1) + i);
<span class="lineNum">   18211 </span>            :       perm[i + 1] = GEN_INT (((mask &gt;&gt; (i + 1)) &amp; 1) + i);
<span class="lineNum">   18212 </span>            :     }
<span class="lineNum">   18213 </span><span class="lineCov">         23 : </span>
<span class="lineNum">   18214 </span><span class="lineCov">         23 :   operands[2]</span>
<span class="lineNum">   18215 </span><span class="lineCov">         23 :     = gen_rtx_PARALLEL (VOIDmode, gen_rtvec_v (&lt;ssescalarnum&gt;, perm));</span>
<span class="lineNum">   18216 </span>            : })
<span class="lineNum">   18217 </span>            : 
<span class="lineNum">   18218 </span>            : (define_expand &quot;&lt;sse2_avx_avx512f&gt;_vpermil&lt;mode&gt;&lt;mask_name&gt;&quot;
<span class="lineNum">   18219 </span>            :   [(set (match_operand:VF1 0 &quot;register_operand&quot;)
<span class="lineNum">   18220 </span>            :         (vec_select:VF1
<span class="lineNum">   18221 </span><span class="lineCov">         29 :           (match_operand:VF1 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   18222 </span>            :           (match_operand:SI 2 &quot;const_0_to_255_operand&quot;)))]
<span class="lineNum">   18223 </span><span class="lineCov">         29 :   &quot;TARGET_AVX &amp;&amp; &lt;mask_mode512bit_condition&gt;&quot;</span>
<span class="lineNum">   18224 </span><span class="lineCov">         29 : {</span>
<span class="lineNum">   18225 </span><span class="lineCov">         29 :   int mask = INTVAL (operands[2]);</span>
<span class="lineNum">   18226 </span><span class="lineCov">          6 :   rtx perm[&lt;ssescalarnum&gt;];</span>
<span class="lineNum">   18227 </span><span class="lineCov">         23 : </span>
<span class="lineNum">   18228 </span><span class="lineCov">          6 :   int i;</span>
<span class="lineNum">   18229 </span><span class="lineCov">         23 :   for (i = 0; i &lt; &lt;ssescalarnum&gt;; i = i + 4)</span>
<span class="lineNum">   18230 </span>            :     {
<span class="lineNum">   18231 </span>            :       perm[i]     = GEN_INT (((mask &gt;&gt; 0) &amp; 3) + i);
<span class="lineNum">   18232 </span>            :       perm[i + 1] = GEN_INT (((mask &gt;&gt; 2) &amp; 3) + i);
<span class="lineNum">   18233 </span>            :       perm[i + 2] = GEN_INT (((mask &gt;&gt; 4) &amp; 3) + i);
<span class="lineNum">   18234 </span>            :       perm[i + 3] = GEN_INT (((mask &gt;&gt; 6) &amp; 3) + i);
<span class="lineNum">   18235 </span>            :     }
<span class="lineNum">   18236 </span>            : 
<span class="lineNum">   18237 </span>            :   operands[2]
<span class="lineNum">   18238 </span>            :     = gen_rtx_PARALLEL (VOIDmode, gen_rtvec_v (&lt;ssescalarnum&gt;, perm));
<span class="lineNum">   18239 </span>            : })
<span class="lineNum">   18240 </span>            : 
<span class="lineNum">   18241 </span>            : (define_insn &quot;*&lt;sse2_avx_avx512f&gt;_vpermilp&lt;mode&gt;&lt;mask_name&gt;&quot;
<span class="lineNum">   18242 </span>            :   [(set (match_operand:VF 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   18243 </span>            :         (vec_select:VF
<span class="lineNum">   18244 </span>            :           (match_operand:VF 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)
<span class="lineNum">   18245 </span>            :           (match_parallel 2 &quot;&quot;
<span class="lineNum">   18246 </span>            :             [(match_operand 3 &quot;const_int_operand&quot;)])))]
<span class="lineNum">   18247 </span><span class="lineCov">       8441 :   &quot;TARGET_AVX &amp;&amp; &lt;mask_mode512bit_condition&gt;</span>
<span class="lineNum">   18248 </span><span class="lineCov">      15412 :    &amp;&amp; avx_vpermilp_parallel (operands[2], &lt;MODE&gt;mode)&quot;</span>
<span class="lineNum">   18249 </span><span class="lineCov">       2942 : {</span>
<span class="lineNum">   18250 </span><span class="lineCov">        236 :   int mask = avx_vpermilp_parallel (operands[2], &lt;MODE&gt;mode) - 1;</span>
<span class="lineNum">   18251 </span><span class="lineCov">       5195 :   operands[2] = GEN_INT (mask);</span>
<span class="lineNum">   18252 </span><span class="lineCov">       4869 :   return &quot;vpermil&lt;ssemodesuffix&gt;\t{%2, %1, %0&lt;mask_operand4&gt;|%0&lt;mask_operand4&gt;, %1, %2}&quot;;</span>
<span class="lineNum">   18253 </span><span class="lineCov">       2581 : }</span>
<span class="lineNum">   18254 </span><span class="lineCov">        184 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<a name="18255"><span class="lineNum">   18255 </span>            :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</a>
<span class="lineNum">   18256 </span>            :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)
<span class="lineNum">   18257 </span><span class="lineCov">       2562 :    (set_attr &quot;prefix&quot; &quot;&lt;mask_prefix&gt;&quot;)</span>
<span class="lineNum">   18258 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])
<span class="lineNum">   18259 </span>            : 
<span class="lineNum">   18260 </span>            : (define_insn &quot;&lt;sse2_avx_avx512f&gt;_vpermilvar&lt;mode&gt;3&lt;mask_name&gt;&quot;
<span class="lineNum">   18261 </span>            :   [(set (match_operand:VF 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   18262 </span>            :         (unspec:VF
<span class="lineNum">   18263 </span>            :           [(match_operand:VF 1 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">   18264 </span>            :            (match_operand:&lt;sseintvecmode&gt; 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;)]
<span class="lineNum">   18265 </span>            :           UNSPEC_VPERMIL))]
<span class="lineNum">   18266 </span><span class="lineCov">         86 :   &quot;TARGET_AVX &amp;&amp; &lt;mask_mode512bit_condition&gt;&quot;</span>
<span class="lineNum">   18267 </span><span class="lineCov">         41 :   &quot;vpermil&lt;ssemodesuffix&gt;\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   18268 </span>            :   [(set_attr &quot;type&quot; &quot;sselog&quot;)
<span class="lineNum">   18269 </span>            :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)
<span class="lineNum">   18270 </span><span class="lineCov">        166 :    (set_attr &quot;btver2_decode&quot; &quot;vector&quot;)</span>
<span class="lineNum">   18271 </span><span class="lineCov">        166 :    (set_attr &quot;prefix&quot; &quot;&lt;mask_prefix&gt;&quot;)</span>
<span class="lineNum">   18272 </span><span class="lineCov">        166 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   18273 </span>            : 
<span class="lineNum">   18274 </span>            : (define_mode_iterator VPERMI2
<span class="lineNum">   18275 </span>            :   [V16SI V16SF V8DI V8DF
<span class="lineNum">   18276 </span>            :    (V8SI &quot;TARGET_AVX512VL&quot;) (V8SF &quot;TARGET_AVX512VL&quot;)
<span class="lineNum">   18277 </span><span class="lineCov">         58 :    (V4DI &quot;TARGET_AVX512VL&quot;) (V4DF &quot;TARGET_AVX512VL&quot;)</span>
<span class="lineNum">   18278 </span><span class="lineCov">         61 :    (V4SI &quot;TARGET_AVX512VL&quot;) (V4SF &quot;TARGET_AVX512VL&quot;)</span>
<span class="lineNum">   18279 </span><span class="lineCov">         52 :    (V2DI &quot;TARGET_AVX512VL&quot;) (V2DF &quot;TARGET_AVX512VL&quot;)</span>
<span class="lineNum">   18280 </span><span class="lineCov">         54 :    (V32HI &quot;TARGET_AVX512BW&quot;) (V16HI &quot;TARGET_AVX512BW &amp;&amp; TARGET_AVX512VL&quot;)</span>
<span class="lineNum">   18281 </span><span class="lineCov">        363 :    (V8HI &quot;TARGET_AVX512BW &amp;&amp; TARGET_AVX512VL&quot;)</span>
<span class="lineNum">   18282 </span><span class="lineCov">        700 :    (V64QI &quot;TARGET_AVX512VBMI&quot;) (V32QI &quot;TARGET_AVX512VBMI &amp;&amp; TARGET_AVX512VL&quot;)</span>
<span class="lineNum">   18283 </span><span class="lineCov">        686 :    (V16QI &quot;TARGET_AVX512VBMI &amp;&amp; TARGET_AVX512VL&quot;)])</span>
<span class="lineNum">   18284 </span><span class="lineCov">        764 : </span>
<span class="lineNum">   18285 </span><span class="lineCov">        729 : (define_mode_iterator VPERMI2I</span>
<span class="lineNum">   18286 </span><span class="lineCov">        678 :   [V16SI V8DI</span>
<span class="lineNum">   18287 </span><span class="lineCov">        479 :    (V8SI &quot;TARGET_AVX512VL&quot;) (V4SI &quot;TARGET_AVX512VL&quot;)</span>
<span class="lineNum">   18288 </span><span class="lineCov">        692 :    (V4DI &quot;TARGET_AVX512VL&quot;) (V2DI &quot;TARGET_AVX512VL&quot;)</span>
<span class="lineNum">   18289 </span><span class="lineCov">        325 :    (V32HI &quot;TARGET_AVX512BW&quot;) (V16HI &quot;TARGET_AVX512BW &amp;&amp; TARGET_AVX512VL&quot;)</span>
<span class="lineNum">   18290 </span><span class="lineCov">        427 :    (V8HI &quot;TARGET_AVX512BW &amp;&amp; TARGET_AVX512VL&quot;)</span>
<a name="18291"><span class="lineNum">   18291 </span><span class="lineCov">        843 :    (V64QI &quot;TARGET_AVX512VBMI&quot;) (V32QI &quot;TARGET_AVX512VBMI &amp;&amp; TARGET_AVX512VL&quot;)</span></a>
<span class="lineNum">   18292 </span><span class="lineCov">       2702 :    (V16QI &quot;TARGET_AVX512VBMI &amp;&amp; TARGET_AVX512VL&quot;)])</span>
<span class="lineNum">   18293 </span><span class="lineCov">       1278 : </span>
<span class="lineNum">   18294 </span><span class="lineCov">       1589 : (define_expand &quot;&lt;avx512&gt;_vpermi2var&lt;mode&gt;3_mask&quot;</span>
<a name="18295"><span class="lineNum">   18295 </span><span class="lineCov">       1405 :   [(set (match_operand:VPERMI2 0 &quot;register_operand&quot;)</span></a>
<span class="lineNum">   18296 </span><span class="lineCov">       1015 :         (vec_merge:VPERMI2</span>
<span class="lineNum">   18297 </span><span class="lineCov">       2570 :           (unspec:VPERMI2</span>
<span class="lineNum">   18298 </span><span class="lineCov">        314 :             [(match_operand:&lt;sseintvecmode&gt; 2 &quot;register_operand&quot;)</span>
<span class="lineNum">   18299 </span><span class="lineCov">        833 :              (match_operand:VPERMI2 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   18300 </span><span class="lineCov">         75 :              (match_operand:VPERMI2 3 &quot;nonimmediate_operand&quot;)]</span>
<span class="lineNum">   18301 </span><span class="lineCov">       2611 :             UNSPEC_VPERMT2)</span>
<span class="lineNum">   18302 </span><span class="lineCov">       1918 :           (match_dup 5)</span>
<span class="lineNum">   18303 </span><span class="lineCov">         42 :           (match_operand:&lt;avx512fmaskmode&gt; 4 &quot;register_operand&quot;)))]</span>
<span class="lineNum">   18304 </span><span class="lineCov">         62 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   18305 </span><span class="lineCov">         62 : {</span>
<span class="lineNum">   18306 </span><span class="lineNoCov">          0 :   operands[2] = force_reg (&lt;sseintvecmode&gt;mode, operands[2]);</span>
<span class="lineNum">   18307 </span><span class="lineCov">       1918 :   operands[5] = gen_lowpart (&lt;MODE&gt;mode, operands[2]);</span>
<span class="lineNum">   18308 </span><span class="lineCov">       1918 : })</span>
<span class="lineNum">   18309 </span><span class="lineCov">       1918 : </span>
<span class="lineNum">   18310 </span><span class="lineCov">       1918 : (define_insn &quot;*&lt;avx512&gt;_vpermi2var&lt;mode&gt;3_mask&quot;</span>
<span class="lineNum">   18311 </span><span class="lineCov">       1918 :   [(set (match_operand:VPERMI2I 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   18312 </span>            :         (vec_merge:VPERMI2I
<span class="lineNum">   18313 </span><span class="lineCov">       1511 :           (unspec:VPERMI2I</span>
<span class="lineNum">   18314 </span><span class="lineCov">       1511 :             [(match_operand:&lt;sseintvecmode&gt; 2 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">   18315 </span><span class="lineCov">       1511 :              (match_operand:VPERMI2I 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   18316 </span><span class="lineCov">       1511 :              (match_operand:VPERMI2I 3 &quot;nonimmediate_operand&quot; &quot;vm&quot;)]</span>
<span class="lineNum">   18317 </span><span class="lineCov">       1511 :             UNSPEC_VPERMT2)</span>
<span class="lineNum">   18318 </span><span class="lineCov">       1511 :           (match_dup 2)</span>
<span class="lineNum">   18319 </span>            :           (match_operand:&lt;avx512fmaskmode&gt; 4 &quot;register_operand&quot; &quot;Yk&quot;)))]
<span class="lineNum">   18320 </span><span class="lineCov">        541 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   18321 </span><span class="lineCov">        578 :   &quot;vpermi2&lt;ssemodesuffix&gt;\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}&quot;</span>
<span class="lineNum">   18322 </span><span class="lineCov">        801 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">   18323 </span><span class="lineCov">        801 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   18324 </span><span class="lineCov">        223 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   18325 </span><span class="lineCov">        223 : </span>
<span class="lineNum">   18326 </span><span class="lineCov">        738 : (define_insn &quot;*&lt;avx512&gt;_vpermi2var&lt;mode&gt;3_mask&quot;</span>
<span class="lineNum">   18327 </span><span class="lineCov">        223 :   [(set (match_operand:VF_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   18328 </span><span class="lineCov">         54 :         (vec_merge:VF_AVX512VL</span>
<span class="lineNum">   18329 </span><span class="lineCov">         54 :           (unspec:VF_AVX512VL</span>
<span class="lineNum">   18330 </span><span class="lineCov">         54 :             [(match_operand:&lt;sseintvecmode&gt; 2 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">   18331 </span>            :              (match_operand:VF_AVX512VL 1 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">   18332 </span>            :              (match_operand:VF_AVX512VL 3 &quot;nonimmediate_operand&quot; &quot;vm&quot;)]
<span class="lineNum">   18333 </span>            :             UNSPEC_VPERMT2)
<span class="lineNum">   18334 </span>            :           (subreg:VF_AVX512VL (match_dup 2) 0)
<span class="lineNum">   18335 </span>            :           (match_operand:&lt;avx512fmaskmode&gt; 4 &quot;register_operand&quot; &quot;Yk&quot;)))]
<span class="lineNum">   18336 </span><span class="lineCov">        142 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   18337 </span>            :   &quot;vpermi2&lt;ssemodesuffix&gt;\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}&quot;
<span class="lineNum">   18338 </span>            :   [(set_attr &quot;type&quot; &quot;sselog&quot;)
<a name="18339"><span class="lineNum">   18339 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</a>
<span class="lineNum">   18340 </span><span class="lineCov">        122 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   18341 </span><span class="lineCov">        122 : </span>
<span class="lineNum">   18342 </span><span class="lineCov">        122 : (define_expand &quot;&lt;avx512&gt;_vpermt2var&lt;mode&gt;3_maskz&quot;</span>
<span class="lineNum">   18343 </span>            :   [(match_operand:VPERMI2 0 &quot;register_operand&quot;)
<span class="lineNum">   18344 </span>            :    (match_operand:&lt;sseintvecmode&gt; 1 &quot;register_operand&quot;)
<span class="lineNum">   18345 </span>            :    (match_operand:VPERMI2 2 &quot;register_operand&quot;)
<span class="lineNum">   18346 </span>            :    (match_operand:VPERMI2 3 &quot;nonimmediate_operand&quot;)
<span class="lineNum">   18347 </span>            :    (match_operand:&lt;avx512fmaskmode&gt; 4 &quot;register_operand&quot;)]
<span class="lineNum">   18348 </span>            :   &quot;TARGET_AVX512F&quot;
<span class="lineNum">   18349 </span>            : {
<span class="lineNum">   18350 </span>            :   emit_insn (gen_&lt;avx512&gt;_vpermt2var&lt;mode&gt;3_maskz_1 (
<span class="lineNum">   18351 </span><span class="lineCov">          6 :         operands[0], operands[1], operands[2], operands[3],</span>
<span class="lineNum">   18352 </span><span class="lineCov">          6 :         CONST0_RTX (&lt;MODE&gt;mode), operands[4]));</span>
<span class="lineNum">   18353 </span><span class="lineCov">          6 :   DONE;</span>
<span class="lineNum">   18354 </span>            : })
<span class="lineNum">   18355 </span><span class="lineCov">          6 : </span>
<span class="lineNum">   18356 </span>            : (define_insn &quot;&lt;avx512&gt;_vpermt2var&lt;mode&gt;3&lt;sd_maskz_name&gt;&quot;
<span class="lineNum">   18357 </span><span class="lineCov">          3 :   [(set (match_operand:VPERMI2 0 &quot;register_operand&quot; &quot;=v,v&quot;)</span>
<span class="lineNum">   18358 </span>            :         (unspec:VPERMI2
<span class="lineNum">   18359 </span><span class="lineCov">          3 :           [(match_operand:&lt;sseintvecmode&gt; 1 &quot;register_operand&quot; &quot;v,0&quot;)</span>
<span class="lineNum">   18360 </span>            :            (match_operand:VPERMI2 2 &quot;register_operand&quot; &quot;0,v&quot;)
<span class="lineNum">   18361 </span><span class="lineNoCov">          0 :            (match_operand:VPERMI2 3 &quot;nonimmediate_operand&quot; &quot;vm,vm&quot;)]</span>
<span class="lineNum">   18362 </span>            :           UNSPEC_VPERMT2))]
<span class="lineNum">   18363 </span><span class="lineCov">        169 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   18364 </span><span class="lineCov">        174 :   &quot;@</span>
<span class="lineNum">   18365 </span>            :    vpermt2&lt;ssemodesuffix&gt;\t{%3, %1, %0&lt;sd_mask_op4&gt;|%0&lt;sd_mask_op4&gt;, %1, %3}
<span class="lineNum">   18366 </span>            :    vpermi2&lt;ssemodesuffix&gt;\t{%3, %2, %0&lt;sd_mask_op4&gt;|%0&lt;sd_mask_op4&gt;, %2, %3}&quot;
<span class="lineNum">   18367 </span><span class="lineCov">       4093 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">   18368 </span><span class="lineCov">       4096 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   18369 </span><span class="lineCov">       4093 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   18370 </span>            : 
<span class="lineNum">   18371 </span><span class="lineCov">          3 : (define_insn &quot;&lt;avx512&gt;_vpermt2var&lt;mode&gt;3_mask&quot;</span>
<span class="lineNum">   18372 </span><span class="lineCov">          3 :   [(set (match_operand:VPERMI2 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   18373 </span>            :         (vec_merge:VPERMI2
<span class="lineNum">   18374 </span>            :           (unspec:VPERMI2
<span class="lineNum">   18375 </span><span class="lineCov">          3 :             [(match_operand:&lt;sseintvecmode&gt; 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   18376 </span><span class="lineCov">          3 :             (match_operand:VPERMI2 2 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">   18377 </span>            :             (match_operand:VPERMI2 3 &quot;nonimmediate_operand&quot; &quot;vm&quot;)]
<a name="18378"><span class="lineNum">   18378 </span>            :             UNSPEC_VPERMT2)</a>
<span class="lineNum">   18379 </span>            :           (match_dup 2)
<span class="lineNum">   18380 </span><span class="lineNoCov">          0 :           (match_operand:&lt;avx512fmaskmode&gt; 4 &quot;register_operand&quot; &quot;Yk&quot;)))]</span>
<span class="lineNum">   18381 </span><span class="lineCov">        796 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   18382 </span><span class="lineCov">         35 :   &quot;vpermt2&lt;ssemodesuffix&gt;\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}&quot;</span>
<span class="lineNum">   18383 </span><span class="lineCov">          1 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">   18384 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">   18385 </span><span class="lineCov">        159 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   18386 </span><span class="lineCov">        157 : </span>
<span class="lineNum">   18387 </span><span class="lineCov">        497 : (define_expand &quot;avx_vperm2f128&lt;mode&gt;3&quot;</span>
<span class="lineNum">   18388 </span>            :   [(set (match_operand:AVX256MODE2P 0 &quot;register_operand&quot;)
<span class="lineNum">   18389 </span><span class="lineCov">        319 :         (unspec:AVX256MODE2P</span>
<span class="lineNum">   18390 </span><span class="lineCov">        325 :           [(match_operand:AVX256MODE2P 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   18391 </span><span class="lineCov">        319 :            (match_operand:AVX256MODE2P 2 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   18392 </span><span class="lineCov">        319 :            (match_operand:SI 3 &quot;const_0_to_255_operand&quot;)]</span>
<span class="lineNum">   18393 </span><span class="lineCov">        319 :           UNSPEC_VPERMIL2F128))]</span>
<span class="lineNum">   18394 </span><span class="lineCov">        319 :   &quot;TARGET_AVX&quot;</span>
<span class="lineNum">   18395 </span><span class="lineCov">        259 : {</span>
<span class="lineNum">   18396 </span><span class="lineCov">        422 :   int mask = INTVAL (operands[3]);</span>
<span class="lineNum">   18397 </span><span class="lineCov">         18 :   if ((mask &amp; 0x88) == 0)</span>
<span class="lineNum">   18398 </span>            :     {
<span class="lineNum">   18399 </span>            :       rtx perm[&lt;ssescalarnum&gt;], t1, t2;
<span class="lineNum">   18400 </span>            :       int i, base, nelt = &lt;ssescalarnum&gt;, nelt2 = nelt / 2;
<span class="lineNum">   18401 </span>            : 
<span class="lineNum">   18402 </span><span class="lineCov">          3 :       base = (mask &amp; 3) * nelt2;</span>
<span class="lineNum">   18403 </span><span class="lineCov">          3 :       for (i = 0; i &lt; nelt2; ++i)</span>
<span class="lineNum">   18404 </span><span class="lineCov">          3 :         perm[i] = GEN_INT (base + i);</span>
<span class="lineNum">   18405 </span><span class="lineCov">          3 : </span>
<span class="lineNum">   18406 </span><span class="lineCov">          3 :       base = ((mask &gt;&gt; 4) &amp; 3) * nelt2;</span>
<span class="lineNum">   18407 </span><span class="lineCov">         90 :       for (i = 0; i &lt; nelt2; ++i)</span>
<span class="lineNum">   18408 </span><span class="lineCov">         90 :         perm[i + nelt2] = GEN_INT (base + i);</span>
<span class="lineNum">   18409 </span><span class="lineCov">          3 : </span>
<span class="lineNum">   18410 </span><span class="lineCov">          3 :       t2 = gen_rtx_VEC_CONCAT (&lt;ssedoublevecmode&gt;mode,</span>
<span class="lineNum">   18411 </span><span class="lineCov">          3 :                                operands[1], operands[2]);</span>
<span class="lineNum">   18412 </span><span class="lineCov">        307 :       t1 = gen_rtx_PARALLEL (VOIDmode, gen_rtvec_v (nelt, perm));</span>
<span class="lineNum">   18413 </span>            :       t2 = gen_rtx_VEC_SELECT (&lt;MODE&gt;mode, t2, t1);
<span class="lineNum">   18414 </span><span class="lineCov">        217 :       t2 = gen_rtx_SET (operands[0], t2);</span>
<span class="lineNum">   18415 </span><span class="lineCov">        217 :       emit_insn (t2);</span>
<span class="lineNum">   18416 </span><span class="lineNoCov">          0 :       DONE;</span>
<span class="lineNum">   18417 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">   18418 </span><span class="lineCov">         90 : })</span>
<span class="lineNum">   18419 </span><span class="lineCov">         90 : </span>
<span class="lineNum">   18420 </span><span class="lineNoCov">          0 : ;; Note that bits 7 and 3 of the imm8 allow lanes to be zeroed, which</span>
<span class="lineNum">   18421 </span><span class="lineNoCov">          0 : ;; means that in order to represent this properly in rtl we'd have to</span>
<span class="lineNum">   18422 </span><span class="lineNoCov">          0 : ;; nest *another* vec_concat with a zero operand and do the select from</span>
<span class="lineNum">   18423 </span><span class="lineNoCov">          0 : ;; a 4x wide vector.  That doesn't seem very nice.</span>
<span class="lineNum">   18424 </span><span class="lineNoCov">          0 : (define_insn &quot;*avx_vperm2f128&lt;mode&gt;_full&quot;</span>
<span class="lineNum">   18425 </span><span class="lineCov">         90 :   [(set (match_operand:AVX256MODE2P 0 &quot;register_operand&quot; &quot;=x&quot;)</span>
<span class="lineNum">   18426 </span><span class="lineNoCov">          0 :         (unspec:AVX256MODE2P</span>
<span class="lineNum">   18427 </span><span class="lineCov">         90 :           [(match_operand:AVX256MODE2P 1 &quot;register_operand&quot; &quot;x&quot;)</span>
<span class="lineNum">   18428 </span><span class="lineCov">        190 :            (match_operand:AVX256MODE2P 2 &quot;nonimmediate_operand&quot; &quot;xm&quot;)</span>
<span class="lineNum">   18429 </span><span class="lineCov">        165 :            (match_operand:SI 3 &quot;const_0_to_255_operand&quot; &quot;n&quot;)]</span>
<span class="lineNum">   18430 </span><span class="lineCov">         25 :           UNSPEC_VPERMIL2F128))]</span>
<span class="lineNum">   18431 </span><span class="lineCov">         68 :   &quot;TARGET_AVX&quot;</span>
<span class="lineNum">   18432 </span><span class="lineCov">        179 :   &quot;vperm2&lt;i128&gt;\t{%3, %2, %1, %0|%0, %1, %2, %3}&quot;</span>
<span class="lineNum">   18433 </span><span class="lineCov">        332 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">   18434 </span><span class="lineCov">         90 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<a name="18435"><span class="lineNum">   18435 </span><span class="lineCov">        275 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span></a>
<span class="lineNum">   18436 </span><span class="lineCov">        250 :    (set_attr &quot;prefix&quot; &quot;vex&quot;)</span>
<span class="lineNum">   18437 </span><span class="lineCov">        280 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   18438 </span><span class="lineCov">        232 : </span>
<span class="lineNum">   18439 </span><span class="lineCov">       1677 : (define_insn &quot;*avx_vperm2f128&lt;mode&gt;_nozero&quot;</span>
<span class="lineNum">   18440 </span><span class="lineCov">       1677 :   [(set (match_operand:AVX256MODE2P 0 &quot;register_operand&quot; &quot;=x&quot;)</span>
<span class="lineNum">   18441 </span><span class="lineCov">        165 :         (vec_select:AVX256MODE2P</span>
<a name="18442"><span class="lineNum">   18442 </span><span class="lineCov">       2034 :           (vec_concat:&lt;ssedoublevecmode&gt;</span></a>
<span class="lineNum">   18443 </span><span class="lineCov">       1934 :             (match_operand:AVX256MODE2P 1 &quot;register_operand&quot; &quot;x&quot;)</span>
<span class="lineNum">   18444 </span>            :             (match_operand:AVX256MODE2P 2 &quot;nonimmediate_operand&quot; &quot;xm&quot;))
<span class="lineNum">   18445 </span><span class="lineCov">        752 :           (match_parallel 3 &quot;&quot;</span>
<span class="lineNum">   18446 </span><span class="lineCov">        852 :             [(match_operand 4 &quot;const_int_operand&quot;)])))]</span>
<span class="lineNum">   18447 </span><span class="lineCov">       2261 :   &quot;TARGET_AVX</span>
<span class="lineNum">   18448 </span><span class="lineCov">      21105 :    &amp;&amp; avx_vperm2f128_parallel (operands[3], &lt;MODE&gt;mode)&quot;</span>
<span class="lineNum">   18449 </span><span class="lineCov">      19894 : {</span>
<span class="lineNum">   18450 </span><span class="lineCov">        195 :   int mask = avx_vperm2f128_parallel (operands[3], &lt;MODE&gt;mode) - 1;</span>
<span class="lineNum">   18451 </span><span class="lineCov">       2351 :   if (mask == 0x12)</span>
<span class="lineNum">   18452 </span><span class="lineCov">        243 :     return &quot;vinsert&lt;i128&gt;\t{$0, %x2, %1, %0|%0, %1, %x2, 0}&quot;;</span>
<span class="lineNum">   18453 </span><span class="lineCov">      26407 :   if (mask == 0x20)</span>
<span class="lineNum">   18454 </span><span class="lineCov">      43323 :     return &quot;vinsert&lt;i128&gt;\t{$1, %x2, %1, %0|%0, %1, %x2, 1}&quot;;</span>
<span class="lineNum">   18455 </span><span class="lineCov">       1783 :   operands[3] = GEN_INT (mask);</span>
<span class="lineNum">   18456 </span><span class="lineCov">     220640 :   return &quot;vperm2&lt;i128&gt;\t{%3, %2, %1, %0|%0, %1, %2, %3}&quot;;</span>
<span class="lineNum">   18457 </span><span class="lineCov">     219073 : }</span>
<span class="lineNum">   18458 </span><span class="lineCov">     219033 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<a name="18459"><span class="lineNum">   18459 </span><span class="lineCov">     219008 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span></a>
<span class="lineNum">   18460 </span><span class="lineCov">     218897 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   18461 </span><span class="lineCov">       2148 :    (set_attr &quot;prefix&quot; &quot;vex&quot;)</span>
<span class="lineNum">   18462 </span><span class="lineCov">      41312 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   18463 </span><span class="lineCov">      41312 : </span>
<span class="lineNum">   18464 </span><span class="lineCov">      41301 : (define_insn &quot;*ssse3_palignr&lt;mode&gt;_perm&quot;</span>
<span class="lineNum">   18465 </span><span class="lineCov">        141 :   [(set (match_operand:V_128 0 &quot;register_operand&quot; &quot;=x,x,v&quot;)</span>
<span class="lineNum">   18466 </span><span class="lineCov">         65 :       (vec_select:V_128</span>
<span class="lineNum">   18467 </span><span class="lineCov">         23 :         (match_operand:V_128 1 &quot;register_operand&quot; &quot;0,x,v&quot;)</span>
<span class="lineNum">   18468 </span><span class="lineCov">         23 :         (match_parallel 2 &quot;palignr_operand&quot;</span>
<span class="lineNum">   18469 </span><span class="lineCov">     107686 :           [(match_operand 3 &quot;const_int_operand&quot; &quot;n,n,n&quot;)])))]</span>
<span class="lineNum">   18470 </span><span class="lineCov">     107810 :   &quot;TARGET_SSSE3&quot;</span>
<span class="lineNum">   18471 </span><span class="lineCov">      26691 : {</span>
<span class="lineNum">   18472 </span><span class="lineCov">        103 :   operands[2] = (GEN_INT (INTVAL (operands[3])</span>
<span class="lineNum">   18473 </span><span class="lineCov">         65 :                  * GET_MODE_UNIT_SIZE (GET_MODE (operands[0]))));</span>
<span class="lineNum">   18474 </span><span class="lineCov">      42379 : </span>
<span class="lineNum">   18475 </span><span class="lineCov">      42448 :   switch (which_alternative)</span>
<span class="lineNum">   18476 </span><span class="lineCov">      42339 :     {</span>
<span class="lineNum">   18477 </span><span class="lineCov">       6662 :     case 0:</span>
<span class="lineNum">   18478 </span><span class="lineCov">        178 :       return &quot;palignr\t{%2, %1, %0|%0, %1, %2}&quot;;</span>
<span class="lineNum">   18479 </span><span class="lineCov">       3185 :     case 1:</span>
<span class="lineNum">   18480 </span><span class="lineCov">       4552 :     case 2:</span>
<span class="lineNum">   18481 </span><span class="lineCov">      19574 :       return &quot;vpalignr\t{%2, %1, %1, %0|%0, %1, %1, %2}&quot;;</span>
<span class="lineNum">   18482 </span><span class="lineCov">      19822 :     default:</span>
<span class="lineNum">   18483 </span><span class="lineCov">         12 :       gcc_unreachable ();</span>
<span class="lineNum">   18484 </span><span class="lineCov">         90 :     }</span>
<span class="lineNum">   18485 </span><span class="lineCov">         90 : }</span>
<span class="lineNum">   18486 </span><span class="lineCov">         88 :   [(set_attr &quot;isa&quot; &quot;noavx,avx,avx512bw&quot;)</span>
<a name="18487"><span class="lineNum">   18487 </span><span class="lineCov">        422 :    (set_attr &quot;type&quot; &quot;sseishft&quot;)</span></a>
<span class="lineNum">   18488 </span><span class="lineCov">        500 :    (set_attr &quot;atom_unit&quot; &quot;sishuf&quot;)</span>
<span class="lineNum">   18489 </span><span class="lineCov">         44 :    (set_attr &quot;prefix_data16&quot; &quot;1,*,*&quot;)</span>
<span class="lineNum">   18490 </span><span class="lineCov">         76 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   18491 </span><span class="lineCov">         76 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   18492 </span><span class="lineCov">         76 :    (set_attr &quot;prefix&quot; &quot;orig,vex,evex&quot;)])</span>
<span class="lineNum">   18493 </span><span class="lineCov">         76 : </span>
<span class="lineNum">   18494 </span>            : (define_expand &quot;avx512vl_vinsert&lt;mode&gt;&quot;
<span class="lineNum">   18495 </span><span class="lineCov">      87895 :   [(match_operand:VI48F_256 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   18496 </span>            :    (match_operand:VI48F_256 1 &quot;register_operand&quot;)
<span class="lineNum">   18497 </span><span class="lineCov">      87895 :    (match_operand:&lt;ssehalfvecmode&gt; 2 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   18498 </span><span class="lineCov">      87895 :    (match_operand:SI 3 &quot;const_0_to_1_operand&quot;)</span>
<span class="lineNum">   18499 </span><span class="lineCov">      87895 :    (match_operand:VI48F_256 4 &quot;register_operand&quot;)</span>
<span class="lineNum">   18500 </span><span class="lineCov">      87895 :    (match_operand:&lt;avx512fmaskmode&gt; 5 &quot;register_operand&quot;)]</span>
<span class="lineNum">   18501 </span>            :   &quot;TARGET_AVX512VL&quot;
<span class="lineNum">   18502 </span><span class="lineCov">      87895 : {</span>
<span class="lineNum">   18503 </span>            :   rtx (*insn)(rtx, rtx, rtx, rtx, rtx);
<span class="lineNum">   18504 </span><span class="lineCov">       7428 : </span>
<span class="lineNum">   18505 </span><span class="lineCov">       7428 :   switch (INTVAL (operands[3]))</span>
<span class="lineNum">   18506 </span><span class="lineCov">       7428 :     {</span>
<span class="lineNum">   18507 </span>            :     case 0:
<span class="lineNum">   18508 </span><span class="lineCov">       7349 :       insn = gen_vec_set_lo_&lt;mode&gt;_mask;</span>
<span class="lineNum">   18509 </span><span class="lineCov">        217 :       break;</span>
<span class="lineNum">   18510 </span><span class="lineCov">       7047 :     case 1:</span>
<span class="lineNum">   18511 </span><span class="lineCov">       7252 :       insn = gen_vec_set_hi_&lt;mode&gt;_mask;</span>
<span class="lineNum">   18512 </span>            :       break;
<span class="lineNum">   18513 </span>            :     default:
<span class="lineNum">   18514 </span>            :       gcc_unreachable ();
<span class="lineNum">   18515 </span><span class="lineCov">        217 :     }</span>
<span class="lineNum">   18516 </span><span class="lineCov">        217 : </span>
<span class="lineNum">   18517 </span><span class="lineCov">        217 :   emit_insn (insn (operands[0], operands[1], operands[2], operands[4],</span>
<span class="lineNum">   18518 </span><span class="lineCov">        217 :                    operands[5]));</span>
<span class="lineNum">   18519 </span><span class="lineCov">        217 :   DONE;</span>
<span class="lineNum">   18520 </span><span class="lineCov">        217 : })</span>
<span class="lineNum">   18521 </span><span class="lineCov">        217 : </span>
<span class="lineNum">   18522 </span><span class="lineCov">        217 : (define_expand &quot;avx_vinsertf128&lt;mode&gt;&quot;</span>
<span class="lineNum">   18523 </span><span class="lineCov">        217 :   [(match_operand:V_256 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   18524 </span><span class="lineCov">        217 :    (match_operand:V_256 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   18525 </span><span class="lineCov">        217 :    (match_operand:&lt;ssehalfvecmode&gt; 2 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   18526 </span><span class="lineCov">        217 :    (match_operand:SI 3 &quot;const_0_to_1_operand&quot;)]</span>
<span class="lineNum">   18527 </span>            :   &quot;TARGET_AVX&quot;
<span class="lineNum">   18528 </span><span class="lineCov">        217 : {</span>
<span class="lineNum">   18529 </span>            :   rtx (*insn)(rtx, rtx, rtx);
<span class="lineNum">   18530 </span>            : 
<span class="lineNum">   18531 </span>            :   switch (INTVAL (operands[3]))
<span class="lineNum">   18532 </span>            :     {
<span class="lineNum">   18533 </span>            :     case 0:
<span class="lineNum">   18534 </span>            :       insn = gen_vec_set_lo_&lt;mode&gt;;
<span class="lineNum">   18535 </span>            :       break;
<span class="lineNum">   18536 </span>            :     case 1:
<span class="lineNum">   18537 </span>            :       insn = gen_vec_set_hi_&lt;mode&gt;;
<span class="lineNum">   18538 </span><span class="lineCov">        217 :       break;</span>
<span class="lineNum">   18539 </span><span class="lineCov">        217 :     default:</span>
<span class="lineNum">   18540 </span><span class="lineCov">        217 :       gcc_unreachable ();</span>
<span class="lineNum">   18541 </span>            :     }
<span class="lineNum">   18542 </span>            : 
<span class="lineNum">   18543 </span>            :   emit_insn (insn (operands[0], operands[1], operands[2]));
<span class="lineNum">   18544 </span>            :   DONE;
<span class="lineNum">   18545 </span><span class="lineCov">        217 : })</span>
<span class="lineNum">   18546 </span>            : 
<a name="18547"><span class="lineNum">   18547 </span>            : (define_insn &quot;vec_set_lo_&lt;mode&gt;&lt;mask_name&gt;&quot;</a>
<span class="lineNum">   18548 </span>            :   [(set (match_operand:VI8F_256 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   18549 </span>            :         (vec_concat:VI8F_256
<span class="lineNum">   18550 </span>            :           (match_operand:&lt;ssehalfvecmode&gt; 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;)
<span class="lineNum">   18551 </span><span class="lineCov">        217 :           (vec_select:&lt;ssehalfvecmode&gt;</span>
<span class="lineNum">   18552 </span><span class="lineCov">         12 :             (match_operand:VI8F_256 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   18553 </span><span class="lineCov">        205 :             (parallel [(const_int 2) (const_int 3)]))))]</span>
<span class="lineNum">   18554 </span><span class="lineCov">        249 :   &quot;TARGET_AVX &amp;&amp; &lt;mask_avx512dq_condition&gt;&quot;</span>
<span class="lineNum">   18555 </span><span class="lineCov">        233 : {</span>
<span class="lineNum">   18556 </span><span class="lineCov">        229 :   if (TARGET_AVX512DQ)</span>
<span class="lineNum">   18557 </span><span class="lineCov">        432 :     return &quot;vinsert&lt;shuffletype&gt;64x2\t{$0x0, %2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2, 0x0}&quot;;</span>
<span class="lineNum">   18558 </span><span class="lineCov">        231 :   else if (TARGET_AVX512VL)</span>
<span class="lineNum">   18559 </span><span class="lineCov">         15 :     return &quot;vinsert&lt;shuffletype&gt;32x4\t{$0x0, %2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2, 0x0}&quot;;</span>
<span class="lineNum">   18560 </span><span class="lineCov">        208 :   else</span>
<span class="lineNum">   18561 </span><span class="lineCov">          9 :     return &quot;vinsert&lt;i128&gt;\t{$0x0, %2, %1, %0|%0, %1, %2, 0x0}&quot;;</span>
<span class="lineNum">   18562 </span><span class="lineCov">        129 : }</span>
<span class="lineNum">   18563 </span><span class="lineCov">        129 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<a name="18564"><span class="lineNum">   18564 </span><span class="lineCov">        129 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span></a>
<span class="lineNum">   18565 </span><span class="lineCov">         60 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<a name="18566"><span class="lineNum">   18566 </span><span class="lineCov">         47 :    (set_attr &quot;prefix&quot; &quot;vex&quot;)</span></a>
<span class="lineNum">   18567 </span><span class="lineCov">         25 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   18568 </span><span class="lineCov">       1115 : </span>
<span class="lineNum">   18569 </span><span class="lineCov">         25 : (define_insn &quot;vec_set_hi_&lt;mode&gt;&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   18570 </span><span class="lineCov">        154 :   [(set (match_operand:VI8F_256 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   18571 </span><span class="lineCov">       1090 :         (vec_concat:VI8F_256</span>
<span class="lineNum">   18572 </span><span class="lineCov">       1090 :           (vec_select:&lt;ssehalfvecmode&gt;</span>
<span class="lineNum">   18573 </span><span class="lineCov">       1090 :             (match_operand:VI8F_256 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   18574 </span><span class="lineCov">       1090 :             (parallel [(const_int 0) (const_int 1)]))</span>
<span class="lineNum">   18575 </span><span class="lineCov">       1090 :           (match_operand:&lt;ssehalfvecmode&gt; 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;)))]</span>
<span class="lineNum">   18576 </span><span class="lineCov">         47 :   &quot;TARGET_AVX &amp;&amp; &lt;mask_avx512dq_condition&gt;&quot;</span>
<span class="lineNum">   18577 </span><span class="lineCov">        186 : {</span>
<span class="lineNum">   18578 </span><span class="lineCov">       1110 :   if (TARGET_AVX512DQ)</span>
<span class="lineNum">   18579 </span>            :     return &quot;vinsert&lt;shuffletype&gt;64x2\t{$0x1, %2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2, 0x1}&quot;;
<span class="lineNum">   18580 </span><span class="lineCov">        497 :   else if (TARGET_AVX512VL)</span>
<span class="lineNum">   18581 </span><span class="lineCov">        477 :     return &quot;vinsert&lt;shuffletype&gt;32x4\t{$0x1, %2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2, 0x1}&quot;;</span>
<span class="lineNum">   18582 </span><span class="lineCov">        254 :   else</span>
<span class="lineNum">   18583 </span><span class="lineCov">        241 :     return &quot;vinsert&lt;i128&gt;\t{$0x1, %2, %1, %0|%0, %1, %2, 0x1}&quot;;</span>
<span class="lineNum">   18584 </span><span class="lineCov">        440 : }</span>
<span class="lineNum">   18585 </span><span class="lineCov">         49 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<a name="18586"><span class="lineNum">   18586 </span><span class="lineCov">        223 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span></a>
<span class="lineNum">   18587 </span><span class="lineCov">        223 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   18588 </span><span class="lineCov">        142 :    (set_attr &quot;prefix&quot; &quot;vex&quot;)</span>
<span class="lineNum">   18589 </span><span class="lineCov">         62 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   18590 </span><span class="lineCov">        236 : </span>
<span class="lineNum">   18591 </span><span class="lineCov">        220 : (define_insn &quot;vec_set_lo_&lt;mode&gt;&lt;mask_name&gt;&quot;</span>
<a name="18592"><span class="lineNum">   18592 </span><span class="lineCov">        233 :   [(set (match_operand:VI4F_256 0 &quot;register_operand&quot; &quot;=v&quot;)</span></a>
<span class="lineNum">   18593 </span><span class="lineCov">        233 :         (vec_concat:VI4F_256</span>
<span class="lineNum">   18594 </span><span class="lineCov">        440 :           (match_operand:&lt;ssehalfvecmode&gt; 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;)</span>
<span class="lineNum">   18595 </span><span class="lineCov">        244 :           (vec_select:&lt;ssehalfvecmode&gt;</span>
<span class="lineNum">   18596 </span><span class="lineCov">        413 :             (match_operand:VI4F_256 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   18597 </span><span class="lineCov">        204 :             (parallel [(const_int 4) (const_int 5)</span>
<span class="lineNum">   18598 </span><span class="lineCov">       1651 :                        (const_int 6) (const_int 7)]))))]</span>
<span class="lineNum">   18599 </span><span class="lineCov">       1957 :   &quot;TARGET_AVX&quot;</span>
<span class="lineNum">   18600 </span><span class="lineCov">       1961 : {</span>
<span class="lineNum">   18601 </span><span class="lineCov">       2794 :   if (TARGET_AVX512VL)</span>
<span class="lineNum">   18602 </span><span class="lineCov">       2765 :     return &quot;vinsert&lt;shuffletype&gt;32x4\t{$0x0, %2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2, 0x0}&quot;;</span>
<span class="lineNum">   18603 </span><span class="lineCov">       4617 :   else</span>
<span class="lineNum">   18604 </span><span class="lineCov">       1858 :     return &quot;vinsert&lt;i128&gt;\t{$0x0, %2, %1, %0|%0, %1, %2, 0x0}&quot;;</span>
<span class="lineNum">   18605 </span><span class="lineCov">       2776 : }</span>
<span class="lineNum">   18606 </span><span class="lineCov">       1841 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<a name="18607"><span class="lineNum">   18607 </span><span class="lineCov">       8055 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span></a>
<span class="lineNum">   18608 </span><span class="lineCov">       6212 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   18609 </span><span class="lineCov">         77 :    (set_attr &quot;prefix&quot; &quot;vex&quot;)</span>
<span class="lineNum">   18610 </span><span class="lineCov">       1872 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   18611 </span><span class="lineCov">       8008 : </span>
<span class="lineNum">   18612 </span><span class="lineCov">       6138 : (define_insn &quot;vec_set_hi_&lt;mode&gt;&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   18613 </span><span class="lineNoCov">          0 :   [(set (match_operand:VI4F_256 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   18614 </span><span class="lineCov">       1841 :         (vec_concat:VI4F_256</span>
<span class="lineNum">   18615 </span><span class="lineNoCov">          0 :           (vec_select:&lt;ssehalfvecmode&gt;</span>
<span class="lineNum">   18616 </span><span class="lineCov">       1843 :             (match_operand:VI4F_256 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   18617 </span><span class="lineCov">       1841 :             (parallel [(const_int 0) (const_int 1)</span>
<span class="lineNum">   18618 </span><span class="lineCov">       1841 :                        (const_int 2) (const_int 3)]))</span>
<span class="lineNum">   18619 </span><span class="lineCov">       1843 :           (match_operand:&lt;ssehalfvecmode&gt; 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;)))]</span>
<span class="lineNum">   18620 </span><span class="lineCov">       3863 :   &quot;TARGET_AVX&quot;</span>
<span class="lineNum">   18621 </span><span class="lineCov">        314 : {</span>
<span class="lineNum">   18622 </span><span class="lineCov">         74 :   if (TARGET_AVX512VL)</span>
<span class="lineNum">   18623 </span>            :     return &quot;vinsert&lt;shuffletype&gt;32x4\t{$0x1, %2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2, 0x1}&quot;;
<span class="lineNum">   18624 </span><span class="lineCov">        233 :   else</span>
<span class="lineNum">   18625 </span><span class="lineCov">        273 :     return &quot;vinsert&lt;i128&gt;\t{$0x1, %2, %1, %0|%0, %1, %2, 0x1}&quot;;</span>
<span class="lineNum">   18626 </span><span class="lineCov">        237 : }</span>
<span class="lineNum">   18627 </span><span class="lineCov">          8 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<a name="18628"><span class="lineNum">   18628 </span><span class="lineCov">          8 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span></a>
<span class="lineNum">   18629 </span><span class="lineCov">        288 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   18630 </span><span class="lineCov">        363 :    (set_attr &quot;prefix&quot; &quot;vex&quot;)</span>
<span class="lineNum">   18631 </span><span class="lineCov">         12 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   18632 </span><span class="lineCov">         10 : </span>
<span class="lineNum">   18633 </span><span class="lineCov">          4 : (define_insn &quot;vec_set_lo_v16hi&quot;</span>
<span class="lineNum">   18634 </span><span class="lineCov">        290 :   [(set (match_operand:V16HI 0 &quot;register_operand&quot; &quot;=x,v&quot;)</span>
<span class="lineNum">   18635 </span><span class="lineCov">         86 :         (vec_concat:V16HI</span>
<span class="lineNum">   18636 </span><span class="lineCov">        200 :           (match_operand:V8HI 2 &quot;nonimmediate_operand&quot; &quot;xm,vm&quot;)</span>
<span class="lineNum">   18637 </span><span class="lineCov">          2 :           (vec_select:V8HI</span>
<span class="lineNum">   18638 </span><span class="lineCov">        106 :             (match_operand:V16HI 1 &quot;register_operand&quot; &quot;x,v&quot;)</span>
<span class="lineNum">   18639 </span><span class="lineCov">        106 :             (parallel [(const_int 8) (const_int 9)</span>
<span class="lineNum">   18640 </span><span class="lineCov">        106 :                        (const_int 10) (const_int 11)</span>
<span class="lineNum">   18641 </span><span class="lineCov">          8 :                        (const_int 12) (const_int 13)</span>
<span class="lineNum">   18642 </span><span class="lineCov">          8 :                        (const_int 14) (const_int 15)]))))]</span>
<span class="lineNum">   18643 </span><span class="lineCov">          7 :   &quot;TARGET_AVX&quot;</span>
<span class="lineNum">   18644 </span><span class="lineNoCov">          0 :   &quot;@</span>
<span class="lineNum">   18645 </span>            :    vinsert%~128\t{$0x0, %2, %1, %0|%0, %1, %2, 0x0}
<span class="lineNum">   18646 </span>            :    vinserti32x4\t{$0x0, %2, %1, %0|%0, %1, %2, 0x0}&quot;
<span class="lineNum">   18647 </span>            :   [(set_attr &quot;type&quot; &quot;sselog&quot;)
<a name="18648"><span class="lineNum">   18648 </span><span class="lineCov">       1858 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span></a>
<span class="lineNum">   18649 </span>            :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)
<span class="lineNum">   18650 </span><span class="lineCov">       1441 :    (set_attr &quot;prefix&quot; &quot;vex,evex&quot;)</span>
<span class="lineNum">   18651 </span><span class="lineCov">         49 :    (set_attr &quot;mode&quot; &quot;OI&quot;)])</span>
<span class="lineNum">   18652 </span><span class="lineCov">         49 : </span>
<span class="lineNum">   18653 </span><span class="lineCov">       1883 : (define_insn &quot;vec_set_hi_v16hi&quot;</span>
<span class="lineNum">   18654 </span><span class="lineCov">       1834 :   [(set (match_operand:V16HI 0 &quot;register_operand&quot; &quot;=x,v&quot;)</span>
<span class="lineNum">   18655 </span><span class="lineCov">       1907 :         (vec_concat:V16HI</span>
<span class="lineNum">   18656 </span><span class="lineCov">         73 :           (vec_select:V8HI</span>
<span class="lineNum">   18657 </span><span class="lineCov">       1858 :             (match_operand:V16HI 1 &quot;register_operand&quot; &quot;x,v&quot;)</span>
<span class="lineNum">   18658 </span><span class="lineCov">       1907 :             (parallel [(const_int 0) (const_int 1)</span>
<span class="lineNum">   18659 </span><span class="lineCov">       1907 :                        (const_int 2) (const_int 3)</span>
<span class="lineNum">   18660 </span><span class="lineCov">       1834 :                        (const_int 4) (const_int 5)</span>
<span class="lineNum">   18661 </span><span class="lineCov">         73 :                        (const_int 6) (const_int 7)]))</span>
<span class="lineNum">   18662 </span><span class="lineCov">         73 :           (match_operand:V8HI 2 &quot;nonimmediate_operand&quot; &quot;xm,vm&quot;)))]</span>
<span class="lineNum">   18663 </span><span class="lineCov">         25 :   &quot;TARGET_AVX&quot;</span>
<span class="lineNum">   18664 </span><span class="lineCov">         76 :   &quot;@</span>
<span class="lineNum">   18665 </span>            :    vinsert%~128\t{$0x1, %2, %1, %0|%0, %1, %2, 0x1}
<span class="lineNum">   18666 </span><span class="lineCov">          3 :    vinserti32x4\t{$0x1, %2, %1, %0|%0, %1, %2, 0x1}&quot;</span>
<span class="lineNum">   18667 </span><span class="lineCov">          3 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">   18668 </span><span class="lineCov">          3 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   18669 </span>            :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)
<span class="lineNum">   18670 </span>            :    (set_attr &quot;prefix&quot; &quot;vex,evex&quot;)
<span class="lineNum">   18671 </span><span class="lineCov">        474 :    (set_attr &quot;mode&quot; &quot;OI&quot;)])</span>
<span class="lineNum">   18672 </span><span class="lineCov">        474 : </span>
<span class="lineNum">   18673 </span>            : (define_insn &quot;vec_set_lo_v32qi&quot;
<span class="lineNum">   18674 </span><span class="lineCov">        474 :   [(set (match_operand:V32QI 0 &quot;register_operand&quot; &quot;=x,v&quot;)</span>
<span class="lineNum">   18675 </span><span class="lineCov">        474 :         (vec_concat:V32QI</span>
<span class="lineNum">   18676 </span><span class="lineCov">        474 :           (match_operand:V16QI 2 &quot;nonimmediate_operand&quot; &quot;xm,v&quot;)</span>
<span class="lineNum">   18677 </span>            :           (vec_select:V16QI
<span class="lineNum">   18678 </span><span class="lineCov">         19 :             (match_operand:V32QI 1 &quot;register_operand&quot; &quot;x,v&quot;)</span>
<span class="lineNum">   18679 </span><span class="lineCov">         19 :             (parallel [(const_int 16) (const_int 17)</span>
<span class="lineNum">   18680 </span><span class="lineCov">         19 :                        (const_int 18) (const_int 19)</span>
<span class="lineNum">   18681 </span>            :                        (const_int 20) (const_int 21)
<span class="lineNum">   18682 </span>            :                        (const_int 22) (const_int 23)
<span class="lineNum">   18683 </span>            :                        (const_int 24) (const_int 25)
<span class="lineNum">   18684 </span>            :                        (const_int 26) (const_int 27)
<span class="lineNum">   18685 </span>            :                        (const_int 28) (const_int 29)
<span class="lineNum">   18686 </span>            :                        (const_int 30) (const_int 31)]))))]
<span class="lineNum">   18687 </span><span class="lineCov">          2 :   &quot;TARGET_AVX&quot;</span>
<span class="lineNum">   18688 </span><span class="lineNoCov">          0 :   &quot;@</span>
<span class="lineNum">   18689 </span>            :    vinsert%~128\t{$0x0, %2, %1, %0|%0, %1, %2, 0x0}
<span class="lineNum">   18690 </span>            :    vinserti32x4\t{$0x0, %2, %1, %0|%0, %1, %2, 0x0}&quot;
<span class="lineNum">   18691 </span>            :   [(set_attr &quot;type&quot; &quot;sselog&quot;)
<span class="lineNum">   18692 </span>            :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)
<span class="lineNum">   18693 </span>            :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)
<span class="lineNum">   18694 </span>            :    (set_attr &quot;prefix&quot; &quot;vex,evex&quot;)
<span class="lineNum">   18695 </span><span class="lineCov">     165003 :    (set_attr &quot;mode&quot; &quot;OI&quot;)])</span>
<span class="lineNum">   18696 </span><span class="lineCov">     165003 : </span>
<span class="lineNum">   18697 </span><span class="lineCov">     165003 : (define_insn &quot;vec_set_hi_v32qi&quot;</span>
<span class="lineNum">   18698 </span><span class="lineCov">     165003 :   [(set (match_operand:V32QI 0 &quot;register_operand&quot; &quot;=x,v&quot;)</span>
<span class="lineNum">   18699 </span><span class="lineCov">     165003 :         (vec_concat:V32QI</span>
<span class="lineNum">   18700 </span><span class="lineCov">     165003 :           (vec_select:V16QI</span>
<span class="lineNum">   18701 </span><span class="lineCov">     165003 :             (match_operand:V32QI 1 &quot;register_operand&quot; &quot;x,v&quot;)</span>
<span class="lineNum">   18702 </span><span class="lineCov">     165003 :             (parallel [(const_int 0) (const_int 1)</span>
<span class="lineNum">   18703 </span><span class="lineCov">     165003 :                        (const_int 2) (const_int 3)</span>
<span class="lineNum">   18704 </span>            :                        (const_int 4) (const_int 5)
<span class="lineNum">   18705 </span><span class="lineCov">       4538 :                        (const_int 6) (const_int 7)</span>
<span class="lineNum">   18706 </span><span class="lineCov">       4634 :                        (const_int 8) (const_int 9)</span>
<span class="lineNum">   18707 </span><span class="lineCov">       4634 :                        (const_int 10) (const_int 11)</span>
<span class="lineNum">   18708 </span>            :                        (const_int 12) (const_int 13)
<span class="lineNum">   18709 </span><span class="lineCov">         24 :                        (const_int 14) (const_int 15)]))</span>
<span class="lineNum">   18710 </span>            :           (match_operand:V16QI 2 &quot;nonimmediate_operand&quot; &quot;xm,vm&quot;)))]
<span class="lineNum">   18711 </span><span class="lineCov">          1 :   &quot;TARGET_AVX&quot;</span>
<span class="lineNum">   18712 </span><span class="lineCov">          3 :   &quot;@</span>
<span class="lineNum">   18713 </span>            :    vinsert%~128\t{$0x1, %2, %1, %0|%0, %1, %2, 0x1}
<span class="lineNum">   18714 </span><span class="lineCov">         96 :    vinserti32x4\t{$0x1, %2, %1, %0|%0, %1, %2, 0x1}&quot;</span>
<span class="lineNum">   18715 </span><span class="lineCov">         96 :   [(set_attr &quot;type&quot; &quot;sselog&quot;)</span>
<span class="lineNum">   18716 </span><span class="lineCov">         96 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   18717 </span><span class="lineNoCov">          0 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   18718 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix&quot; &quot;vex,evex&quot;)</span>
<a name="18719"><span class="lineNum">   18719 </span>            :    (set_attr &quot;mode&quot; &quot;OI&quot;)])</a>
<span class="lineNum">   18720 </span>            : 
<span class="lineNum">   18721 </span><span class="lineCov">        343 : (define_insn &quot;&lt;avx_avx2&gt;_maskload&lt;ssemodesuffix&gt;&lt;avxsizesuffix&gt;&quot;</span>
<span class="lineNum">   18722 </span>            :   [(set (match_operand:V48_AVX2 0 &quot;register_operand&quot; &quot;=x&quot;)
<span class="lineNum">   18723 </span><span class="lineCov">        192 :         (unspec:V48_AVX2</span>
<span class="lineNum">   18724 </span>            :           [(match_operand:&lt;sseintvecmode&gt; 2 &quot;register_operand&quot; &quot;x&quot;)
<span class="lineNum">   18725 </span><span class="lineCov">        463 :            (match_operand:V48_AVX2 1 &quot;memory_operand&quot; &quot;m&quot;)]</span>
<span class="lineNum">   18726 </span><span class="lineCov">        247 :           UNSPEC_MASKMOV))]</span>
<span class="lineNum">   18727 </span><span class="lineCov">         21 :   &quot;TARGET_AVX&quot;</span>
<span class="lineNum">   18728 </span><span class="lineCov">         23 :   &quot;v&lt;sseintprefix&gt;maskmov&lt;ssemodesuffix&gt;\t{%1, %2, %0|%0, %2, %1}&quot;</span>
<span class="lineNum">   18729 </span><span class="lineCov">        247 :   [(set_attr &quot;type&quot; &quot;sselog1&quot;)</span>
<span class="lineNum">   18730 </span><span class="lineCov">        247 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   18731 </span><span class="lineCov">        176 :    (set_attr &quot;prefix&quot; &quot;vex&quot;)</span>
<span class="lineNum">   18732 </span><span class="lineCov">        332 :    (set_attr &quot;btver2_decode&quot; &quot;vector&quot;)</span>
<span class="lineNum">   18733 </span><span class="lineCov">        332 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   18734 </span><span class="lineCov">        216 : </span>
<span class="lineNum">   18735 </span><span class="lineCov">        372 : (define_insn &quot;&lt;avx_avx2&gt;_maskstore&lt;ssemodesuffix&gt;&lt;avxsizesuffix&gt;&quot;</span>
<span class="lineNum">   18736 </span><span class="lineCov">        216 :   [(set (match_operand:V48_AVX2 0 &quot;memory_operand&quot; &quot;+m&quot;)</span>
<span class="lineNum">   18737 </span>            :         (unspec:V48_AVX2
<span class="lineNum">   18738 </span><span class="lineCov">         55 :           [(match_operand:&lt;sseintvecmode&gt; 1 &quot;register_operand&quot; &quot;x&quot;)</span>
<span class="lineNum">   18739 </span><span class="lineCov">         55 :            (match_operand:V48_AVX2 2 &quot;register_operand&quot; &quot;x&quot;)</span>
<span class="lineNum">   18740 </span><span class="lineCov">        195 :            (match_dup 0)]</span>
<span class="lineNum">   18741 </span><span class="lineCov">        140 :           UNSPEC_MASKMOV))]</span>
<span class="lineNum">   18742 </span><span class="lineCov">        233 :   &quot;TARGET_AVX&quot;</span>
<span class="lineNum">   18743 </span><span class="lineCov">         42 :   &quot;v&lt;sseintprefix&gt;maskmov&lt;ssemodesuffix&gt;\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   18744 </span><span class="lineCov">         30 :   [(set_attr &quot;type&quot; &quot;sselog1&quot;)</span>
<span class="lineNum">   18745 </span><span class="lineCov">         30 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   18746 </span><span class="lineCov">         30 :    (set_attr &quot;prefix&quot; &quot;vex&quot;)</span>
<span class="lineNum">   18747 </span><span class="lineCov">        397 :    (set_attr &quot;btver2_decode&quot; &quot;vector&quot;) </span>
<span class="lineNum">   18748 </span><span class="lineCov">        553 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   18749 </span>            : 
<span class="lineNum">   18750 </span>            : (define_expand &quot;maskload&lt;mode&gt;&lt;sseintvecmodelower&gt;&quot;
<span class="lineNum">   18751 </span>            :   [(set (match_operand:V48_AVX2 0 &quot;register_operand&quot;)
<span class="lineNum">   18752 </span>            :         (unspec:V48_AVX2
<span class="lineNum">   18753 </span><span class="lineCov">         72 :           [(match_operand:&lt;sseintvecmode&gt; 2 &quot;register_operand&quot;)</span>
<span class="lineNum">   18754 </span>            :            (match_operand:V48_AVX2 1 &quot;memory_operand&quot;)]
<span class="lineNum">   18755 </span>            :           UNSPEC_MASKMOV))]
<span class="lineNum">   18756 </span>            :   &quot;TARGET_AVX&quot;)
<span class="lineNum">   18757 </span>            : 
<span class="lineNum">   18758 </span><span class="lineNoCov">          0 : (define_expand &quot;maskload&lt;mode&gt;&lt;avx512fmaskmodelower&gt;&quot;</span>
<span class="lineNum">   18759 </span><span class="lineNoCov">          0 :   [(set (match_operand:V48_AVX512VL 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   18760 </span><span class="lineCov">         72 :         (vec_merge:V48_AVX512VL</span>
<span class="lineNum">   18761 </span><span class="lineCov">         72 :           (match_operand:V48_AVX512VL 1 &quot;memory_operand&quot;)</span>
<span class="lineNum">   18762 </span><span class="lineCov">         72 :           (match_dup 0)</span>
<span class="lineNum">   18763 </span><span class="lineCov">         72 :           (match_operand:&lt;avx512fmaskmode&gt; 2 &quot;register_operand&quot;)))]</span>
<span class="lineNum">   18764 </span><span class="lineCov">         72 :   &quot;TARGET_AVX512F&quot;)</span>
<span class="lineNum">   18765 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   18766 </span><span class="lineCov">         72 : (define_expand &quot;maskload&lt;mode&gt;&lt;avx512fmaskmodelower&gt;&quot;</span>
<span class="lineNum">   18767 </span><span class="lineCov">         72 :   [(set (match_operand:VI12_AVX512VL 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   18768 </span><span class="lineCov">         72 :         (vec_merge:VI12_AVX512VL</span>
<span class="lineNum">   18769 </span><span class="lineCov">         72 :           (match_operand:VI12_AVX512VL 1 &quot;memory_operand&quot;)</span>
<span class="lineNum">   18770 </span>            :           (match_dup 0)
<span class="lineNum">   18771 </span>            :           (match_operand:&lt;avx512fmaskmode&gt; 2 &quot;register_operand&quot;)))]
<span class="lineNum">   18772 </span><span class="lineCov">        156 :   &quot;TARGET_AVX512BW&quot;)</span>
<span class="lineNum">   18773 </span>            : 
<span class="lineNum">   18774 </span>            : (define_expand &quot;maskstore&lt;mode&gt;&lt;sseintvecmodelower&gt;&quot;
<span class="lineNum">   18775 </span>            :   [(set (match_operand:V48_AVX2 0 &quot;memory_operand&quot;)
<span class="lineNum">   18776 </span><span class="lineNoCov">          0 :         (unspec:V48_AVX2</span>
<span class="lineNum">   18777 </span><span class="lineCov">        156 :           [(match_operand:&lt;sseintvecmode&gt; 2 &quot;register_operand&quot;)</span>
<span class="lineNum">   18778 </span><span class="lineCov">        156 :            (match_operand:V48_AVX2 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   18779 </span><span class="lineCov">        156 :            (match_dup 0)]</span>
<span class="lineNum">   18780 </span><span class="lineCov">        156 :           UNSPEC_MASKMOV))]</span>
<span class="lineNum">   18781 </span><span class="lineCov">        156 :   &quot;TARGET_AVX&quot;)</span>
<span class="lineNum">   18782 </span><span class="lineCov">        156 : </span>
<span class="lineNum">   18783 </span><span class="lineNoCov">          0 : (define_expand &quot;maskstore&lt;mode&gt;&lt;avx512fmaskmodelower&gt;&quot;</span>
<span class="lineNum">   18784 </span>            :   [(set (match_operand:V48_AVX512VL 0 &quot;memory_operand&quot;)
<span class="lineNum">   18785 </span>            :         (vec_merge:V48_AVX512VL
<span class="lineNum">   18786 </span>            :           (match_operand:V48_AVX512VL 1 &quot;register_operand&quot;)
<span class="lineNum">   18787 </span><span class="lineNoCov">          0 :           (match_dup 0)</span>
<span class="lineNum">   18788 </span>            :           (match_operand:&lt;avx512fmaskmode&gt; 2 &quot;register_operand&quot;)))]
<span class="lineNum">   18789 </span>            :   &quot;TARGET_AVX512F&quot;)
<span class="lineNum">   18790 </span>            : 
<span class="lineNum">   18791 </span>            : (define_expand &quot;maskstore&lt;mode&gt;&lt;avx512fmaskmodelower&gt;&quot;
<span class="lineNum">   18792 </span>            :   [(set (match_operand:VI12_AVX512VL 0 &quot;memory_operand&quot;)
<span class="lineNum">   18793 </span>            :         (vec_merge:VI12_AVX512VL
<span class="lineNum">   18794 </span><span class="lineCov">         35 :           (match_operand:VI12_AVX512VL 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   18795 </span><span class="lineCov">        156 :           (match_dup 0)</span>
<span class="lineNum">   18796 </span><span class="lineCov">        156 :           (match_operand:&lt;avx512fmaskmode&gt; 2 &quot;register_operand&quot;)))]</span>
<span class="lineNum">   18797 </span>            :   &quot;TARGET_AVX512BW&quot;)
<span class="lineNum">   18798 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   18799 </span>            : (define_expand &quot;cbranch&lt;mode&gt;4&quot;
<span class="lineNum">   18800 </span>            :   [(set (reg:CC FLAGS_REG)
<span class="lineNum">   18801 </span>            :         (compare:CC (match_operand:VI48_AVX 1 &quot;register_operand&quot;)
<span class="lineNum">   18802 </span><span class="lineNoCov">          0 :                     (match_operand:VI48_AVX 2 &quot;nonimmediate_operand&quot;)))</span>
<span class="lineNum">   18803 </span>            :    (set (pc) (if_then_else
<span class="lineNum">   18804 </span>            :                (match_operator 0 &quot;bt_comparison_operator&quot;
<span class="lineNum">   18805 </span>            :                 [(reg:CC FLAGS_REG) (const_int 0)])
<span class="lineNum">   18806 </span>            :                (label_ref (match_operand 3))
<span class="lineNum">   18807 </span>            :                (pc)))]
<span class="lineNum">   18808 </span>            :   &quot;TARGET_SSE4_1&quot;
<span class="lineNum">   18809 </span>            : {
<span class="lineNum">   18810 </span>            :   ix86_expand_branch (GET_CODE (operands[0]),
<span class="lineNum">   18811 </span>            :                       operands[1], operands[2], operands[3]);
<span class="lineNum">   18812 </span><span class="lineCov">          3 :   DONE;</span>
<span class="lineNum">   18813 </span>            : })
<span class="lineNum">   18814 </span>            : 
<span class="lineNum">   18815 </span>            : 
<span class="lineNum">   18816 </span><span class="lineCov">          3 : (define_insn_and_split &quot;avx_&lt;castmode&gt;&lt;avxsizesuffix&gt;_&lt;castmode&gt;&quot;</span>
<span class="lineNum">   18817 </span>            :   [(set (match_operand:AVX256MODE2P 0 &quot;nonimmediate_operand&quot; &quot;=x,m&quot;)
<span class="lineNum">   18818 </span>            :         (unspec:AVX256MODE2P
<span class="lineNum">   18819 </span>            :           [(match_operand:&lt;ssehalfvecmode&gt; 1 &quot;nonimmediate_operand&quot; &quot;xm,x&quot;)]
<span class="lineNum">   18820 </span>            :           UNSPEC_CAST))]
<span class="lineNum">   18821 </span><span class="lineCov">        242 :   &quot;TARGET_AVX &amp;&amp; !(MEM_P (operands[0]) &amp;&amp; MEM_P (operands[1]))&quot;</span>
<span class="lineNum">   18822 </span><span class="lineNoCov">          0 :   &quot;#&quot;</span>
<span class="lineNum">   18823 </span><span class="lineCov">         62 :   &quot;&amp;&amp; reload_completed&quot;</span>
<span class="lineNum">   18824 </span>            :   [(set (match_dup 0) (match_dup 1))]
<span class="lineNum">   18825 </span><span class="lineCov">         95 : {</span>
<span class="lineNum">   18826 </span><span class="lineCov">        153 :   if (REG_P (operands[0]))</span>
<span class="lineNum">   18827 </span><span class="lineCov">        150 :     operands[0] = gen_lowpart (&lt;ssehalfvecmode&gt;mode, operands[0]);</span>
<span class="lineNum">   18828 </span><span class="lineCov">        256 :   else</span>
<span class="lineNum">   18829 </span>            :     operands[1] = lowpart_subreg (&lt;MODE&gt;mode, operands[1],
<span class="lineNum">   18830 </span><span class="lineCov">         10 :                                   &lt;ssehalfvecmode&gt;mode);</span>
<span class="lineNum">   18831 </span>            : })
<span class="lineNum">   18832 </span>            : 
<span class="lineNum">   18833 </span>            : ;; Modes handled by vec_init expanders.
<span class="lineNum">   18834 </span>            : (define_mode_iterator VEC_INIT_MODE
<span class="lineNum">   18835 </span>            :   [(V64QI &quot;TARGET_AVX512F&quot;) (V32QI &quot;TARGET_AVX&quot;) V16QI
<span class="lineNum">   18836 </span>            :    (V32HI &quot;TARGET_AVX512F&quot;) (V16HI &quot;TARGET_AVX&quot;) V8HI
<span class="lineNum">   18837 </span>            :    (V16SI &quot;TARGET_AVX512F&quot;) (V8SI &quot;TARGET_AVX&quot;) V4SI
<span class="lineNum">   18838 </span>            :    (V8DI &quot;TARGET_AVX512F&quot;) (V4DI &quot;TARGET_AVX&quot;) V2DI
<span class="lineNum">   18839 </span>            :    (V16SF &quot;TARGET_AVX512F&quot;) (V8SF &quot;TARGET_AVX&quot;) V4SF
<span class="lineNum">   18840 </span><span class="lineCov">          2 :    (V8DF &quot;TARGET_AVX512F&quot;) (V4DF &quot;TARGET_AVX&quot;) (V2DF &quot;TARGET_SSE2&quot;)</span>
<span class="lineNum">   18841 </span>            :    (V4TI &quot;TARGET_AVX512F&quot;) (V2TI &quot;TARGET_AVX&quot;)])
<span class="lineNum">   18842 </span>            : 
<span class="lineNum">   18843 </span>            : ;; Likewise, but for initialization from half sized vectors.
<a name="18844"><span class="lineNum">   18844 </span><span class="lineCov">          2 : ;; Thus, these are all VEC_INIT_MODE modes except V2??.</span></a>
<a name="18845"><span class="lineNum">   18845 </span>            : (define_mode_iterator VEC_INIT_HALF_MODE</a>
<span class="lineNum">   18846 </span>            :   [(V64QI &quot;TARGET_AVX512F&quot;) (V32QI &quot;TARGET_AVX&quot;) V16QI
<span class="lineNum">   18847 </span>            :    (V32HI &quot;TARGET_AVX512F&quot;) (V16HI &quot;TARGET_AVX&quot;) V8HI
<span class="lineNum">   18848 </span>            :    (V16SI &quot;TARGET_AVX512F&quot;) (V8SI &quot;TARGET_AVX&quot;) V4SI
<span class="lineNum">   18849 </span>            :    (V8DI &quot;TARGET_AVX512F&quot;) (V4DI &quot;TARGET_AVX&quot;)
<span class="lineNum">   18850 </span>            :    (V16SF &quot;TARGET_AVX512F&quot;) (V8SF &quot;TARGET_AVX&quot;) V4SF
<span class="lineNum">   18851 </span>            :    (V8DF &quot;TARGET_AVX512F&quot;) (V4DF &quot;TARGET_AVX&quot;)
<span class="lineNum">   18852 </span>            :    (V4TI &quot;TARGET_AVX512F&quot;)])
<span class="lineNum">   18853 </span>            : 
<span class="lineNum">   18854 </span><span class="lineNoCov">          0 : (define_expand &quot;vec_init&lt;mode&gt;&lt;ssescalarmodelower&gt;&quot;</span>
<span class="lineNum">   18855 </span>            :   [(match_operand:VEC_INIT_MODE 0 &quot;register_operand&quot;)
<span class="lineNum">   18856 </span>            :    (match_operand 1)]
<span class="lineNum">   18857 </span>            :   &quot;TARGET_SSE&quot;
<span class="lineNum">   18858 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">   18859 </span>            :   ix86_expand_vector_init (false, operands[0], operands[1]);
<span class="lineNum">   18860 </span>            :   DONE;
<span class="lineNum">   18861 </span>            : })
<span class="lineNum">   18862 </span>            : 
<span class="lineNum">   18863 </span>            : (define_expand &quot;vec_init&lt;mode&gt;&lt;ssehalfvecmodelower&gt;&quot;
<span class="lineNum">   18864 </span>            :   [(match_operand:VEC_INIT_HALF_MODE 0 &quot;register_operand&quot;)
<span class="lineNum">   18865 </span>            :    (match_operand 1)]
<span class="lineNum">   18866 </span>            :   &quot;TARGET_SSE&quot;
<span class="lineNum">   18867 </span>            : {
<span class="lineNum">   18868 </span><span class="lineCov">         32 :   ix86_expand_vector_init (false, operands[0], operands[1]);</span>
<span class="lineNum">   18869 </span>            :   DONE;
<span class="lineNum">   18870 </span>            : })
<span class="lineNum">   18871 </span>            : 
<span class="lineNum">   18872 </span><span class="lineCov">         32 : (define_insn &quot;&lt;avx2_avx512&gt;_ashrv&lt;mode&gt;&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   18873 </span>            :   [(set (match_operand:VI48_AVX512F_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   18874 </span>            :         (ashiftrt:VI48_AVX512F_AVX512VL
<span class="lineNum">   18875 </span>            :           (match_operand:VI48_AVX512F_AVX512VL 1 &quot;register_operand&quot; &quot;v&quot;)
<a name="18876"><span class="lineNum">   18876 </span>            :           (match_operand:VI48_AVX512F_AVX512VL 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;)))]</a>
<span class="lineNum">   18877 </span><span class="lineCov">        113 :   &quot;TARGET_AVX2 &amp;&amp; &lt;mask_mode512bit_condition&gt;&quot;</span>
<span class="lineNum">   18878 </span><span class="lineCov">         84 :   &quot;vpsrav&lt;ssemodesuffix&gt;\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   18879 </span>            :   [(set_attr &quot;type&quot; &quot;sseishft&quot;)
<span class="lineNum">   18880 </span>            :    (set_attr &quot;prefix&quot; &quot;maybe_evex&quot;)
<span class="lineNum">   18881 </span><span class="lineCov">       5834 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   18882 </span><span class="lineCov">       5834 : </span>
<span class="lineNum">   18883 </span><span class="lineCov">       4915 : (define_insn &quot;&lt;avx2_avx512&gt;_ashrv&lt;mode&gt;&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   18884 </span><span class="lineCov">        657 :   [(set (match_operand:VI2_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<a name="18885"><span class="lineNum">   18885 </span><span class="lineCov">       5327 :         (ashiftrt:VI2_AVX512VL</span></a>
<span class="lineNum">   18886 </span><span class="lineCov">       3814 :           (match_operand:VI2_AVX512VL 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   18887 </span><span class="lineCov">       7333 :           (match_operand:VI2_AVX512VL 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;)))]</span>
<span class="lineNum">   18888 </span><span class="lineCov">         36 :   &quot;TARGET_AVX512BW&quot;</span>
<span class="lineNum">   18889 </span><span class="lineNoCov">          0 :   &quot;vpsravw\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   18890 </span>            :   [(set_attr &quot;type&quot; &quot;sseishft&quot;)
<span class="lineNum">   18891 </span>            :    (set_attr &quot;prefix&quot; &quot;maybe_evex&quot;)
<span class="lineNum">   18892 </span><span class="lineCov">        510 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   18893 </span><span class="lineCov">        510 : </span>
<span class="lineNum">   18894 </span><span class="lineCov">         63 : (define_insn &quot;&lt;avx2_avx512&gt;_&lt;shift_insn&gt;v&lt;mode&gt;&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   18895 </span><span class="lineCov">        311 :   [(set (match_operand:VI48_AVX512F 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   18896 </span><span class="lineCov">        383 :         (any_lshift:VI48_AVX512F</span>
<span class="lineNum">   18897 </span><span class="lineCov">        567 :           (match_operand:VI48_AVX512F 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   18898 </span><span class="lineCov">         84 :           (match_operand:VI48_AVX512F 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;)))]</span>
<span class="lineNum">   18899 </span><span class="lineCov">        662 :   &quot;TARGET_AVX2 &amp;&amp; &lt;mask_mode512bit_condition&gt;&quot;</span>
<span class="lineNum">   18900 </span><span class="lineCov">        629 :   &quot;vp&lt;vshift&gt;v&lt;ssemodesuffix&gt;\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   18901 </span>            :   [(set_attr &quot;type&quot; &quot;sseishft&quot;)
<span class="lineNum">   18902 </span>            :    (set_attr &quot;prefix&quot; &quot;maybe_evex&quot;)
<span class="lineNum">   18903 </span><span class="lineCov">      69158 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   18904 </span><span class="lineCov">      69158 : </span>
<span class="lineNum">   18905 </span><span class="lineCov">      54574 : (define_insn &quot;&lt;avx2_avx512&gt;_&lt;shift_insn&gt;v&lt;mode&gt;&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   18906 </span><span class="lineCov">     121830 :   [(set (match_operand:VI2_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   18907 </span>            :         (any_lshift:VI2_AVX512VL
<span class="lineNum">   18908 </span>            :           (match_operand:VI2_AVX512VL 1 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">   18909 </span><span class="lineCov">          4 :           (match_operand:VI2_AVX512VL 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;)))]</span>
<span class="lineNum">   18910 </span><span class="lineCov">         72 :   &quot;TARGET_AVX512BW&quot;</span>
<span class="lineNum">   18911 </span><span class="lineCov">          9 :   &quot;vp&lt;vshift&gt;v&lt;ssemodesuffix&gt;\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   18912 </span>            :   [(set_attr &quot;type&quot; &quot;sseishft&quot;)
<span class="lineNum">   18913 </span><span class="lineCov">          4 :    (set_attr &quot;prefix&quot; &quot;maybe_evex&quot;)</span>
<span class="lineNum">   18914 </span><span class="lineCov">       1437 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   18915 </span><span class="lineCov">       1437 : </span>
<span class="lineNum">   18916 </span><span class="lineCov">       1358 : (define_insn &quot;avx_vec_concat&lt;mode&gt;&quot;</span>
<span class="lineNum">   18917 </span><span class="lineCov">       2197 :   [(set (match_operand:V_256_512 0 &quot;register_operand&quot; &quot;=x,v,x,Yv&quot;)</span>
<span class="lineNum">   18918 </span>            :         (vec_concat:V_256_512
<span class="lineNum">   18919 </span>            :           (match_operand:&lt;ssehalfvecmode&gt; 1 &quot;register_operand&quot; &quot;x,v,x,v&quot;)
<span class="lineNum">   18920 </span>            :           (match_operand:&lt;ssehalfvecmode&gt; 2 &quot;vector_move_operand&quot; &quot;xm,vm,C,C&quot;)))]
<span class="lineNum">   18921 </span><span class="lineCov">      60371 :   &quot;TARGET_AVX&quot;</span>
<span class="lineNum">   18922 </span><span class="lineCov">      18720 : {</span>
<span class="lineNum">   18923 </span><span class="lineCov">       1441 :   switch (which_alternative)</span>
<span class="lineNum">   18924 </span>            :     {
<span class="lineNum">   18925 </span><span class="lineCov">      67031 :     case 0:</span>
<span class="lineNum">   18926 </span><span class="lineCov">      67031 :       return &quot;vinsert&lt;i128&gt;\t{$0x1, %2, %&lt;xtg_mode&gt;1, %0|%0, %&lt;xtg_mode&gt;1, %2, 0x1}&quot;;</span>
<span class="lineNum">   18927 </span><span class="lineCov">      67033 :     case 1:</span>
<span class="lineNum">   18928 </span><span class="lineCov">          2 :       if (&lt;MODE_SIZE&gt; == 64)</span>
<span class="lineNum">   18929 </span><span class="lineCov">      66800 :         {</span>
<span class="lineNum">   18930 </span><span class="lineCov">      48501 :           if (TARGET_AVX512DQ &amp;&amp; GET_MODE_SIZE (&lt;ssescalarmode&gt;mode) == 4)</span>
<span class="lineNum">   18931 </span><span class="lineCov">      52072 :             return &quot;vinsert&lt;shuffletype&gt;32x8\t{$0x1, %2, %&lt;xtg_mode&gt;1, %0|%0, %&lt;xtg_mode&gt;1, %2, 0x1}&quot;;</span>
<span class="lineNum">   18932 </span><span class="lineCov">        249 :           else</span>
<span class="lineNum">   18933 </span><span class="lineNoCov">          0 :             return &quot;vinsert&lt;shuffletype&gt;64x4\t{$0x1, %2, %&lt;xtg_mode&gt;1, %0|%0, %&lt;xtg_mode&gt;1, %2, 0x1}&quot;;</span>
<span class="lineNum">   18934 </span>            :         }
<span class="lineNum">   18935 </span><span class="lineNoCov">          0 :       else</span>
<span class="lineNum">   18936 </span>            :         {
<span class="lineNum">   18937 </span><span class="lineCov">          2 :           if (TARGET_AVX512DQ &amp;&amp; GET_MODE_SIZE (&lt;ssescalarmode&gt;mode) == 8)</span>
<span class="lineNum">   18938 </span>            :             return &quot;vinsert&lt;shuffletype&gt;64x2\t{$0x1, %2, %&lt;xtg_mode&gt;1, %0|%0, %&lt;xtg_mode&gt;1, %2, 0x1}&quot;;
<span class="lineNum">   18939 </span><span class="lineNoCov">          0 :           else</span>
<span class="lineNum">   18940 </span><span class="lineCov">          2 :             return &quot;vinsert&lt;shuffletype&gt;32x4\t{$0x1, %2, %&lt;xtg_mode&gt;1, %0|%0, %&lt;xtg_mode&gt;1, %2, 0x1}&quot;;</span>
<span class="lineNum">   18941 </span>            :         }
<span class="lineNum">   18942 </span><span class="lineCov">         54 :     case 2:</span>
<span class="lineNum">   18943 </span><span class="lineCov">         54 :     case 3:</span>
<span class="lineNum">   18944 </span><span class="lineCov">         54 :       switch (get_attr_mode (insn))</span>
<span class="lineNum">   18945 </span>            :         {
<span class="lineNum">   18946 </span>            :         case MODE_V16SF:
<span class="lineNum">   18947 </span>            :           return &quot;vmovaps\t{%1, %t0|%t0, %1}&quot;;
<span class="lineNum">   18948 </span><span class="lineCov">          4 :         case MODE_V8DF:</span>
<span class="lineNum">   18949 </span><span class="lineCov">          4 :           return &quot;vmovapd\t{%1, %t0|%t0, %1}&quot;;</span>
<span class="lineNum">   18950 </span><span class="lineCov">         13 :         case MODE_V8SF:</span>
<span class="lineNum">   18951 </span><span class="lineCov">         13 :           return &quot;vmovaps\t{%1, %x0|%x0, %1}&quot;;</span>
<span class="lineNum">   18952 </span><span class="lineCov">         12 :         case MODE_V4DF:</span>
<span class="lineNum">   18953 </span><span class="lineCov">         12 :           return &quot;vmovapd\t{%1, %x0|%x0, %1}&quot;;</span>
<span class="lineNum">   18954 </span><span class="lineCov">          4 :         case MODE_XI:</span>
<span class="lineNum">   18955 </span><span class="lineCov">          4 :           if (which_alternative == 2)</span>
<span class="lineNum">   18956 </span>            :             return &quot;vmovdqa\t{%1, %t0|%t0, %1}&quot;;
<span class="lineNum">   18957 </span><span class="lineNoCov">          0 :           else if (GET_MODE_SIZE (&lt;ssescalarmode&gt;mode) == 8)</span>
<span class="lineNum">   18958 </span>            :             return &quot;vmovdqa64\t{%1, %t0|%t0, %1}&quot;;
<span class="lineNum">   18959 </span>            :           else
<span class="lineNum">   18960 </span><span class="lineNoCov">          0 :             return &quot;vmovdqa32\t{%1, %t0|%t0, %1}&quot;;</span>
<span class="lineNum">   18961 </span><span class="lineCov">         16 :         case MODE_OI:</span>
<span class="lineNum">   18962 </span><span class="lineCov">         16 :           if (which_alternative == 2)</span>
<span class="lineNum">   18963 </span>            :             return &quot;vmovdqa\t{%1, %x0|%x0, %1}&quot;;
<span class="lineNum">   18964 </span><span class="lineNoCov">          0 :           else if (GET_MODE_SIZE (&lt;ssescalarmode&gt;mode) == 8)</span>
<span class="lineNum">   18965 </span><span class="lineNoCov">          0 :             return &quot;vmovdqa64\t{%1, %x0|%x0, %1}&quot;;</span>
<span class="lineNum">   18966 </span>            :           else
<span class="lineNum">   18967 </span><span class="lineNoCov">          0 :             return &quot;vmovdqa32\t{%1, %x0|%x0, %1}&quot;;</span>
<span class="lineNum">   18968 </span><span class="lineNoCov">          0 :         default:</span>
<span class="lineNum">   18969 </span><span class="lineNoCov">          0 :           gcc_unreachable ();</span>
<span class="lineNum">   18970 </span>            :         }
<span class="lineNum">   18971 </span><span class="lineNoCov">          0 :     default:</span>
<span class="lineNum">   18972 </span><span class="lineNoCov">          0 :       gcc_unreachable ();</span>
<span class="lineNum">   18973 </span>            :     }
<span class="lineNum">   18974 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">   18975 </span>            :   [(set_attr &quot;type&quot; &quot;sselog,sselog,ssemov,ssemov&quot;)
<a name="18976"><span class="lineNum">   18976 </span>            :    (set_attr &quot;prefix_extra&quot; &quot;1,1,*,*&quot;)</a>
<span class="lineNum">   18977 </span>            :    (set_attr &quot;length_immediate&quot; &quot;1,1,*,*&quot;)
<span class="lineNum">   18978 </span><span class="lineCov">       6630 :    (set_attr &quot;prefix&quot; &quot;maybe_evex&quot;)</span>
<span class="lineNum">   18979 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])
<span class="lineNum">   18980 </span>            : 
<span class="lineNum">   18981 </span>            : (define_insn &quot;vcvtph2ps&lt;mask_name&gt;&quot;
<span class="lineNum">   18982 </span>            :   [(set (match_operand:V4SF 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   18983 </span>            :         (vec_select:V4SF
<span class="lineNum">   18984 </span>            :           (unspec:V8SF [(match_operand:V8HI 1 &quot;register_operand&quot; &quot;v&quot;)]
<span class="lineNum">   18985 </span>            :                        UNSPEC_VCVTPH2PS)
<span class="lineNum">   18986 </span>            :           (parallel [(const_int 0) (const_int 1)
<span class="lineNum">   18987 </span><span class="lineNoCov">          0 :                      (const_int 2) (const_int 3)])))]</span>
<span class="lineNum">   18988 </span><span class="lineCov">         84 :   &quot;TARGET_F16C || TARGET_AVX512VL&quot;</span>
<span class="lineNum">   18989 </span><span class="lineCov">         67 :   &quot;vcvtph2ps\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1}&quot;</span>
<span class="lineNum">   18990 </span>            :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)
<span class="lineNum">   18991 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix&quot; &quot;maybe_evex&quot;)</span>
<span class="lineNum">   18992 </span><span class="lineCov">        150 :    (set_attr &quot;mode&quot; &quot;V4SF&quot;)])</span>
<span class="lineNum">   18993 </span><span class="lineCov">        150 : </span>
<span class="lineNum">   18994 </span><span class="lineCov">        150 : (define_insn &quot;*vcvtph2ps_load&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   18995 </span>            :   [(set (match_operand:V4SF 0 &quot;register_operand&quot; &quot;=v&quot;)
<a name="18996"><span class="lineNum">   18996 </span><span class="lineCov">        150 :         (unspec:V4SF [(match_operand:V4HI 1 &quot;memory_operand&quot; &quot;m&quot;)]</span></a>
<span class="lineNum">   18997 </span><span class="lineCov">        150 :                      UNSPEC_VCVTPH2PS))]</span>
<span class="lineNum">   18998 </span><span class="lineNoCov">          0 :   &quot;TARGET_F16C || TARGET_AVX512VL&quot;</span>
<span class="lineNum">   18999 </span><span class="lineNoCov">          0 :   &quot;vcvtph2ps\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1}&quot;</span>
<span class="lineNum">   19000 </span><span class="lineCov">        150 :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)</span>
<span class="lineNum">   19001 </span><span class="lineCov">        150 :    (set_attr &quot;prefix&quot; &quot;vex&quot;)</span>
<span class="lineNum">   19002 </span><span class="lineCov">        285 :    (set_attr &quot;mode&quot; &quot;V8SF&quot;)])</span>
<span class="lineNum">   19003 </span><span class="lineCov">        170 : </span>
<span class="lineNum">   19004 </span><span class="lineCov">        167 : (define_insn &quot;vcvtph2ps256&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   19005 </span><span class="lineCov">         39 :   [(set (match_operand:V8SF 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   19006 </span><span class="lineCov">        215 :         (unspec:V8SF [(match_operand:V8HI 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)]</span>
<span class="lineNum">   19007 </span><span class="lineCov">        317 :                      UNSPEC_VCVTPH2PS))]</span>
<span class="lineNum">   19008 </span><span class="lineCov">         82 :   &quot;TARGET_F16C || TARGET_AVX512VL&quot;</span>
<span class="lineNum">   19009 </span><span class="lineCov">        532 :   &quot;vcvtph2ps\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1}&quot;</span>
<span class="lineNum">   19010 </span>            :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)
<span class="lineNum">   19011 </span><span class="lineCov">        311 :    (set_attr &quot;prefix&quot; &quot;vex&quot;)</span>
<span class="lineNum">   19012 </span><span class="lineCov">        311 :    (set_attr &quot;btver2_decode&quot; &quot;double&quot;)</span>
<span class="lineNum">   19013 </span><span class="lineCov">         96 :    (set_attr &quot;mode&quot; &quot;V8SF&quot;)])</span>
<span class="lineNum">   19014 </span><span class="lineCov">         94 : </span>
<span class="lineNum">   19015 </span><span class="lineCov">        276 : (define_insn &quot;&lt;mask_codefor&gt;avx512f_vcvtph2ps512&lt;mask_name&gt;&lt;round_saeonly_name&gt;&quot;</span>
<span class="lineNum">   19016 </span><span class="lineCov">        167 :   [(set (match_operand:V16SF 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   19017 </span><span class="lineCov">        111 :         (unspec:V16SF</span>
<span class="lineNum">   19018 </span><span class="lineCov">        111 :           [(match_operand:V16HI 1 &quot;&lt;round_saeonly_nimm_predicate&gt;&quot; &quot;&lt;round_saeonly_constraint&gt;&quot;)]</span>
<span class="lineNum">   19019 </span><span class="lineCov">        161 :           UNSPEC_VCVTPH2PS))]</span>
<span class="lineNum">   19020 </span><span class="lineCov">          4 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   19021 </span><span class="lineCov">          2 :   &quot;vcvtph2ps\t{&lt;round_saeonly_mask_op2&gt;%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1&lt;round_saeonly_mask_op2&gt;}&quot;</span>
<span class="lineNum">   19022 </span><span class="lineCov">        188 :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)</span>
<span class="lineNum">   19023 </span><span class="lineCov">        161 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   19024 </span><span class="lineCov">        157 :    (set_attr &quot;mode&quot; &quot;V16SF&quot;)])</span>
<span class="lineNum">   19025 </span><span class="lineCov">        406 : </span>
<span class="lineNum">   19026 </span><span class="lineCov">         92 : (define_expand &quot;vcvtps2ph_mask&quot;</span>
<span class="lineNum">   19027 </span><span class="lineCov">        184 :   [(set (match_operand:V8HI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   19028 </span><span class="lineCov">        333 :         (vec_merge:V8HI</span>
<span class="lineNum">   19029 </span><span class="lineCov">        111 :           (vec_concat:V8HI</span>
<span class="lineNum">   19030 </span><span class="lineCov">         27 :             (unspec:V4HI [(match_operand:V4SF 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   19031 </span><span class="lineCov">        159 :                           (match_operand:SI 2 &quot;const_0_to_255_operand&quot;)]</span>
<span class="lineNum">   19032 </span><span class="lineCov">         13 :                           UNSPEC_VCVTPS2PH)</span>
<span class="lineNum">   19033 </span><span class="lineCov">         13 :             (match_dup 5))</span>
<span class="lineNum">   19034 </span><span class="lineCov">         23 :            (match_operand:V8HI 3 &quot;vector_move_operand&quot;)</span>
<span class="lineNum">   19035 </span><span class="lineCov">         69 :            (match_operand:QI 4 &quot;register_operand&quot;)))]</span>
<span class="lineNum">   19036 </span><span class="lineCov">         23 :   &quot;TARGET_AVX512VL&quot;</span>
<span class="lineNum">   19037 </span><span class="lineCov">         23 :   &quot;operands[5] = CONST0_RTX (V4HImode);&quot;)</span>
<span class="lineNum">   19038 </span><span class="lineCov">         46 : </span>
<span class="lineNum">   19039 </span><span class="lineCov">         46 : (define_expand &quot;vcvtps2ph&quot;</span>
<span class="lineNum">   19040 </span><span class="lineCov">         46 :   [(set (match_operand:V8HI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   19041 </span><span class="lineCov">         95 :         (vec_concat:V8HI</span>
<span class="lineNum">   19042 </span><span class="lineCov">         95 :           (unspec:V4HI [(match_operand:V4SF 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   19043 </span><span class="lineCov">         94 :                         (match_operand:SI 2 &quot;const_0_to_255_operand&quot;)]</span>
<span class="lineNum">   19044 </span>            :                        UNSPEC_VCVTPS2PH)
<span class="lineNum">   19045 </span><span class="lineCov">          1 :           (match_dup 3)))]</span>
<span class="lineNum">   19046 </span>            :   &quot;TARGET_F16C&quot;
<span class="lineNum">   19047 </span>            :   &quot;operands[3] = CONST0_RTX (V4HImode);&quot;)
<span class="lineNum">   19048 </span>            : 
<span class="lineNum">   19049 </span>            : (define_insn &quot;*vcvtps2ph&lt;mask_name&gt;&quot;
<span class="lineNum">   19050 </span><span class="lineCov">         95 :   [(set (match_operand:V8HI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   19051 </span><span class="lineCov">         95 :         (vec_concat:V8HI</span>
<span class="lineNum">   19052 </span><span class="lineCov">         95 :           (unspec:V4HI [(match_operand:V4SF 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   19053 </span><span class="lineCov">         95 :                         (match_operand:SI 2 &quot;const_0_to_255_operand&quot; &quot;N&quot;)]</span>
<span class="lineNum">   19054 </span><span class="lineCov">         95 :                        UNSPEC_VCVTPS2PH)</span>
<span class="lineNum">   19055 </span>            :           (match_operand:V4HI 3 &quot;const0_operand&quot;)))]
<span class="lineNum">   19056 </span><span class="lineCov">        214 :   &quot;(TARGET_F16C || TARGET_AVX512VL) &amp;&amp; &lt;mask_avx512vl_condition&gt;&quot;</span>
<span class="lineNum">   19057 </span><span class="lineCov">         95 :   &quot;vcvtps2ph\t{%2, %1, %0&lt;mask_operand4&gt;|%0&lt;mask_operand4&gt;, %1, %2}&quot;</span>
<span class="lineNum">   19058 </span><span class="lineCov">         95 :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)</span>
<span class="lineNum">   19059 </span>            :    (set_attr &quot;prefix&quot; &quot;maybe_evex&quot;)
<span class="lineNum">   19060 </span>            :    (set_attr &quot;mode&quot; &quot;V4SF&quot;)])
<span class="lineNum">   19061 </span>            : 
<span class="lineNum">   19062 </span><span class="lineCov">         84 : (define_insn &quot;*vcvtps2ph_store&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   19063 </span><span class="lineCov">         72 :   [(set (match_operand:V4HI 0 &quot;memory_operand&quot; &quot;=m&quot;)</span>
<span class="lineNum">   19064 </span><span class="lineCov">        222 :         (unspec:V4HI [(match_operand:V4SF 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   19065 </span><span class="lineCov">        189 :                       (match_operand:SI 2 &quot;const_0_to_255_operand&quot; &quot;N&quot;)]</span>
<span class="lineNum">   19066 </span><span class="lineCov">        148 :                      UNSPEC_VCVTPS2PH))]</span>
<span class="lineNum">   19067 </span><span class="lineCov">        187 :   &quot;TARGET_F16C || TARGET_AVX512VL&quot;</span>
<span class="lineNum">   19068 </span><span class="lineCov">        261 :   &quot;vcvtps2ph\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   19069 </span><span class="lineCov">        210 :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)</span>
<span class="lineNum">   19070 </span><span class="lineCov">         31 :    (set_attr &quot;prefix&quot; &quot;maybe_evex&quot;)</span>
<span class="lineNum">   19071 </span><span class="lineCov">        293 :    (set_attr &quot;mode&quot; &quot;V4SF&quot;)])</span>
<span class="lineNum">   19072 </span><span class="lineCov">        313 : </span>
<span class="lineNum">   19073 </span><span class="lineCov">        230 : (define_insn &quot;vcvtps2ph256&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   19074 </span><span class="lineCov">        167 :   [(set (match_operand:V8HI 0 &quot;nonimmediate_operand&quot; &quot;=vm&quot;)</span>
<span class="lineNum">   19075 </span><span class="lineCov">        270 :         (unspec:V8HI [(match_operand:V8SF 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   19076 </span><span class="lineCov">      23935 :                       (match_operand:SI 2 &quot;const_0_to_255_operand&quot; &quot;N&quot;)]</span>
<span class="lineNum">   19077 </span><span class="lineCov">        146 :                      UNSPEC_VCVTPS2PH))]</span>
<span class="lineNum">   19078 </span><span class="lineCov">        299 :   &quot;TARGET_F16C || TARGET_AVX512VL&quot;</span>
<span class="lineNum">   19079 </span><span class="lineCov">         45 :   &quot;vcvtps2ph\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   19080 </span><span class="lineCov">         83 :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)</span>
<span class="lineNum">   19081 </span>            :    (set_attr &quot;prefix&quot; &quot;maybe_evex&quot;)
<span class="lineNum">   19082 </span><span class="lineCov">        241 :    (set_attr &quot;btver2_decode&quot; &quot;vector&quot;)</span>
<span class="lineNum">   19083 </span><span class="lineCov">        434 :    (set_attr &quot;mode&quot; &quot;V8SF&quot;)])</span>
<span class="lineNum">   19084 </span><span class="lineCov">        432 : </span>
<span class="lineNum">   19085 </span><span class="lineCov">        416 : (define_insn &quot;&lt;mask_codefor&gt;avx512f_vcvtps2ph512&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   19086 </span><span class="lineCov">         32 :   [(set (match_operand:V16HI 0 &quot;nonimmediate_operand&quot; &quot;=vm&quot;)</span>
<span class="lineNum">   19087 </span>            :         (unspec:V16HI
<span class="lineNum">   19088 </span>            :           [(match_operand:V16SF 1 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">   19089 </span>            :            (match_operand:SI 2 &quot;const_0_to_255_operand&quot; &quot;N&quot;)]
<span class="lineNum">   19090 </span>            :           UNSPEC_VCVTPS2PH))]
<span class="lineNum">   19091 </span><span class="lineCov">         15 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   19092 </span><span class="lineCov">          1 :   &quot;vcvtps2ph\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   19093 </span>            :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)
<span class="lineNum">   19094 </span><span class="lineCov">      11820 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   19095 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;V16SF&quot;)])</span>
<span class="lineNum">   19096 </span>            : 
<span class="lineNum">   19097 </span><span class="lineCov">      11820 : ;; For gather* insn patterns</span>
<span class="lineNum">   19098 </span><span class="lineCov">      11820 : (define_mode_iterator VEC_GATHER_MODE</span>
<span class="lineNum">   19099 </span><span class="lineCov">      12972 :                       [V2DI V2DF V4DI V4DF V4SI V4SF V8SI V8SF])</span>
<span class="lineNum">   19100 </span><span class="lineCov">      12972 : (define_mode_attr VEC_GATHER_IDXSI</span>
<span class="lineNum">   19101 </span><span class="lineCov">      11820 :                       [(V2DI &quot;V4SI&quot;) (V4DI &quot;V4SI&quot;) (V8DI &quot;V8SI&quot;)</span>
<span class="lineNum">   19102 </span><span class="lineCov">      11884 :                        (V2DF &quot;V4SI&quot;) (V4DF &quot;V4SI&quot;) (V8DF &quot;V8SI&quot;)</span>
<span class="lineNum">   19103 </span><span class="lineCov">        265 :                        (V4SI &quot;V4SI&quot;) (V8SI &quot;V8SI&quot;) (V16SI &quot;V16SI&quot;)</span>
<span class="lineNum">   19104 </span><span class="lineCov">         64 :                        (V4SF &quot;V4SI&quot;) (V8SF &quot;V8SI&quot;) (V16SF &quot;V16SI&quot;)])</span>
<span class="lineNum">   19105 </span><span class="lineCov">         64 : </span>
<span class="lineNum">   19106 </span><span class="lineCov">        249 : (define_mode_attr VEC_GATHER_IDXDI</span>
<span class="lineNum">   19107 </span><span class="lineCov">        249 :                       [(V2DI &quot;V2DI&quot;) (V4DI &quot;V4DI&quot;) (V8DI &quot;V8DI&quot;)</span>
<span class="lineNum">   19108 </span><span class="lineCov">         64 :                        (V2DF &quot;V2DI&quot;) (V4DF &quot;V4DI&quot;) (V8DF &quot;V8DI&quot;)</span>
<span class="lineNum">   19109 </span><span class="lineCov">        265 :                        (V4SI &quot;V2DI&quot;) (V8SI &quot;V4DI&quot;) (V16SI &quot;V8DI&quot;)</span>
<span class="lineNum">   19110 </span><span class="lineCov">        201 :                        (V4SF &quot;V2DI&quot;) (V8SF &quot;V4DI&quot;) (V16SF &quot;V8DI&quot;)])</span>
<span class="lineNum">   19111 </span><span class="lineCov">        265 : </span>
<span class="lineNum">   19112 </span><span class="lineCov">         16 : (define_mode_attr VEC_GATHER_SRCDI</span>
<span class="lineNum">   19113 </span><span class="lineCov">         19 :                       [(V2DI &quot;V2DI&quot;) (V4DI &quot;V4DI&quot;) (V8DI &quot;V8DI&quot;)</span>
<span class="lineNum">   19114 </span><span class="lineCov">         22 :                        (V2DF &quot;V2DF&quot;) (V4DF &quot;V4DF&quot;) (V8DF &quot;V8DF&quot;)</span>
<span class="lineNum">   19115 </span><span class="lineCov">         16 :                        (V4SI &quot;V4SI&quot;) (V8SI &quot;V4SI&quot;) (V16SI &quot;V8SI&quot;)</span>
<span class="lineNum">   19116 </span><span class="lineCov">         16 :                        (V4SF &quot;V4SF&quot;) (V8SF &quot;V4SF&quot;) (V16SF &quot;V8SF&quot;)])</span>
<span class="lineNum">   19117 </span><span class="lineCov">         16 : </span>
<span class="lineNum">   19118 </span><span class="lineCov">         16 : (define_expand &quot;avx2_gathersi&lt;mode&gt;&quot;</span>
<span class="lineNum">   19119 </span>            :   [(parallel [(set (match_operand:VEC_GATHER_MODE 0 &quot;register_operand&quot;)
<span class="lineNum">   19120 </span>            :                    (unspec:VEC_GATHER_MODE
<span class="lineNum">   19121 </span><span class="lineNoCov">          0 :                      [(match_operand:VEC_GATHER_MODE 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   19122 </span>            :                       (mem:&lt;ssescalarmode&gt;
<span class="lineNum">   19123 </span>            :                         (match_par_dup 6
<span class="lineNum">   19124 </span>            :                           [(match_operand 2 &quot;vsib_address_operand&quot;)
<span class="lineNum">   19125 </span>            :                            (match_operand:&lt;VEC_GATHER_IDXSI&gt;
<span class="lineNum">   19126 </span>            :                               3 &quot;register_operand&quot;)
<span class="lineNum">   19127 </span>            :                            (match_operand:SI 5 &quot;const1248_operand &quot;)]))
<span class="lineNum">   19128 </span>            :                       (mem:BLK (scratch))
<span class="lineNum">   19129 </span>            :                       (match_operand:VEC_GATHER_MODE 4 &quot;register_operand&quot;)]
<span class="lineNum">   19130 </span><span class="lineCov">          3 :                      UNSPEC_GATHER))</span>
<span class="lineNum">   19131 </span>            :               (clobber (match_scratch:VEC_GATHER_MODE 7))])]
<span class="lineNum">   19132 </span>            :   &quot;TARGET_AVX2&quot;
<span class="lineNum">   19133 </span>            : {
<span class="lineNum">   19134 </span><span class="lineCov">          3 :   operands[6]</span>
<span class="lineNum">   19135 </span>            :     = gen_rtx_UNSPEC (Pmode, gen_rtvec (3, operands[2], operands[3],
<span class="lineNum">   19136 </span>            :                                         operands[5]), UNSPEC_VSIBADDR);
<span class="lineNum">   19137 </span>            : })
<span class="lineNum">   19138 </span>            : 
<span class="lineNum">   19139 </span>            : (define_insn &quot;*avx2_gathersi&lt;mode&gt;&quot;
<span class="lineNum">   19140 </span>            :   [(set (match_operand:VEC_GATHER_MODE 0 &quot;register_operand&quot; &quot;=&amp;x&quot;)
<span class="lineNum">   19141 </span>            :         (unspec:VEC_GATHER_MODE
<span class="lineNum">   19142 </span>            :           [(match_operand:VEC_GATHER_MODE 2 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">   19143 </span>            :            (match_operator:&lt;ssescalarmode&gt; 7 &quot;vsib_mem_operator&quot;
<span class="lineNum">   19144 </span>            :              [(unspec:P
<span class="lineNum">   19145 </span><span class="lineCov">          6 :                 [(match_operand:P 3 &quot;vsib_address_operand&quot; &quot;Tv&quot;)</span>
<span class="lineNum">   19146 </span>            :                  (match_operand:&lt;VEC_GATHER_IDXSI&gt; 4 &quot;register_operand&quot; &quot;x&quot;)
<span class="lineNum">   19147 </span>            :                  (match_operand:SI 6 &quot;const1248_operand&quot; &quot;n&quot;)]
<span class="lineNum">   19148 </span>            :                 UNSPEC_VSIBADDR)])
<span class="lineNum">   19149 </span><span class="lineCov">          6 :            (mem:BLK (scratch))</span>
<span class="lineNum">   19150 </span>            :            (match_operand:VEC_GATHER_MODE 5 &quot;register_operand&quot; &quot;1&quot;)]
<span class="lineNum">   19151 </span>            :           UNSPEC_GATHER))
<span class="lineNum">   19152 </span>            :    (clobber (match_scratch:VEC_GATHER_MODE 1 &quot;=&amp;x&quot;))]
<span class="lineNum">   19153 </span><span class="lineCov">        273 :   &quot;TARGET_AVX2&quot;</span>
<span class="lineNum">   19154 </span>            :   &quot;v&lt;sseintprefix&gt;gatherd&lt;ssemodesuffix&gt;\t{%1, %7, %0|%0, %7, %1}&quot;
<span class="lineNum">   19155 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">   19156 </span>            :    (set_attr &quot;prefix&quot; &quot;vex&quot;)
<span class="lineNum">   19157 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])
<span class="lineNum">   19158 </span>            : 
<span class="lineNum">   19159 </span>            : (define_insn &quot;*avx2_gathersi&lt;mode&gt;_2&quot;
<span class="lineNum">   19160 </span><span class="lineCov">          9 :   [(set (match_operand:VEC_GATHER_MODE 0 &quot;register_operand&quot; &quot;=&amp;x&quot;)</span>
<span class="lineNum">   19161 </span>            :         (unspec:VEC_GATHER_MODE
<span class="lineNum">   19162 </span>            :           [(pc)
<span class="lineNum">   19163 </span>            :            (match_operator:&lt;ssescalarmode&gt; 6 &quot;vsib_mem_operator&quot;
<span class="lineNum">   19164 </span><span class="lineCov">          9 :              [(unspec:P</span>
<span class="lineNum">   19165 </span>            :                 [(match_operand:P 2 &quot;vsib_address_operand&quot; &quot;Tv&quot;)
<span class="lineNum">   19166 </span>            :                  (match_operand:&lt;VEC_GATHER_IDXSI&gt; 3 &quot;register_operand&quot; &quot;x&quot;)
<span class="lineNum">   19167 </span>            :                  (match_operand:SI 5 &quot;const1248_operand&quot; &quot;n&quot;)]
<span class="lineNum">   19168 </span>            :                 UNSPEC_VSIBADDR)])
<span class="lineNum">   19169 </span>            :            (mem:BLK (scratch))
<span class="lineNum">   19170 </span>            :            (match_operand:VEC_GATHER_MODE 4 &quot;register_operand&quot; &quot;1&quot;)]
<span class="lineNum">   19171 </span>            :           UNSPEC_GATHER))
<span class="lineNum">   19172 </span>            :    (clobber (match_scratch:VEC_GATHER_MODE 1 &quot;=&amp;x&quot;))]
<span class="lineNum">   19173 </span><span class="lineCov">        318 :   &quot;TARGET_AVX2&quot;</span>
<span class="lineNum">   19174 </span>            :   &quot;v&lt;sseintprefix&gt;gatherd&lt;ssemodesuffix&gt;\t{%1, %6, %0|%0, %6, %1}&quot;
<span class="lineNum">   19175 </span><span class="lineCov">         13 :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">   19176 </span>            :    (set_attr &quot;prefix&quot; &quot;vex&quot;)
<span class="lineNum">   19177 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])
<span class="lineNum">   19178 </span>            : 
<span class="lineNum">   19179 </span><span class="lineCov">         13 : (define_expand &quot;avx2_gatherdi&lt;mode&gt;&quot;</span>
<span class="lineNum">   19180 </span>            :   [(parallel [(set (match_operand:VEC_GATHER_MODE 0 &quot;register_operand&quot;)
<span class="lineNum">   19181 </span>            :                    (unspec:VEC_GATHER_MODE
<span class="lineNum">   19182 </span>            :                      [(match_operand:&lt;VEC_GATHER_SRCDI&gt; 1 &quot;register_operand&quot;)
<span class="lineNum">   19183 </span>            :                       (mem:&lt;ssescalarmode&gt;
<span class="lineNum">   19184 </span>            :                         (match_par_dup 6
<span class="lineNum">   19185 </span>            :                           [(match_operand 2 &quot;vsib_address_operand&quot;)
<span class="lineNum">   19186 </span>            :                            (match_operand:&lt;VEC_GATHER_IDXDI&gt;
<span class="lineNum">   19187 </span>            :                               3 &quot;register_operand&quot;)
<span class="lineNum">   19188 </span>            :                            (match_operand:SI 5 &quot;const1248_operand &quot;)]))
<span class="lineNum">   19189 </span>            :                       (mem:BLK (scratch))
<span class="lineNum">   19190 </span><span class="lineCov">          2 :                       (match_operand:&lt;VEC_GATHER_SRCDI&gt; 4 &quot;register_operand&quot;)]</span>
<span class="lineNum">   19191 </span>            :                      UNSPEC_GATHER))
<span class="lineNum">   19192 </span>            :               (clobber (match_scratch:VEC_GATHER_MODE 7))])]
<span class="lineNum">   19193 </span>            :   &quot;TARGET_AVX2&quot;
<span class="lineNum">   19194 </span><span class="lineCov">          2 : {</span>
<span class="lineNum">   19195 </span>            :   operands[6]
<span class="lineNum">   19196 </span>            :     = gen_rtx_UNSPEC (Pmode, gen_rtvec (3, operands[2], operands[3],
<span class="lineNum">   19197 </span>            :                                         operands[5]), UNSPEC_VSIBADDR);
<span class="lineNum">   19198 </span>            : })
<span class="lineNum">   19199 </span>            : 
<span class="lineNum">   19200 </span>            : (define_insn &quot;*avx2_gatherdi&lt;mode&gt;&quot;
<span class="lineNum">   19201 </span>            :   [(set (match_operand:VEC_GATHER_MODE 0 &quot;register_operand&quot; &quot;=&amp;x&quot;)
<span class="lineNum">   19202 </span>            :         (unspec:VEC_GATHER_MODE
<span class="lineNum">   19203 </span>            :           [(match_operand:&lt;VEC_GATHER_SRCDI&gt; 2 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">   19204 </span>            :            (match_operator:&lt;ssescalarmode&gt; 7 &quot;vsib_mem_operator&quot;
<span class="lineNum">   19205 </span><span class="lineCov">          4 :              [(unspec:P</span>
<span class="lineNum">   19206 </span>            :                 [(match_operand:P 3 &quot;vsib_address_operand&quot; &quot;Tv&quot;)
<span class="lineNum">   19207 </span>            :                  (match_operand:&lt;VEC_GATHER_IDXDI&gt; 4 &quot;register_operand&quot; &quot;x&quot;)
<span class="lineNum">   19208 </span>            :                  (match_operand:SI 6 &quot;const1248_operand&quot; &quot;n&quot;)]
<span class="lineNum">   19209 </span><span class="lineCov">          4 :                 UNSPEC_VSIBADDR)])</span>
<span class="lineNum">   19210 </span>            :            (mem:BLK (scratch))
<span class="lineNum">   19211 </span>            :            (match_operand:&lt;VEC_GATHER_SRCDI&gt; 5 &quot;register_operand&quot; &quot;1&quot;)]
<span class="lineNum">   19212 </span>            :           UNSPEC_GATHER))
<span class="lineNum">   19213 </span>            :    (clobber (match_scratch:VEC_GATHER_MODE 1 &quot;=&amp;x&quot;))]
<span class="lineNum">   19214 </span><span class="lineCov">        216 :   &quot;TARGET_AVX2&quot;</span>
<span class="lineNum">   19215 </span>            :   &quot;v&lt;sseintprefix&gt;gatherq&lt;ssemodesuffix&gt;\t{%5, %7, %2|%2, %7, %5}&quot;
<span class="lineNum">   19216 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">   19217 </span>            :    (set_attr &quot;prefix&quot; &quot;vex&quot;)
<span class="lineNum">   19218 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])
<span class="lineNum">   19219 </span>            : 
<span class="lineNum">   19220 </span><span class="lineCov">         56 : (define_insn &quot;*avx2_gatherdi&lt;mode&gt;_2&quot;</span>
<span class="lineNum">   19221 </span>            :   [(set (match_operand:VEC_GATHER_MODE 0 &quot;register_operand&quot; &quot;=&amp;x&quot;)
<span class="lineNum">   19222 </span>            :         (unspec:VEC_GATHER_MODE
<span class="lineNum">   19223 </span>            :           [(pc)
<span class="lineNum">   19224 </span><span class="lineCov">         56 :            (match_operator:&lt;ssescalarmode&gt; 6 &quot;vsib_mem_operator&quot;</span>
<span class="lineNum">   19225 </span>            :              [(unspec:P
<span class="lineNum">   19226 </span>            :                 [(match_operand:P 2 &quot;vsib_address_operand&quot; &quot;Tv&quot;)
<span class="lineNum">   19227 </span>            :                  (match_operand:&lt;VEC_GATHER_IDXDI&gt; 3 &quot;register_operand&quot; &quot;x&quot;)
<span class="lineNum">   19228 </span>            :                  (match_operand:SI 5 &quot;const1248_operand&quot; &quot;n&quot;)]
<span class="lineNum">   19229 </span>            :                 UNSPEC_VSIBADDR)])
<span class="lineNum">   19230 </span>            :            (mem:BLK (scratch))
<span class="lineNum">   19231 </span>            :            (match_operand:&lt;VEC_GATHER_SRCDI&gt; 4 &quot;register_operand&quot; &quot;1&quot;)]
<span class="lineNum">   19232 </span>            :           UNSPEC_GATHER))
<span class="lineNum">   19233 </span>            :    (clobber (match_scratch:VEC_GATHER_MODE 1 &quot;=&amp;x&quot;))]
<span class="lineNum">   19234 </span><span class="lineCov">        436 :   &quot;TARGET_AVX2&quot;</span>
<span class="lineNum">   19235 </span><span class="lineCov">        140 : {</span>
<span class="lineNum">   19236 </span><span class="lineCov">        135 :   if (&lt;MODE&gt;mode != &lt;VEC_GATHER_SRCDI&gt;mode)</span>
<span class="lineNum">   19237 </span><span class="lineCov">         36 :     return &quot;v&lt;sseintprefix&gt;gatherq&lt;ssemodesuffix&gt;\t{%4, %6, %x0|%x0, %6, %4}&quot;;</span>
<span class="lineNum">   19238 </span><span class="lineCov">         99 :   return &quot;v&lt;sseintprefix&gt;gatherq&lt;ssemodesuffix&gt;\t{%4, %6, %0|%0, %6, %4}&quot;;</span>
<span class="lineNum">   19239 </span><span class="lineCov">          5 : }</span>
<span class="lineNum">   19240 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<a name="19241"><span class="lineNum">   19241 </span>            :    (set_attr &quot;prefix&quot; &quot;vex&quot;)</a>
<span class="lineNum">   19242 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])
<span class="lineNum">   19243 </span><span class="lineCov">        135 : </span>
<span class="lineNum">   19244 </span>            : (define_insn &quot;*avx2_gatherdi&lt;mode&gt;_3&quot;
<span class="lineNum">   19245 </span>            :   [(set (match_operand:&lt;VEC_GATHER_SRCDI&gt; 0 &quot;register_operand&quot; &quot;=&amp;x&quot;)
<span class="lineNum">   19246 </span>            :         (vec_select:&lt;VEC_GATHER_SRCDI&gt;
<span class="lineNum">   19247 </span>            :           (unspec:VI4F_256
<span class="lineNum">   19248 </span>            :             [(match_operand:&lt;VEC_GATHER_SRCDI&gt; 2 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">   19249 </span>            :              (match_operator:&lt;ssescalarmode&gt; 7 &quot;vsib_mem_operator&quot;
<span class="lineNum">   19250 </span><span class="lineCov">         24 :                [(unspec:P</span>
<span class="lineNum">   19251 </span>            :                   [(match_operand:P 3 &quot;vsib_address_operand&quot; &quot;Tv&quot;)
<span class="lineNum">   19252 </span>            :                    (match_operand:&lt;VEC_GATHER_IDXDI&gt; 4 &quot;register_operand&quot; &quot;x&quot;)
<span class="lineNum">   19253 </span><span class="lineCov">         16 :                    (match_operand:SI 6 &quot;const1248_operand&quot; &quot;n&quot;)]</span>
<span class="lineNum">   19254 </span><span class="lineCov">         24 :                   UNSPEC_VSIBADDR)])</span>
<span class="lineNum">   19255 </span>            :              (mem:BLK (scratch))
<span class="lineNum">   19256 </span><span class="lineCov">         16 :              (match_operand:&lt;VEC_GATHER_SRCDI&gt; 5 &quot;register_operand&quot; &quot;1&quot;)]</span>
<span class="lineNum">   19257 </span><span class="lineCov">         16 :              UNSPEC_GATHER)</span>
<span class="lineNum">   19258 </span><span class="lineCov">         16 :           (parallel [(const_int 0) (const_int 1)</span>
<span class="lineNum">   19259 </span><span class="lineCov">         16 :                      (const_int 2) (const_int 3)])))</span>
<span class="lineNum">   19260 </span><span class="lineCov">         16 :    (clobber (match_scratch:VI4F_256 1 &quot;=&amp;x&quot;))]</span>
<span class="lineNum">   19261 </span><span class="lineCov">         47 :   &quot;TARGET_AVX2&quot;</span>
<span class="lineNum">   19262 </span><span class="lineCov">         16 :   &quot;v&lt;sseintprefix&gt;gatherq&lt;ssemodesuffix&gt;\t{%5, %7, %0|%0, %7, %5}&quot;</span>
<span class="lineNum">   19263 </span><span class="lineCov">         41 :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">   19264 </span><span class="lineCov">         16 :    (set_attr &quot;prefix&quot; &quot;vex&quot;)</span>
<span class="lineNum">   19265 </span><span class="lineCov">         16 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<a name="19266"><span class="lineNum">   19266 </span><span class="lineCov">         41 : </span></a>
<span class="lineNum">   19267 </span><span class="lineNoCov">          0 : (define_insn &quot;*avx2_gatherdi&lt;mode&gt;_4&quot;</span>
<span class="lineNum">   19268 </span><span class="lineCov">         25 :   [(set (match_operand:&lt;VEC_GATHER_SRCDI&gt; 0 &quot;register_operand&quot; &quot;=&amp;x&quot;)</span>
<span class="lineNum">   19269 </span><span class="lineCov">         16 :         (vec_select:&lt;VEC_GATHER_SRCDI&gt;</span>
<span class="lineNum">   19270 </span><span class="lineCov">         25 :           (unspec:VI4F_256</span>
<span class="lineNum">   19271 </span><span class="lineCov">         25 :             [(pc)</span>
<span class="lineNum">   19272 </span><span class="lineCov">         25 :              (match_operator:&lt;ssescalarmode&gt; 6 &quot;vsib_mem_operator&quot;</span>
<span class="lineNum">   19273 </span><span class="lineCov">         25 :                [(unspec:P</span>
<span class="lineNum">   19274 </span>            :                   [(match_operand:P 2 &quot;vsib_address_operand&quot; &quot;Tv&quot;)
<span class="lineNum">   19275 </span><span class="lineCov">         25 :                    (match_operand:&lt;VEC_GATHER_IDXDI&gt; 3 &quot;register_operand&quot; &quot;x&quot;)</span>
<span class="lineNum">   19276 </span><span class="lineNoCov">          0 :                    (match_operand:SI 5 &quot;const1248_operand&quot; &quot;n&quot;)]</span>
<span class="lineNum">   19277 </span>            :                   UNSPEC_VSIBADDR)])
<span class="lineNum">   19278 </span>            :              (mem:BLK (scratch))
<span class="lineNum">   19279 </span>            :              (match_operand:&lt;VEC_GATHER_SRCDI&gt; 4 &quot;register_operand&quot; &quot;1&quot;)]
<span class="lineNum">   19280 </span><span class="lineCov">         16 :             UNSPEC_GATHER)</span>
<span class="lineNum">   19281 </span><span class="lineCov">         16 :           (parallel [(const_int 0) (const_int 1)</span>
<span class="lineNum">   19282 </span><span class="lineCov">         16 :                      (const_int 2) (const_int 3)])))</span>
<span class="lineNum">   19283 </span><span class="lineCov">         25 :    (clobber (match_scratch:VI4F_256 1 &quot;=&amp;x&quot;))]</span>
<span class="lineNum">   19284 </span><span class="lineCov">         43 :   &quot;TARGET_AVX2&quot;</span>
<span class="lineNum">   19285 </span><span class="lineCov">         25 :   &quot;v&lt;sseintprefix&gt;gatherq&lt;ssemodesuffix&gt;\t{%4, %6, %0|%0, %6, %4}&quot;</span>
<span class="lineNum">   19286 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">   19287 </span><span class="lineCov">         25 :    (set_attr &quot;prefix&quot; &quot;vex&quot;)</span>
<span class="lineNum">   19288 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])
<span class="lineNum">   19289 </span><span class="lineCov">         10 : </span>
<span class="lineNum">   19290 </span><span class="lineCov">         18 : ;; Memory operand override for -masm=intel of the v*gatherq* patterns.</span>
<span class="lineNum">   19291 </span><span class="lineCov">         25 : (define_mode_attr gatherq_mode</span>
<span class="lineNum">   19292 </span><span class="lineCov">         25 :   [(V4SI &quot;q&quot;) (V2DI &quot;x&quot;) (V4SF &quot;q&quot;) (V2DF &quot;x&quot;)</span>
<span class="lineNum">   19293 </span><span class="lineCov">         35 :    (V8SI &quot;x&quot;) (V4DI &quot;t&quot;) (V8SF &quot;x&quot;) (V4DF &quot;t&quot;)</span>
<span class="lineNum">   19294 </span><span class="lineCov">         25 :    (V16SI &quot;t&quot;) (V8DI &quot;g&quot;) (V16SF &quot;t&quot;) (V8DF &quot;g&quot;)])</span>
<span class="lineNum">   19295 </span><span class="lineCov">         25 : </span>
<span class="lineNum">   19296 </span><span class="lineCov">         25 : (define_expand &quot;&lt;avx512&gt;_gathersi&lt;mode&gt;&quot;</span>
<span class="lineNum">   19297 </span><span class="lineCov">         43 :   [(parallel [(set (match_operand:VI48F 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   19298 </span><span class="lineCov">         25 :                    (unspec:VI48F</span>
<span class="lineNum">   19299 </span><span class="lineCov">         18 :                      [(match_operand:VI48F 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   19300 </span><span class="lineCov">         18 :                       (match_operand:&lt;avx512fmaskmode&gt; 4 &quot;register_operand&quot;)</span>
<span class="lineNum">   19301 </span><span class="lineCov">         18 :                       (mem:&lt;ssescalarmode&gt;</span>
<span class="lineNum">   19302 </span><span class="lineCov">         18 :                         (match_par_dup 6</span>
<span class="lineNum">   19303 </span><span class="lineCov">         18 :                           [(match_operand 2 &quot;vsib_address_operand&quot;)</span>
<span class="lineNum">   19304 </span><span class="lineCov">         18 :                            (match_operand:&lt;VEC_GATHER_IDXSI&gt; 3 &quot;register_operand&quot;)</span>
<span class="lineNum">   19305 </span><span class="lineCov">         18 :                            (match_operand:SI 5 &quot;const1248_operand&quot;)]))]</span>
<span class="lineNum">   19306 </span><span class="lineNoCov">          0 :                      UNSPEC_GATHER))</span>
<span class="lineNum">   19307 </span><span class="lineCov">         18 :               (clobber (match_scratch:&lt;avx512fmaskmode&gt; 7))])]</span>
<span class="lineNum">   19308 </span>            :   &quot;TARGET_AVX512F&quot;
<span class="lineNum">   19309 </span>            : {
<span class="lineNum">   19310 </span>            :   operands[6]
<span class="lineNum">   19311 </span>            :     = gen_rtx_UNSPEC (Pmode, gen_rtvec (3, operands[2], operands[3],
<span class="lineNum">   19312 </span>            :                                         operands[5]), UNSPEC_VSIBADDR);
<span class="lineNum">   19313 </span>            : })
<span class="lineNum">   19314 </span>            : 
<span class="lineNum">   19315 </span><span class="lineNoCov">          0 : (define_insn &quot;*avx512f_gathersi&lt;mode&gt;&quot;</span>
<span class="lineNum">   19316 </span>            :   [(set (match_operand:VI48F 0 &quot;register_operand&quot; &quot;=&amp;v&quot;)
<span class="lineNum">   19317 </span>            :         (unspec:VI48F
<span class="lineNum">   19318 </span>            :           [(match_operand:VI48F 1 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">   19319 </span><span class="lineNoCov">          0 :            (match_operand:&lt;avx512fmaskmode&gt; 7 &quot;register_operand&quot; &quot;2&quot;)</span>
<span class="lineNum">   19320 </span>            :            (match_operator:&lt;ssescalarmode&gt; 6 &quot;vsib_mem_operator&quot;
<span class="lineNum">   19321 </span>            :              [(unspec:P
<span class="lineNum">   19322 </span>            :                 [(match_operand:P 4 &quot;vsib_address_operand&quot; &quot;Tv&quot;)
<span class="lineNum">   19323 </span>            :                  (match_operand:&lt;VEC_GATHER_IDXSI&gt; 3 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">   19324 </span>            :                  (match_operand:SI 5 &quot;const1248_operand&quot; &quot;n&quot;)]
<span class="lineNum">   19325 </span>            :                 UNSPEC_VSIBADDR)])]
<span class="lineNum">   19326 </span>            :           UNSPEC_GATHER))
<span class="lineNum">   19327 </span>            :    (clobber (match_scratch:&lt;avx512fmaskmode&gt; 2 &quot;=&amp;Yk&quot;))]
<span class="lineNum">   19328 </span><span class="lineCov">        428 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   19329 </span>            :   &quot;v&lt;sseintprefix&gt;gatherd&lt;ssemodesuffix&gt;\t{%6, %0%{%2%}|%0%{%2%}, %&lt;xtg_mode&gt;6}&quot;
<span class="lineNum">   19330 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">   19331 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">   19332 </span><span class="lineCov">          2 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   19333 </span>            : 
<span class="lineNum">   19334 </span>            : (define_insn &quot;*avx512f_gathersi&lt;mode&gt;_2&quot;
<span class="lineNum">   19335 </span>            :   [(set (match_operand:VI48F 0 &quot;register_operand&quot; &quot;=&amp;v&quot;)
<span class="lineNum">   19336 </span>            :         (unspec:VI48F
<span class="lineNum">   19337 </span>            :           [(pc)
<span class="lineNum">   19338 </span>            :            (match_operand:&lt;avx512fmaskmode&gt; 6 &quot;register_operand&quot; &quot;1&quot;)
<span class="lineNum">   19339 </span>            :            (match_operator:&lt;ssescalarmode&gt; 5 &quot;vsib_mem_operator&quot;
<span class="lineNum">   19340 </span>            :              [(unspec:P
<span class="lineNum">   19341 </span><span class="lineNoCov">          0 :                 [(match_operand:P 3 &quot;vsib_address_operand&quot; &quot;Tv&quot;)</span>
<span class="lineNum">   19342 </span>            :                  (match_operand:&lt;VEC_GATHER_IDXSI&gt; 2 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">   19343 </span>            :                  (match_operand:SI 4 &quot;const1248_operand&quot; &quot;n&quot;)]
<span class="lineNum">   19344 </span>            :                 UNSPEC_VSIBADDR)])]
<span class="lineNum">   19345 </span><span class="lineNoCov">          0 :           UNSPEC_GATHER))</span>
<span class="lineNum">   19346 </span>            :    (clobber (match_scratch:&lt;avx512fmaskmode&gt; 1 &quot;=&amp;Yk&quot;))]
<span class="lineNum">   19347 </span><span class="lineCov">        199 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   19348 </span>            :   &quot;v&lt;sseintprefix&gt;gatherd&lt;ssemodesuffix&gt;\t{%5, %0%{%1%}|%0%{%1%}, %&lt;xtg_mode&gt;5}&quot;
<span class="lineNum">   19349 </span><span class="lineCov">        195 :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">   19350 </span><span class="lineCov">        195 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   19351 </span><span class="lineCov">        195 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   19352 </span>            : 
<span class="lineNum">   19353 </span>            : 
<span class="lineNum">   19354 </span><span class="lineNoCov">          0 : (define_expand &quot;&lt;avx512&gt;_gatherdi&lt;mode&gt;&quot;</span>
<span class="lineNum">   19355 </span>            :   [(parallel [(set (match_operand:VI48F 0 &quot;register_operand&quot;)
<span class="lineNum">   19356 </span><span class="lineCov">        195 :                    (unspec:VI48F</span>
<span class="lineNum">   19357 </span><span class="lineCov">        195 :                      [(match_operand:&lt;VEC_GATHER_SRCDI&gt; 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   19358 </span><span class="lineNoCov">          0 :                       (match_operand:QI 4 &quot;register_operand&quot;)</span>
<span class="lineNum">   19359 </span><span class="lineCov">        195 :                       (mem:&lt;ssescalarmode&gt;</span>
<span class="lineNum">   19360 </span><span class="lineCov">        195 :                         (match_par_dup 6</span>
<span class="lineNum">   19361 </span><span class="lineCov">        195 :                           [(match_operand 2 &quot;vsib_address_operand&quot;)</span>
<span class="lineNum">   19362 </span><span class="lineCov">        195 :                            (match_operand:&lt;VEC_GATHER_IDXDI&gt; 3 &quot;register_operand&quot;)</span>
<span class="lineNum">   19363 </span><span class="lineCov">        195 :                            (match_operand:SI 5 &quot;const1248_operand&quot;)]))]</span>
<span class="lineNum">   19364 </span><span class="lineCov">        195 :                      UNSPEC_GATHER))</span>
<span class="lineNum">   19365 </span><span class="lineCov">        195 :               (clobber (match_scratch:QI 7))])]</span>
<span class="lineNum">   19366 </span><span class="lineCov">        195 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   19367 </span><span class="lineCov">        203 : {</span>
<span class="lineNum">   19368 </span><span class="lineCov">        195 :   operands[6]</span>
<span class="lineNum">   19369 </span><span class="lineCov">        195 :     = gen_rtx_UNSPEC (Pmode, gen_rtvec (3, operands[2], operands[3],</span>
<span class="lineNum">   19370 </span>            :                                         operands[5]), UNSPEC_VSIBADDR);
<span class="lineNum">   19371 </span><span class="lineCov">        203 : })</span>
<span class="lineNum">   19372 </span>            : 
<span class="lineNum">   19373 </span>            : (define_insn &quot;*avx512f_gatherdi&lt;mode&gt;&quot;
<span class="lineNum">   19374 </span>            :   [(set (match_operand:VI48F 0 &quot;register_operand&quot; &quot;=&amp;v&quot;)
<span class="lineNum">   19375 </span>            :         (unspec:VI48F
<span class="lineNum">   19376 </span>            :           [(match_operand:&lt;VEC_GATHER_SRCDI&gt; 1 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">   19377 </span>            :            (match_operand:QI 7 &quot;register_operand&quot; &quot;2&quot;)
<span class="lineNum">   19378 </span>            :            (match_operator:&lt;ssescalarmode&gt; 6 &quot;vsib_mem_operator&quot;
<span class="lineNum">   19379 </span>            :              [(unspec:P
<span class="lineNum">   19380 </span><span class="lineNoCov">          0 :                 [(match_operand:P 4 &quot;vsib_address_operand&quot; &quot;Tv&quot;)</span>
<span class="lineNum">   19381 </span>            :                  (match_operand:&lt;VEC_GATHER_IDXDI&gt; 3 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">   19382 </span>            :                  (match_operand:SI 5 &quot;const1248_operand&quot; &quot;n&quot;)]
<span class="lineNum">   19383 </span>            :                 UNSPEC_VSIBADDR)])]
<span class="lineNum">   19384 </span><span class="lineNoCov">          0 :           UNSPEC_GATHER))</span>
<span class="lineNum">   19385 </span><span class="lineCov">        195 :    (clobber (match_scratch:QI 2 &quot;=&amp;Yk&quot;))]</span>
<span class="lineNum">   19386 </span><span class="lineCov">        617 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   19387 </span><span class="lineCov">        323 : {</span>
<span class="lineNum">   19388 </span><span class="lineCov">        128 :   return &quot;v&lt;sseintprefix&gt;gatherq&lt;ssemodesuffix&gt;\t{%6, %1%{%2%}|%1%{%2%}, %&lt;gatherq_mode&gt;6}&quot;;</span>
<span class="lineNum">   19389 </span>            : }
<span class="lineNum">   19390 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<a name="19391"><span class="lineNum">   19391 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</a>
<span class="lineNum">   19392 </span><span class="lineCov">        195 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   19393 </span><span class="lineCov">        128 : </span>
<span class="lineNum">   19394 </span>            : (define_insn &quot;*avx512f_gatherdi&lt;mode&gt;_2&quot;
<span class="lineNum">   19395 </span>            :   [(set (match_operand:VI48F 0 &quot;register_operand&quot; &quot;=&amp;v&quot;)
<span class="lineNum">   19396 </span>            :         (unspec:VI48F
<span class="lineNum">   19397 </span><span class="lineNoCov">          0 :           [(pc)</span>
<span class="lineNum">   19398 </span>            :            (match_operand:QI 6 &quot;register_operand&quot; &quot;1&quot;)
<span class="lineNum">   19399 </span><span class="lineCov">        195 :            (match_operator:&lt;ssescalarmode&gt; 5 &quot;vsib_mem_operator&quot;</span>
<span class="lineNum">   19400 </span><span class="lineCov">        195 :              [(unspec:P</span>
<span class="lineNum">   19401 </span><span class="lineCov">        195 :                 [(match_operand:P 3 &quot;vsib_address_operand&quot; &quot;Tv&quot;)</span>
<span class="lineNum">   19402 </span><span class="lineCov">        195 :                  (match_operand:&lt;VEC_GATHER_IDXDI&gt; 2 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   19403 </span><span class="lineCov">        195 :                  (match_operand:SI 4 &quot;const1248_operand&quot; &quot;n&quot;)]</span>
<span class="lineNum">   19404 </span><span class="lineCov">        195 :                 UNSPEC_VSIBADDR)])]</span>
<span class="lineNum">   19405 </span><span class="lineCov">        195 :           UNSPEC_GATHER))</span>
<span class="lineNum">   19406 </span><span class="lineCov">        212 :    (clobber (match_scratch:QI 1 &quot;=&amp;Yk&quot;))]</span>
<span class="lineNum">   19407 </span><span class="lineCov">        379 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   19408 </span><span class="lineCov">        280 : {</span>
<span class="lineNum">   19409 </span><span class="lineCov">        262 :   if (&lt;MODE&gt;mode != &lt;VEC_GATHER_SRCDI&gt;mode)</span>
<span class="lineNum">   19410 </span><span class="lineCov">         17 :     {</span>
<span class="lineNum">   19411 </span><span class="lineCov">        253 :       if (&lt;MODE_SIZE&gt; != 64)</span>
<span class="lineNum">   19412 </span><span class="lineCov">        213 :         return &quot;v&lt;sseintprefix&gt;gatherq&lt;ssemodesuffix&gt;\t{%5, %x0%{%1%}|%x0%{%1%}, %&lt;gatherq_mode&gt;5}&quot;;</span>
<span class="lineNum">   19413 </span>            :       else
<span class="lineNum">   19414 </span><span class="lineCov">         40 :         return &quot;v&lt;sseintprefix&gt;gatherq&lt;ssemodesuffix&gt;\t{%5, %t0%{%1%}|%t0%{%1%}, %t5}&quot;;</span>
<span class="lineNum">   19415 </span>            :     }
<span class="lineNum">   19416 </span><span class="lineCov">         41 :   return &quot;v&lt;sseintprefix&gt;gatherq&lt;ssemodesuffix&gt;\t{%5, %0%{%1%}|%0%{%1%}, %&lt;gatherq_mode&gt;5}&quot;;</span>
<span class="lineNum">   19417 </span><span class="lineCov">        209 : }</span>
<span class="lineNum">   19418 </span><span class="lineCov">        209 :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<a name="19419"><span class="lineNum">   19419 </span><span class="lineCov">        209 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span></a>
<span class="lineNum">   19420 </span><span class="lineCov">        209 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   19421 </span><span class="lineCov">        294 : </span>
<span class="lineNum">   19422 </span><span class="lineCov">        209 : (define_expand &quot;&lt;avx512&gt;_scattersi&lt;mode&gt;&quot;</span>
<span class="lineNum">   19423 </span><span class="lineNoCov">          0 :   [(parallel [(set (mem:VI48F</span>
<span class="lineNum">   19424 </span><span class="lineCov">        209 :                      (match_par_dup 5</span>
<span class="lineNum">   19425 </span><span class="lineCov">        209 :                        [(match_operand 0 &quot;vsib_address_operand&quot;)</span>
<span class="lineNum">   19426 </span><span class="lineCov">        209 :                         (match_operand:&lt;VEC_GATHER_IDXSI&gt; 2 &quot;register_operand&quot;)</span>
<span class="lineNum">   19427 </span><span class="lineCov">        209 :                         (match_operand:SI 4 &quot;const1248_operand&quot;)]))</span>
<span class="lineNum">   19428 </span><span class="lineCov">        209 :                    (unspec:VI48F</span>
<span class="lineNum">   19429 </span><span class="lineCov">        209 :                      [(match_operand:&lt;avx512fmaskmode&gt; 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   19430 </span><span class="lineCov">        209 :                       (match_operand:VI48F 3 &quot;register_operand&quot;)]</span>
<span class="lineNum">   19431 </span>            :                      UNSPEC_SCATTER))
<span class="lineNum">   19432 </span><span class="lineCov">        209 :               (clobber (match_scratch:&lt;avx512fmaskmode&gt; 6))])]</span>
<span class="lineNum">   19433 </span>            :   &quot;TARGET_AVX512F&quot;
<span class="lineNum">   19434 </span>            : {
<span class="lineNum">   19435 </span>            :   operands[5]
<span class="lineNum">   19436 </span><span class="lineCov">          3 :     = gen_rtx_UNSPEC (Pmode, gen_rtvec (3, operands[0], operands[2],</span>
<span class="lineNum">   19437 </span>            :                                         operands[4]), UNSPEC_VSIBADDR);
<span class="lineNum">   19438 </span>            : })
<span class="lineNum">   19439 </span>            : 
<span class="lineNum">   19440 </span>            : (define_insn &quot;*avx512f_scattersi&lt;mode&gt;&quot;
<span class="lineNum">   19441 </span>            :   [(set (match_operator:VI48F 5 &quot;vsib_mem_operator&quot;
<span class="lineNum">   19442 </span>            :           [(unspec:P
<span class="lineNum">   19443 </span>            :              [(match_operand:P 0 &quot;vsib_address_operand&quot; &quot;Tv&quot;)
<span class="lineNum">   19444 </span>            :               (match_operand:&lt;VEC_GATHER_IDXSI&gt; 2 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">   19445 </span><span class="lineCov">         31 :               (match_operand:SI 4 &quot;const1248_operand&quot; &quot;n&quot;)]</span>
<span class="lineNum">   19446 </span><span class="lineCov">        209 :              UNSPEC_VSIBADDR)])</span>
<span class="lineNum">   19447 </span><span class="lineCov">        209 :         (unspec:VI48F</span>
<span class="lineNum">   19448 </span><span class="lineCov">        209 :           [(match_operand:&lt;avx512fmaskmode&gt; 6 &quot;register_operand&quot; &quot;1&quot;)</span>
<span class="lineNum">   19449 </span><span class="lineCov">         31 :            (match_operand:VI48F 3 &quot;register_operand&quot; &quot;v&quot;)]</span>
<span class="lineNum">   19450 </span>            :           UNSPEC_SCATTER))
<span class="lineNum">   19451 </span>            :    (clobber (match_scratch:&lt;avx512fmaskmode&gt; 1 &quot;=&amp;Yk&quot;))]
<span class="lineNum">   19452 </span><span class="lineCov">        609 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   19453 </span><span class="lineCov">        219 :   &quot;v&lt;sseintprefix&gt;scatterd&lt;ssemodesuffix&gt;\t{%3, %5%{%1%}|%5%{%1%}, %3}&quot;</span>
<span class="lineNum">   19454 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">   19455 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">   19456 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])
<span class="lineNum">   19457 </span>            : 
<span class="lineNum">   19458 </span><span class="lineNoCov">          0 : (define_expand &quot;&lt;avx512&gt;_scatterdi&lt;mode&gt;&quot;</span>
<span class="lineNum">   19459 </span>            :   [(parallel [(set (mem:VI48F
<span class="lineNum">   19460 </span><span class="lineCov">        219 :                      (match_par_dup 5</span>
<span class="lineNum">   19461 </span><span class="lineCov">        219 :                        [(match_operand 0 &quot;vsib_address_operand&quot;)</span>
<span class="lineNum">   19462 </span><span class="lineCov">        219 :                         (match_operand:&lt;VEC_GATHER_IDXDI&gt; 2 &quot;register_operand&quot;)</span>
<span class="lineNum">   19463 </span><span class="lineCov">        219 :                         (match_operand:SI 4 &quot;const1248_operand&quot;)]))</span>
<span class="lineNum">   19464 </span><span class="lineCov">        219 :                    (unspec:VI48F</span>
<span class="lineNum">   19465 </span><span class="lineCov">        219 :                      [(match_operand:QI 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   19466 </span><span class="lineCov">        219 :                       (match_operand:&lt;VEC_GATHER_SRCDI&gt; 3 &quot;register_operand&quot;)]</span>
<span class="lineNum">   19467 </span><span class="lineCov">        219 :                      UNSPEC_SCATTER))</span>
<span class="lineNum">   19468 </span><span class="lineCov">        219 :               (clobber (match_scratch:QI 6))])]</span>
<span class="lineNum">   19469 </span><span class="lineCov">        219 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   19470 </span><span class="lineCov">        191 : {</span>
<span class="lineNum">   19471 </span><span class="lineNoCov">          0 :   operands[5]</span>
<span class="lineNum">   19472 </span>            :     = gen_rtx_UNSPEC (Pmode, gen_rtvec (3, operands[0], operands[2],
<span class="lineNum">   19473 </span>            :                                         operands[4]), UNSPEC_VSIBADDR);
<span class="lineNum">   19474 </span>            : })
<span class="lineNum">   19475 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   19476 </span>            : (define_insn &quot;*avx512f_scatterdi&lt;mode&gt;&quot;
<span class="lineNum">   19477 </span>            :   [(set (match_operator:VI48F 5 &quot;vsib_mem_operator&quot;
<span class="lineNum">   19478 </span>            :           [(unspec:P
<span class="lineNum">   19479 </span>            :              [(match_operand:P 0 &quot;vsib_address_operand&quot; &quot;Tv&quot;)
<span class="lineNum">   19480 </span>            :               (match_operand:&lt;VEC_GATHER_IDXDI&gt; 2 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">   19481 </span>            :               (match_operand:SI 4 &quot;const1248_operand&quot; &quot;n&quot;)]
<span class="lineNum">   19482 </span>            :              UNSPEC_VSIBADDR)])
<span class="lineNum">   19483 </span>            :         (unspec:VI48F
<span class="lineNum">   19484 </span><span class="lineCov">          4 :           [(match_operand:QI 6 &quot;register_operand&quot; &quot;1&quot;)</span>
<span class="lineNum">   19485 </span>            :            (match_operand:&lt;VEC_GATHER_SRCDI&gt; 3 &quot;register_operand&quot; &quot;v&quot;)]
<span class="lineNum">   19486 </span>            :           UNSPEC_SCATTER))
<span class="lineNum">   19487 </span>            :    (clobber (match_scratch:QI 1 &quot;=&amp;Yk&quot;))]
<span class="lineNum">   19488 </span><span class="lineCov">        673 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   19489 </span><span class="lineCov">        246 : {</span>
<span class="lineNum">   19490 </span><span class="lineCov">        730 :   if (GET_MODE_SIZE (GET_MODE_INNER (&lt;MODE&gt;mode)) == 8)</span>
<span class="lineNum">   19491 </span><span class="lineCov">        126 :     return &quot;v&lt;sseintprefix&gt;scatterq&lt;ssemodesuffix&gt;\t{%3, %5%{%1%}|%5%{%1%}, %3}&quot;;</span>
<span class="lineNum">   19492 </span><span class="lineCov">          4 :   return &quot;v&lt;sseintprefix&gt;scatterq&lt;ssemodesuffix&gt;\t{%3, %5%{%1%}|%t5%{%1%}, %3}&quot;;</span>
<span class="lineNum">   19493 </span><span class="lineCov">          4 : }</span>
<span class="lineNum">   19494 </span><span class="lineCov">          4 :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<a name="19495"><span class="lineNum">   19495 </span><span class="lineCov">          4 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span></a>
<span class="lineNum">   19496 </span><span class="lineCov">          4 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   19497 </span><span class="lineCov">        242 : </span>
<span class="lineNum">   19498 </span>            : (define_insn &quot;&lt;avx512&gt;_compress&lt;mode&gt;_mask&quot;
<span class="lineNum">   19499 </span>            :   [(set (match_operand:VI48F 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   19500 </span>            :         (unspec:VI48F
<span class="lineNum">   19501 </span>            :           [(match_operand:VI48F 1 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">   19502 </span>            :            (match_operand:VI48F 2 &quot;vector_move_operand&quot; &quot;0C&quot;)
<span class="lineNum">   19503 </span>            :            (match_operand:&lt;avx512fmaskmode&gt; 3 &quot;register_operand&quot; &quot;Yk&quot;)]
<span class="lineNum">   19504 </span>            :           UNSPEC_COMPRESS))]
<span class="lineNum">   19505 </span><span class="lineCov">        103 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   19506 </span><span class="lineCov">        108 :   &quot;v&lt;sseintprefix&gt;compress&lt;ssemodesuffix&gt;\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}&quot;</span>
<span class="lineNum">   19507 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">   19508 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">   19509 </span><span class="lineCov">        416 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   19510 </span><span class="lineCov">        416 : </span>
<span class="lineNum">   19511 </span><span class="lineCov">        416 : (define_insn &quot;compress&lt;mode&gt;_mask&quot;</span>
<span class="lineNum">   19512 </span>            :   [(set (match_operand:VI12_AVX512VLBW 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   19513 </span>            :         (unspec:VI12_AVX512VLBW
<span class="lineNum">   19514 </span>            :           [(match_operand:VI12_AVX512VLBW 1 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">   19515 </span>            :            (match_operand:VI12_AVX512VLBW 2 &quot;vector_move_operand&quot; &quot;0C&quot;)
<span class="lineNum">   19516 </span>            :            (match_operand:&lt;avx512fmaskmode&gt; 3 &quot;register_operand&quot; &quot;Yk&quot;)]
<span class="lineNum">   19517 </span>            :           UNSPEC_COMPRESS))]
<span class="lineNum">   19518 </span>            :   &quot;TARGET_AVX512VBMI2&quot;
<span class="lineNum">   19519 </span>            :   &quot;vpcompress&lt;ssemodesuffix&gt;\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}&quot;
<span class="lineNum">   19520 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">   19521 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">   19522 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])
<span class="lineNum">   19523 </span>            : 
<span class="lineNum">   19524 </span>            : (define_insn &quot;&lt;avx512&gt;_compressstore&lt;mode&gt;_mask&quot;
<span class="lineNum">   19525 </span><span class="lineCov">        210 :   [(set (match_operand:VI48F 0 &quot;memory_operand&quot; &quot;=m&quot;)</span>
<span class="lineNum">   19526 </span><span class="lineCov">        210 :         (unspec:VI48F</span>
<span class="lineNum">   19527 </span><span class="lineCov">        210 :           [(match_operand:VI48F 1 &quot;register_operand&quot; &quot;x&quot;)</span>
<span class="lineNum">   19528 </span>            :            (match_dup 0)
<span class="lineNum">   19529 </span>            :            (match_operand:&lt;avx512fmaskmode&gt; 2 &quot;register_operand&quot; &quot;Yk&quot;)]
<span class="lineNum">   19530 </span>            :           UNSPEC_COMPRESS_STORE))]
<span class="lineNum">   19531 </span><span class="lineCov">         37 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   19532 </span><span class="lineCov">        248 :   &quot;v&lt;sseintprefix&gt;compress&lt;ssemodesuffix&gt;\t{%1, %0%{%2%}|%0%{%2%}, %1}&quot;</span>
<span class="lineNum">   19533 </span><span class="lineCov">        210 :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">   19534 </span><span class="lineCov">        210 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   19535 </span><span class="lineCov">        373 :    (set_attr &quot;memory&quot; &quot;store&quot;)</span>
<span class="lineNum">   19536 </span><span class="lineCov">        373 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   19537 </span><span class="lineCov">        373 : </span>
<span class="lineNum">   19538 </span><span class="lineCov">        210 : (define_insn &quot;compressstore&lt;mode&gt;_mask&quot;</span>
<span class="lineNum">   19539 </span><span class="lineCov">        210 :   [(set (match_operand:VI12_AVX512VLBW 0 &quot;memory_operand&quot; &quot;=m&quot;)</span>
<span class="lineNum">   19540 </span><span class="lineCov">        210 :         (unspec:VI12_AVX512VLBW</span>
<span class="lineNum">   19541 </span><span class="lineCov">        210 :           [(match_operand:VI12_AVX512VLBW 1 &quot;register_operand&quot; &quot;x&quot;)</span>
<span class="lineNum">   19542 </span><span class="lineCov">        210 :            (match_dup 0)</span>
<span class="lineNum">   19543 </span><span class="lineCov">        210 :            (match_operand:&lt;avx512fmaskmode&gt; 2 &quot;register_operand&quot; &quot;Yk&quot;)]</span>
<span class="lineNum">   19544 </span><span class="lineCov">        210 :           UNSPEC_COMPRESS_STORE))]</span>
<span class="lineNum">   19545 </span><span class="lineCov">        210 :   &quot;TARGET_AVX512VBMI2&quot;</span>
<span class="lineNum">   19546 </span>            :   &quot;vpcompress&lt;ssemodesuffix&gt;\t{%1, %0%{%2%}|%0%{%2%}, %1}&quot;
<span class="lineNum">   19547 </span><span class="lineCov">        420 :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">   19548 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">   19549 </span>            :    (set_attr &quot;memory&quot; &quot;store&quot;)
<span class="lineNum">   19550 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])
<span class="lineNum">   19551 </span>            : 
<span class="lineNum">   19552 </span>            : (define_expand &quot;&lt;avx512&gt;_expand&lt;mode&gt;_maskz&quot;
<span class="lineNum">   19553 </span>            :   [(set (match_operand:VI48F 0 &quot;register_operand&quot;)
<span class="lineNum">   19554 </span>            :         (unspec:VI48F
<span class="lineNum">   19555 </span>            :           [(match_operand:VI48F 1 &quot;nonimmediate_operand&quot;)
<span class="lineNum">   19556 </span>            :            (match_operand:VI48F 2 &quot;vector_move_operand&quot;)
<span class="lineNum">   19557 </span>            :            (match_operand:&lt;avx512fmaskmode&gt; 3 &quot;register_operand&quot;)]
<span class="lineNum">   19558 </span>            :           UNSPEC_EXPAND))]
<span class="lineNum">   19559 </span><span class="lineCov">        210 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   19560 </span><span class="lineCov">        210 :   &quot;operands[2] = CONST0_RTX (&lt;MODE&gt;mode);&quot;)</span>
<span class="lineNum">   19561 </span><span class="lineCov">        210 : </span>
<span class="lineNum">   19562 </span>            : (define_insn &quot;&lt;avx512&gt;_expand&lt;mode&gt;_mask&quot;
<span class="lineNum">   19563 </span>            :   [(set (match_operand:VI48F 0 &quot;register_operand&quot; &quot;=v,v&quot;)
<span class="lineNum">   19564 </span>            :         (unspec:VI48F
<span class="lineNum">   19565 </span>            :           [(match_operand:VI48F 1 &quot;nonimmediate_operand&quot; &quot;v,m&quot;)
<span class="lineNum">   19566 </span><span class="lineCov">        216 :            (match_operand:VI48F 2 &quot;vector_move_operand&quot; &quot;0C,0C&quot;)</span>
<span class="lineNum">   19567 </span>            :            (match_operand:&lt;avx512fmaskmode&gt; 3 &quot;register_operand&quot; &quot;Yk,Yk&quot;)]
<span class="lineNum">   19568 </span>            :           UNSPEC_EXPAND))]
<span class="lineNum">   19569 </span><span class="lineCov">        174 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   19570 </span><span class="lineCov">        209 :   &quot;v&lt;sseintprefix&gt;expand&lt;ssemodesuffix&gt;\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}&quot;</span>
<span class="lineNum">   19571 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<span class="lineNum">   19572 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">   19573 </span><span class="lineCov">        989 :    (set_attr &quot;memory&quot; &quot;none,load&quot;)</span>
<span class="lineNum">   19574 </span><span class="lineCov">        989 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   19575 </span><span class="lineCov">        989 : </span>
<span class="lineNum">   19576 </span><span class="lineCov">        216 : (define_insn &quot;expand&lt;mode&gt;_mask&quot;</span>
<span class="lineNum">   19577 </span><span class="lineCov">        216 :   [(set (match_operand:VI12_AVX512VLBW 0 &quot;register_operand&quot; &quot;=v,v&quot;)</span>
<span class="lineNum">   19578 </span><span class="lineCov">        216 :         (unspec:VI12_AVX512VLBW</span>
<span class="lineNum">   19579 </span><span class="lineCov">        216 :           [(match_operand:VI12_AVX512VLBW 1 &quot;nonimmediate_operand&quot; &quot;v,m&quot;)</span>
<span class="lineNum">   19580 </span><span class="lineCov">        216 :            (match_operand:VI12_AVX512VLBW 2 &quot;vector_move_operand&quot; &quot;0C,0C&quot;)</span>
<span class="lineNum">   19581 </span><span class="lineCov">        216 :            (match_operand:&lt;avx512fmaskmode&gt; 3 &quot;register_operand&quot; &quot;Yk,Yk&quot;)]</span>
<span class="lineNum">   19582 </span><span class="lineCov">        216 :           UNSPEC_EXPAND))]</span>
<span class="lineNum">   19583 </span><span class="lineCov">        182 :   &quot;TARGET_AVX512VBMI2&quot;</span>
<span class="lineNum">   19584 </span><span class="lineCov">        213 :   &quot;v&lt;sseintprefix&gt;expand&lt;ssemodesuffix&gt;\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}&quot;</span>
<span class="lineNum">   19585 </span><span class="lineCov">        213 :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">   19586 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">   19587 </span>            :    (set_attr &quot;memory&quot; &quot;none,load&quot;)
<span class="lineNum">   19588 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])
<span class="lineNum">   19589 </span>            : 
<span class="lineNum">   19590 </span><span class="lineCov">        213 : (define_expand &quot;expand&lt;mode&gt;_maskz&quot;</span>
<span class="lineNum">   19591 </span><span class="lineCov">        213 :   [(set (match_operand:VI12_AVX512VLBW 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   19592 </span><span class="lineCov">        213 :         (unspec:VI12_AVX512VLBW</span>
<span class="lineNum">   19593 </span><span class="lineCov">        213 :           [(match_operand:VI12_AVX512VLBW 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   19594 </span><span class="lineCov">        213 :            (match_operand:VI12_AVX512VLBW 2 &quot;vector_move_operand&quot;)</span>
<span class="lineNum">   19595 </span><span class="lineCov">        213 :            (match_operand:&lt;avx512fmaskmode&gt; 3 &quot;register_operand&quot;)]</span>
<span class="lineNum">   19596 </span><span class="lineCov">        213 :           UNSPEC_EXPAND))]</span>
<span class="lineNum">   19597 </span><span class="lineCov">        213 :   &quot;TARGET_AVX512VBMI2&quot;</span>
<span class="lineNum">   19598 </span><span class="lineCov">        213 :   &quot;operands[2] = CONST0_RTX (&lt;MODE&gt;mode);&quot;)</span>
<span class="lineNum">   19599 </span><span class="lineCov">        213 : </span>
<span class="lineNum">   19600 </span><span class="lineCov">        213 : (define_insn &quot;avx512dq_rangep&lt;mode&gt;&lt;mask_name&gt;&lt;round_saeonly_name&gt;&quot;</span>
<span class="lineNum">   19601 </span><span class="lineCov">        213 :   [(set (match_operand:VF_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   19602 </span><span class="lineCov">        213 :         (unspec:VF_AVX512VL</span>
<a name="19603"><span class="lineNum">   19603 </span><span class="lineCov">        213 :           [(match_operand:VF_AVX512VL 1 &quot;register_operand&quot; &quot;v&quot;)</span></a>
<span class="lineNum">   19604 </span>            :            (match_operand:VF_AVX512VL 2 &quot;&lt;round_saeonly_nimm_predicate&gt;&quot; &quot;&lt;round_saeonly_constraint&gt;&quot;)
<span class="lineNum">   19605 </span><span class="lineCov">        426 :            (match_operand:SI 3 &quot;const_0_to_15_operand&quot;)]</span>
<span class="lineNum">   19606 </span>            :           UNSPEC_RANGE))]
<span class="lineNum">   19607 </span><span class="lineCov">        349 :   &quot;TARGET_AVX512DQ &amp;&amp; &lt;round_saeonly_mode512bit_condition&gt;&quot;</span>
<span class="lineNum">   19608 </span><span class="lineCov">         20 :   &quot;vrange&lt;ssemodesuffix&gt;\t{%3, &lt;round_saeonly_mask_op4&gt;%2, %1, %0&lt;mask_operand4&gt;|%0&lt;mask_operand4&gt;, %1, %2&lt;round_saeonly_mask_op4&gt;, %3}&quot;</span>
<span class="lineNum">   19609 </span>            :   [(set_attr &quot;type&quot; &quot;sse&quot;)
<span class="lineNum">   19610 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">   19611 </span><span class="lineCov">         16 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   19612 </span><span class="lineCov">        234 : </span>
<span class="lineNum">   19613 </span><span class="lineCov">        234 : (define_insn &quot;avx512dq_ranges&lt;mode&gt;&lt;mask_scalar_name&gt;&lt;round_saeonly_scalar_name&gt;&quot;</span>
<span class="lineNum">   19614 </span><span class="lineCov">        186 :   [(set (match_operand:VF_128 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   19615 </span><span class="lineCov">        186 :         (vec_merge:VF_128</span>
<span class="lineNum">   19616 </span><span class="lineCov">        186 :           (unspec:VF_128</span>
<span class="lineNum">   19617 </span><span class="lineCov">        213 :             [(match_operand:VF_128 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   19618 </span><span class="lineCov">        245 :              (match_operand:VF_128 2 &quot;&lt;round_saeonly_scalar_nimm_predicate&gt;&quot; &quot;&lt;round_saeonly_scalar_constraint&gt;&quot;)</span>
<span class="lineNum">   19619 </span><span class="lineCov">        245 :              (match_operand:SI 3 &quot;const_0_to_15_operand&quot;)]</span>
<span class="lineNum">   19620 </span>            :             UNSPEC_RANGE)
<span class="lineNum">   19621 </span><span class="lineCov">         32 :           (match_dup 1)</span>
<span class="lineNum">   19622 </span><span class="lineCov">         32 :           (const_int 1)))]</span>
<span class="lineNum">   19623 </span><span class="lineCov">          1 :   &quot;TARGET_AVX512DQ&quot;</span>
<span class="lineNum">   19624 </span><span class="lineCov">        207 :   &quot;vrange&lt;ssescalarmodesuffix&gt;\t{%3, &lt;round_saeonly_scalar_mask_op4&gt;%2, %1, %0&lt;mask_scalar_operand4&gt;|%0&lt;mask_scalar_operand4&gt;, %1, %&lt;iptr&gt;2&lt;round_saeonly_scalar_mask_op4&gt;, %3}&quot;</span>
<span class="lineNum">   19625 </span><span class="lineCov">         13 :   [(set_attr &quot;type&quot; &quot;sse&quot;)</span>
<span class="lineNum">   19626 </span><span class="lineCov">        285 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   19627 </span><span class="lineCov">        285 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   19628 </span><span class="lineCov">        192 : </span>
<span class="lineNum">   19629 </span><span class="lineCov">        169 : (define_insn &quot;avx512dq_fpclass&lt;mode&gt;&lt;mask_scalar_merge_name&gt;&quot;</span>
<span class="lineNum">   19630 </span><span class="lineCov">        110 :   [(set (match_operand:&lt;avx512fmaskmode&gt; 0 &quot;register_operand&quot; &quot;=Yk&quot;)</span>
<span class="lineNum">   19631 </span><span class="lineCov">        203 :           (unspec:&lt;avx512fmaskmode&gt;</span>
<span class="lineNum">   19632 </span><span class="lineCov">        110 :             [(match_operand:VF_AVX512VL 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   19633 </span><span class="lineCov">        179 :              (match_operand:QI 2 &quot;const_0_to_255_operand&quot; &quot;n&quot;)]</span>
<span class="lineNum">   19634 </span><span class="lineCov">        231 :              UNSPEC_FPCLASS))]</span>
<span class="lineNum">   19635 </span><span class="lineCov">        250 :    &quot;TARGET_AVX512DQ&quot;</span>
<span class="lineNum">   19636 </span><span class="lineCov">        243 :    &quot;vfpclass&lt;ssemodesuffix&gt;\t{%2, %1, %0&lt;mask_scalar_merge_operand3&gt;|%0&lt;mask_scalar_merge_operand3&gt;, %1, %2}&quot;;</span>
<span class="lineNum">   19637 </span><span class="lineCov">        203 :   [(set_attr &quot;type&quot; &quot;sse&quot;)</span>
<span class="lineNum">   19638 </span><span class="lineCov">        203 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   19639 </span><span class="lineCov">        543 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   19640 </span><span class="lineCov">        519 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   19641 </span><span class="lineCov">        299 : </span>
<span class="lineNum">   19642 </span><span class="lineCov">        210 : (define_insn &quot;avx512dq_vmfpclass&lt;mode&gt;&quot;</span>
<span class="lineNum">   19643 </span><span class="lineCov">         57 :   [(set (match_operand:&lt;avx512fmaskmode&gt; 0 &quot;register_operand&quot; &quot;=Yk&quot;)</span>
<span class="lineNum">   19644 </span><span class="lineCov">         44 :         (and:&lt;avx512fmaskmode&gt;</span>
<span class="lineNum">   19645 </span><span class="lineCov">         44 :           (unspec:&lt;avx512fmaskmode&gt;</span>
<span class="lineNum">   19646 </span><span class="lineCov">         55 :             [(match_operand:VF_128 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   19647 </span><span class="lineCov">         11 :              (match_operand:QI 2 &quot;const_0_to_255_operand&quot; &quot;n&quot;)]</span>
<span class="lineNum">   19648 </span>            :             UNSPEC_FPCLASS)
<span class="lineNum">   19649 </span>            :           (const_int 1)))]
<span class="lineNum">   19650 </span><span class="lineCov">        240 :    &quot;TARGET_AVX512DQ&quot;</span>
<span class="lineNum">   19651 </span><span class="lineCov">        227 :    &quot;vfpclass&lt;ssescalarmodesuffix&gt;\t{%2, %1, %0|%0, %1, %2}&quot;;</span>
<span class="lineNum">   19652 </span><span class="lineCov">        226 :   [(set_attr &quot;type&quot; &quot;sse&quot;)</span>
<span class="lineNum">   19653 </span>            :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)
<span class="lineNum">   19654 </span><span class="lineCov">         15 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   19655 </span><span class="lineCov">         15 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   19656 </span><span class="lineCov">         15 : </span>
<span class="lineNum">   19657 </span><span class="lineCov">        226 : (define_insn &quot;&lt;avx512&gt;_getmant&lt;mode&gt;&lt;mask_name&gt;&lt;round_saeonly_name&gt;&quot;</span>
<span class="lineNum">   19658 </span><span class="lineCov">        226 :   [(set (match_operand:VF_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   19659 </span><span class="lineCov">        226 :         (unspec:VF_AVX512VL</span>
<span class="lineNum">   19660 </span><span class="lineCov">        226 :           [(match_operand:VF_AVX512VL 1 &quot;nonimmediate_operand&quot; &quot;&lt;round_saeonly_constraint&gt;&quot;)</span>
<span class="lineNum">   19661 </span><span class="lineCov">        226 :            (match_operand:SI 2 &quot;const_0_to_15_operand&quot;)]</span>
<span class="lineNum">   19662 </span><span class="lineCov">        226 :           UNSPEC_GETMANT))]</span>
<span class="lineNum">   19663 </span><span class="lineCov">        232 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   19664 </span><span class="lineCov">        226 :   &quot;vgetmant&lt;ssemodesuffix&gt;\t{%2, &lt;round_saeonly_mask_op3&gt;%1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1&lt;round_saeonly_mask_op3&gt;, %2}&quot;;</span>
<span class="lineNum">   19665 </span><span class="lineCov">        226 :   [(set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   19666 </span><span class="lineCov">        226 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   19667 </span><span class="lineCov">        244 : </span>
<span class="lineNum">   19668 </span><span class="lineCov">        244 : (define_insn &quot;avx512f_vgetmant&lt;mode&gt;&lt;mask_scalar_name&gt;&lt;round_saeonly_scalar_name&gt;&quot;</span>
<span class="lineNum">   19669 </span>            :   [(set (match_operand:VF_128 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   19670 </span><span class="lineCov">        452 :         (vec_merge:VF_128</span>
<span class="lineNum">   19671 </span>            :           (unspec:VF_128
<span class="lineNum">   19672 </span>            :             [(match_operand:VF_128 1 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">   19673 </span>            :              (match_operand:VF_128 2 &quot;&lt;round_saeonly_scalar_nimm_predicate&gt;&quot; &quot;&lt;round_saeonly_scalar_constraint&gt;&quot;)
<span class="lineNum">   19674 </span>            :              (match_operand:SI 3 &quot;const_0_to_15_operand&quot;)]
<span class="lineNum">   19675 </span>            :             UNSPEC_GETMANT)
<span class="lineNum">   19676 </span>            :           (match_dup 1)
<span class="lineNum">   19677 </span>            :           (const_int 1)))]
<span class="lineNum">   19678 </span><span class="lineCov">         45 :    &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">   19679 </span><span class="lineNoCov">          0 :    &quot;vgetmant&lt;ssescalarmodesuffix&gt;\t{%3, &lt;round_saeonly_scalar_mask_op4&gt;%2, %1, %0&lt;mask_scalar_operand4&gt;|%0&lt;mask_scalar_operand4&gt;, %1, %&lt;iptr&gt;2&lt;round_saeonly_scalar_mask_op4&gt;, %3}&quot;;</span>
<span class="lineNum">   19680 </span>            :    [(set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">   19681 </span><span class="lineCov">        226 :    (set_attr &quot;mode&quot; &quot;&lt;ssescalarmode&gt;&quot;)])</span>
<span class="lineNum">   19682 </span><span class="lineCov">        271 : </span>
<span class="lineNum">   19683 </span><span class="lineCov">        271 : ;; The correct representation for this is absolutely enormous, and</span>
<span class="lineNum">   19684 </span>            : ;; surely not generally useful.
<span class="lineNum">   19685 </span>            : (define_insn &quot;&lt;mask_codefor&gt;avx512bw_dbpsadbw&lt;mode&gt;&lt;mask_name&gt;&quot;
<span class="lineNum">   19686 </span><span class="lineCov">        230 :   [(set (match_operand:VI2_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   19687 </span><span class="lineCov">        230 :         (unspec:VI2_AVX512VL</span>
<span class="lineNum">   19688 </span><span class="lineCov">        432 :           [(match_operand:&lt;dbpsadbwmode&gt; 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   19689 </span>            :            (match_operand:&lt;dbpsadbwmode&gt; 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;)
<span class="lineNum">   19690 </span>            :            (match_operand:SI 3 &quot;const_0_to_255_operand&quot;)]
<span class="lineNum">   19691 </span>            :           UNSPEC_DBPSADBW))]
<span class="lineNum">   19692 </span><span class="lineCov">         30 :    &quot;TARGET_AVX512BW&quot;</span>
<span class="lineNum">   19693 </span><span class="lineCov">        260 :   &quot;vdbpsadbw\t{%3, %2, %1, %0&lt;mask_operand4&gt;|%0&lt;mask_operand4&gt;, %1, %2, %3}&quot;</span>
<span class="lineNum">   19694 </span><span class="lineCov">        466 :   [(set_attr &quot;type&quot; &quot;sselog1&quot;)</span>
<span class="lineNum">   19695 </span><span class="lineCov">        466 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   19696 </span><span class="lineCov">        236 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   19697 </span><span class="lineCov">        466 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   19698 </span><span class="lineCov">        466 : </span>
<span class="lineNum">   19699 </span><span class="lineCov">        466 : (define_insn &quot;clz&lt;mode&gt;2&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   19700 </span><span class="lineCov">        986 :   [(set (match_operand:VI48_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   19701 </span><span class="lineCov">        986 :         (clz:VI48_AVX512VL</span>
<span class="lineNum">   19702 </span><span class="lineCov">        508 :           (match_operand:VI48_AVX512VL 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)))]</span>
<span class="lineNum">   19703 </span><span class="lineCov">        324 :   &quot;TARGET_AVX512CD&quot;</span>
<span class="lineNum">   19704 </span><span class="lineCov">        323 :   &quot;vplzcnt&lt;ssemodesuffix&gt;\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1}&quot;</span>
<span class="lineNum">   19705 </span>            :   [(set_attr &quot;type&quot; &quot;sse&quot;)
<span class="lineNum">   19706 </span><span class="lineCov">        460 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   19707 </span><span class="lineCov">        243 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   19708 </span><span class="lineCov">        243 : </span>
<span class="lineNum">   19709 </span><span class="lineCov">        241 : (define_insn &quot;&lt;mask_codefor&gt;conflict&lt;mode&gt;&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   19710 </span><span class="lineCov">         24 :   [(set (match_operand:VI48_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   19711 </span><span class="lineCov">         48 :         (unspec:VI48_AVX512VL</span>
<span class="lineNum">   19712 </span>            :           [(match_operand:VI48_AVX512VL 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)]
<span class="lineNum">   19713 </span>            :           UNSPEC_CONFLICT))]
<span class="lineNum">   19714 </span><span class="lineCov">         32 :   &quot;TARGET_AVX512CD&quot;</span>
<span class="lineNum">   19715 </span><span class="lineCov">         92 :   &quot;vpconflict&lt;ssemodesuffix&gt;\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1}&quot;</span>
<span class="lineNum">   19716 </span>            :   [(set_attr &quot;type&quot; &quot;sse&quot;)
<span class="lineNum">   19717 </span><span class="lineCov">        230 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">   19718 </span><span class="lineCov">        461 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   19719 </span><span class="lineCov">        461 : </span>
<span class="lineNum">   19720 </span><span class="lineCov">        229 : (define_insn &quot;sha1msg1&quot;</span>
<span class="lineNum">   19721 </span><span class="lineCov">         22 :   [(set (match_operand:V4SI 0 &quot;register_operand&quot; &quot;=x&quot;)</span>
<span class="lineNum">   19722 </span><span class="lineCov">         45 :         (unspec:V4SI</span>
<span class="lineNum">   19723 </span>            :           [(match_operand:V4SI 1 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">   19724 </span><span class="lineCov">        220 :            (match_operand:V4SI 2 &quot;vector_operand&quot; &quot;xBm&quot;)]</span>
<span class="lineNum">   19725 </span>            :           UNSPEC_SHA1MSG1))]
<span class="lineNum">   19726 </span><span class="lineCov">         24 :   &quot;TARGET_SHA&quot;</span>
<span class="lineNum">   19727 </span><span class="lineCov">          5 :   &quot;sha1msg1\t{%2, %0|%0, %2}&quot;</span>
<span class="lineNum">   19728 </span>            :   [(set_attr &quot;type&quot; &quot;sselog1&quot;)
<span class="lineNum">   19729 </span><span class="lineCov">         24 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   19730 </span><span class="lineCov">         49 : </span>
<span class="lineNum">   19731 </span><span class="lineCov">        245 : (define_insn &quot;sha1msg2&quot;</span>
<span class="lineNum">   19732 </span><span class="lineCov">        221 :   [(set (match_operand:V4SI 0 &quot;register_operand&quot; &quot;=x&quot;)</span>
<span class="lineNum">   19733 </span><span class="lineCov">        220 :         (unspec:V4SI</span>
<span class="lineNum">   19734 </span><span class="lineCov">        220 :           [(match_operand:V4SI 1 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">   19735 </span><span class="lineCov">        220 :            (match_operand:V4SI 2 &quot;vector_operand&quot; &quot;xBm&quot;)]</span>
<span class="lineNum">   19736 </span><span class="lineCov">        220 :           UNSPEC_SHA1MSG2))]</span>
<span class="lineNum">   19737 </span><span class="lineCov">        216 :   &quot;TARGET_SHA&quot;</span>
<span class="lineNum">   19738 </span><span class="lineCov">        201 :   &quot;sha1msg2\t{%2, %0|%0, %2}&quot;</span>
<span class="lineNum">   19739 </span><span class="lineCov">        196 :   [(set_attr &quot;type&quot; &quot;sselog1&quot;)</span>
<span class="lineNum">   19740 </span>            :    (set_attr &quot;mode&quot; &quot;TI&quot;)])
<span class="lineNum">   19741 </span><span class="lineCov">         25 : </span>
<span class="lineNum">   19742 </span><span class="lineCov">         25 : (define_insn &quot;sha1nexte&quot;</span>
<span class="lineNum">   19743 </span><span class="lineCov">         25 :   [(set (match_operand:V4SI 0 &quot;register_operand&quot; &quot;=x&quot;)</span>
<span class="lineNum">   19744 </span>            :         (unspec:V4SI
<span class="lineNum">   19745 </span>            :           [(match_operand:V4SI 1 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">   19746 </span>            :            (match_operand:V4SI 2 &quot;vector_operand&quot; &quot;xBm&quot;)]
<span class="lineNum">   19747 </span>            :           UNSPEC_SHA1NEXTE))]
<span class="lineNum">   19748 </span><span class="lineCov">         20 :   &quot;TARGET_SHA&quot;</span>
<span class="lineNum">   19749 </span><span class="lineCov">          5 :   &quot;sha1nexte\t{%2, %0|%0, %2}&quot;</span>
<span class="lineNum">   19750 </span>            :   [(set_attr &quot;type&quot; &quot;sselog1&quot;)
<span class="lineNum">   19751 </span>            :    (set_attr &quot;mode&quot; &quot;TI&quot;)])
<span class="lineNum">   19752 </span><span class="lineCov">         25 : </span>
<span class="lineNum">   19753 </span><span class="lineCov">         25 : (define_insn &quot;sha1rnds4&quot;</span>
<span class="lineNum">   19754 </span><span class="lineCov">         25 :   [(set (match_operand:V4SI 0 &quot;register_operand&quot; &quot;=x&quot;)</span>
<span class="lineNum">   19755 </span>            :         (unspec:V4SI
<span class="lineNum">   19756 </span>            :           [(match_operand:V4SI 1 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">   19757 </span>            :            (match_operand:V4SI 2 &quot;vector_operand&quot; &quot;xBm&quot;)
<span class="lineNum">   19758 </span>            :            (match_operand:SI 3 &quot;const_0_to_3_operand&quot; &quot;n&quot;)]
<span class="lineNum">   19759 </span>            :           UNSPEC_SHA1RNDS4))]
<span class="lineNum">   19760 </span><span class="lineCov">         42 :   &quot;TARGET_SHA&quot;</span>
<span class="lineNum">   19761 </span><span class="lineCov">         13 :   &quot;sha1rnds4\t{%3, %2, %0|%0, %2, %3}&quot;</span>
<span class="lineNum">   19762 </span>            :   [(set_attr &quot;type&quot; &quot;sselog1&quot;)
<span class="lineNum">   19763 </span>            :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)
<span class="lineNum">   19764 </span><span class="lineCov">         49 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   19765 </span><span class="lineCov">         49 : </span>
<span class="lineNum">   19766 </span><span class="lineCov">         44 : (define_insn &quot;sha256msg1&quot;</span>
<span class="lineNum">   19767 </span><span class="lineCov">         49 :   [(set (match_operand:V4SI 0 &quot;register_operand&quot; &quot;=x&quot;)</span>
<span class="lineNum">   19768 </span>            :         (unspec:V4SI
<span class="lineNum">   19769 </span>            :           [(match_operand:V4SI 1 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">   19770 </span>            :            (match_operand:V4SI 2 &quot;vector_operand&quot; &quot;xBm&quot;)]
<span class="lineNum">   19771 </span>            :           UNSPEC_SHA256MSG1))]
<span class="lineNum">   19772 </span><span class="lineCov">         20 :   &quot;TARGET_SHA&quot;</span>
<span class="lineNum">   19773 </span><span class="lineCov">          5 :   &quot;sha256msg1\t{%2, %0|%0, %2}&quot;</span>
<span class="lineNum">   19774 </span>            :   [(set_attr &quot;type&quot; &quot;sselog1&quot;)
<span class="lineNum">   19775 </span>            :    (set_attr &quot;mode&quot; &quot;TI&quot;)])
<span class="lineNum">   19776 </span><span class="lineCov">        313 : </span>
<span class="lineNum">   19777 </span><span class="lineCov">         25 : (define_insn &quot;sha256msg2&quot;</span>
<span class="lineNum">   19778 </span><span class="lineCov">         25 :   [(set (match_operand:V4SI 0 &quot;register_operand&quot; &quot;=x&quot;)</span>
<span class="lineNum">   19779 </span><span class="lineCov">        288 :         (unspec:V4SI</span>
<span class="lineNum">   19780 </span><span class="lineCov">        288 :           [(match_operand:V4SI 1 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">   19781 </span><span class="lineCov">        288 :            (match_operand:V4SI 2 &quot;vector_operand&quot; &quot;xBm&quot;)]</span>
<span class="lineNum">   19782 </span><span class="lineCov">        288 :           UNSPEC_SHA256MSG2))]</span>
<span class="lineNum">   19783 </span><span class="lineCov">        308 :   &quot;TARGET_SHA&quot;</span>
<span class="lineNum">   19784 </span><span class="lineCov">        293 :   &quot;sha256msg2\t{%2, %0|%0, %2}&quot;</span>
<span class="lineNum">   19785 </span><span class="lineCov">        288 :   [(set_attr &quot;type&quot; &quot;sselog1&quot;)</span>
<span class="lineNum">   19786 </span><span class="lineCov">        288 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   19787 </span><span class="lineCov">         76 : </span>
<span class="lineNum">   19788 </span><span class="lineCov">        364 : (define_insn &quot;sha256rnds2&quot;</span>
<span class="lineNum">   19789 </span><span class="lineCov">         76 :   [(set (match_operand:V4SI 0 &quot;register_operand&quot; &quot;=x&quot;)</span>
<span class="lineNum">   19790 </span><span class="lineCov">         76 :         (unspec:V4SI</span>
<span class="lineNum">   19791 </span><span class="lineCov">         76 :           [(match_operand:V4SI 1 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">   19792 </span><span class="lineCov">         76 :            (match_operand:V4SI 2 &quot;vector_operand&quot; &quot;xBm&quot;)</span>
<span class="lineNum">   19793 </span><span class="lineCov">         76 :            (match_operand:V4SI 3 &quot;register_operand&quot; &quot;Yz&quot;)]</span>
<span class="lineNum">   19794 </span><span class="lineCov">         76 :           UNSPEC_SHA256RNDS2))]</span>
<span class="lineNum">   19795 </span><span class="lineCov">        329 :   &quot;TARGET_SHA&quot;</span>
<span class="lineNum">   19796 </span><span class="lineCov">        296 :   &quot;sha256rnds2\t{%3, %2, %0|%0, %2, %3}&quot;</span>
<span class="lineNum">   19797 </span><span class="lineCov">        318 :   [(set_attr &quot;type&quot; &quot;sselog1&quot;)</span>
<span class="lineNum">   19798 </span><span class="lineCov">         30 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   19799 </span><span class="lineCov">         90 :    (set_attr &quot;mode&quot; &quot;TI&quot;)])</span>
<span class="lineNum">   19800 </span><span class="lineCov">         90 : </span>
<span class="lineNum">   19801 </span>            : (define_insn_and_split &quot;avx512f_&lt;castmode&gt;&lt;avxsizesuffix&gt;_&lt;castmode&gt;&quot;
<span class="lineNum">   19802 </span><span class="lineCov">        309 :   [(set (match_operand:AVX512MODE2P 0 &quot;nonimmediate_operand&quot; &quot;=x,m&quot;)</span>
<span class="lineNum">   19803 </span><span class="lineCov">         42 :         (unspec:AVX512MODE2P</span>
<span class="lineNum">   19804 </span>            :           [(match_operand:&lt;ssequartermode&gt; 1 &quot;nonimmediate_operand&quot; &quot;xm,x&quot;)]
<span class="lineNum">   19805 </span>            :           UNSPEC_CAST))]
<span class="lineNum">   19806 </span><span class="lineCov">         94 :   &quot;TARGET_AVX512F &amp;&amp; !(MEM_P (operands[0]) &amp;&amp; MEM_P (operands[1]))&quot;</span>
<span class="lineNum">   19807 </span><span class="lineCov">        290 :   &quot;#&quot;</span>
<span class="lineNum">   19808 </span><span class="lineCov">        310 :   &quot;&amp;&amp; reload_completed&quot;</span>
<span class="lineNum">   19809 </span><span class="lineCov">        288 :   [(set (match_dup 0) (match_dup 1))]</span>
<span class="lineNum">   19810 </span><span class="lineCov">        321 : {</span>
<span class="lineNum">   19811 </span><span class="lineCov">        516 :   if (REG_P (operands[0]))</span>
<span class="lineNum">   19812 </span><span class="lineCov">        354 :     operands[0] = gen_lowpart (&lt;ssequartermode&gt;mode, operands[0]);</span>
<span class="lineNum">   19813 </span><span class="lineCov">        486 :   else</span>
<span class="lineNum">   19814 </span><span class="lineCov">        264 :     operands[1] = lowpart_subreg (&lt;MODE&gt;mode, operands[1],</span>
<span class="lineNum">   19815 </span>            :                                   &lt;ssequartermode&gt;mode);
<span class="lineNum">   19816 </span>            : })
<span class="lineNum">   19817 </span><span class="lineCov">        144 : </span>
<span class="lineNum">   19818 </span><span class="lineCov">        144 : (define_insn_and_split &quot;avx512f_&lt;castmode&gt;&lt;avxsizesuffix&gt;_256&lt;castmode&gt;&quot;</span>
<span class="lineNum">   19819 </span><span class="lineCov">        144 :   [(set (match_operand:AVX512MODE2P 0 &quot;nonimmediate_operand&quot; &quot;=x,m&quot;)</span>
<span class="lineNum">   19820 </span><span class="lineCov">        144 :         (unspec:AVX512MODE2P</span>
<span class="lineNum">   19821 </span><span class="lineCov">        144 :           [(match_operand:&lt;ssehalfvecmode&gt; 1 &quot;nonimmediate_operand&quot; &quot;xm,x&quot;)]</span>
<span class="lineNum">   19822 </span><span class="lineCov">        144 :           UNSPEC_CAST))]</span>
<span class="lineNum">   19823 </span><span class="lineCov">        286 :   &quot;TARGET_AVX512F &amp;&amp; !(MEM_P (operands[0]) &amp;&amp; MEM_P (operands[1]))&quot;</span>
<span class="lineNum">   19824 </span><span class="lineCov">        146 :   &quot;#&quot;</span>
<span class="lineNum">   19825 </span><span class="lineCov">         66 :   &quot;&amp;&amp; reload_completed&quot;</span>
<span class="lineNum">   19826 </span><span class="lineCov">        144 :   [(set (match_dup 0) (match_dup 1))]</span>
<span class="lineNum">   19827 </span><span class="lineCov">         33 : {</span>
<span class="lineNum">   19828 </span><span class="lineCov">         50 :   if (REG_P (operands[0]))</span>
<span class="lineNum">   19829 </span><span class="lineCov">         44 :     operands[0] = gen_lowpart (&lt;ssehalfvecmode&gt;mode, operands[0]);</span>
<span class="lineNum">   19830 </span><span class="lineCov">         88 :   else</span>
<span class="lineNum">   19831 </span><span class="lineCov">         48 :     operands[1] = lowpart_subreg (&lt;MODE&gt;mode, operands[1],</span>
<span class="lineNum">   19832 </span><span class="lineCov">         48 :                                   &lt;ssehalfvecmode&gt;mode);</span>
<span class="lineNum">   19833 </span><span class="lineCov">        192 : })</span>
<span class="lineNum">   19834 </span><span class="lineCov">        192 : </span>
<span class="lineNum">   19835 </span><span class="lineCov">        144 : (define_int_iterator VPMADD52</span>
<span class="lineNum">   19836 </span><span class="lineNoCov">          0 :         [UNSPEC_VPMADD52LUQ</span>
<span class="lineNum">   19837 </span><span class="lineNoCov">          0 :          UNSPEC_VPMADD52HUQ])</span>
<span class="lineNum">   19838 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   19839 </span><span class="lineCov">   10848174 : (define_int_attr vpmadd52type</span>
<span class="lineNum">   19840 </span><span class="lineCov">        120 :   [(UNSPEC_VPMADD52LUQ &quot;luq&quot;) (UNSPEC_VPMADD52HUQ &quot;huq&quot;)])</span>
<span class="lineNum">   19841 </span><span class="lineCov">   10308119 : </span>
<span class="lineNum">   19842 </span><span class="lineCov">   10308108 : (define_expand &quot;vpamdd52huq&lt;mode&gt;_maskz&quot;</span>
<span class="lineNum">   19843 </span><span class="lineCov">   10308119 :   [(match_operand:VI8_AVX512VL 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   19844 </span><span class="lineCov">   10308119 :    (match_operand:VI8_AVX512VL 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   19845 </span><span class="lineCov">   10308239 :    (match_operand:VI8_AVX512VL 2 &quot;register_operand&quot;)</span>
<span class="lineNum">   19846 </span><span class="lineCov">        131 :    (match_operand:VI8_AVX512VL 3 &quot;nonimmediate_operand&quot;)</span>
<a name="19847"><span class="lineNum">   19847 </span><span class="lineCov">       5835 :    (match_operand:&lt;avx512fmaskmode&gt; 4 &quot;register_operand&quot;)]</span></a>
<span class="lineNum">   19848 </span><span class="lineCov">       5846 :   &quot;TARGET_AVX512IFMA&quot;</span>
<span class="lineNum">   19849 </span><span class="lineCov">       5499 : {</span>
<span class="lineNum">   19850 </span><span class="lineCov">      11334 :   emit_insn (gen_vpamdd52huq&lt;mode&gt;_maskz_1 (</span>
<span class="lineNum">   19851 </span><span class="lineCov">        576 :     operands[0], operands[1], operands[2], operands[3],</span>
<span class="lineNum">   19852 </span><span class="lineCov">       5499 :     CONST0_RTX (&lt;MODE&gt;mode), operands[4]));</span>
<span class="lineNum">   19853 </span><span class="lineCov">       4550 :   DONE;</span>
<span class="lineNum">   19854 </span><span class="lineCov">       9920 : })</span>
<span class="lineNum">   19855 </span>            : 
<span class="lineNum">   19856 </span>            : (define_expand &quot;vpamdd52luq&lt;mode&gt;_maskz&quot;
<span class="lineNum">   19857 </span>            :   [(match_operand:VI8_AVX512VL 0 &quot;register_operand&quot;)
<span class="lineNum">   19858 </span>            :    (match_operand:VI8_AVX512VL 1 &quot;register_operand&quot;)
<span class="lineNum">   19859 </span>            :    (match_operand:VI8_AVX512VL 2 &quot;register_operand&quot;)
<span class="lineNum">   19860 </span>            :    (match_operand:VI8_AVX512VL 3 &quot;nonimmediate_operand&quot;)
<span class="lineNum">   19861 </span>            :    (match_operand:&lt;avx512fmaskmode&gt; 4 &quot;register_operand&quot;)]
<span class="lineNum">   19862 </span>            :   &quot;TARGET_AVX512IFMA&quot;
<span class="lineNum">   19863 </span>            : {
<span class="lineNum">   19864 </span>            :   emit_insn (gen_vpamdd52luq&lt;mode&gt;_maskz_1 (
<span class="lineNum">   19865 </span>            :     operands[0], operands[1], operands[2], operands[3],
<span class="lineNum">   19866 </span>            :     CONST0_RTX (&lt;MODE&gt;mode), operands[4]));
<span class="lineNum">   19867 </span>            :   DONE;
<span class="lineNum">   19868 </span>            : })
<span class="lineNum">   19869 </span>            : 
<span class="lineNum">   19870 </span>            : (define_insn &quot;vpamdd52&lt;vpmadd52type&gt;&lt;mode&gt;&lt;sd_maskz_name&gt;&quot;
<span class="lineNum">   19871 </span>            :   [(set (match_operand:VI8_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   19872 </span>            :         (unspec:VI8_AVX512VL
<span class="lineNum">   19873 </span>            :           [(match_operand:VI8_AVX512VL 1 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">   19874 </span>            :            (match_operand:VI8_AVX512VL 2 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">   19875 </span>            :            (match_operand:VI8_AVX512VL 3 &quot;nonimmediate_operand&quot; &quot;vm&quot;)]
<span class="lineNum">   19876 </span>            :           VPMADD52))]
<span class="lineNum">   19877 </span><span class="lineCov">        124 :   &quot;TARGET_AVX512IFMA&quot;</span>
<a name="19878"><span class="lineNum">   19878 </span><span class="lineNoCov">          0 :   &quot;vpmadd52&lt;vpmadd52type&gt;\t{%3, %2, %0&lt;sd_mask_op4&gt;|%0&lt;sd_mask_op4&gt;, %2, %3}&quot;</span></a>
<span class="lineNum">   19879 </span>            :   [(set_attr &quot;type&quot; &quot;ssemuladd&quot;)
<span class="lineNum">   19880 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">   19881 </span><span class="lineCov">        120 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   19882 </span><span class="lineCov">        120 : </span>
<span class="lineNum">   19883 </span>            : (define_insn &quot;vpamdd52&lt;vpmadd52type&gt;&lt;mode&gt;_mask&quot;
<span class="lineNum">   19884 </span>            :   [(set (match_operand:VI8_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   19885 </span>            :         (vec_merge:VI8_AVX512VL
<span class="lineNum">   19886 </span>            :           (unspec:VI8_AVX512VL
<span class="lineNum">   19887 </span>            :             [(match_operand:VI8_AVX512VL 1 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">   19888 </span>            :              (match_operand:VI8_AVX512VL 2 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">   19889 </span>            :              (match_operand:VI8_AVX512VL 3 &quot;nonimmediate_operand&quot; &quot;vm&quot;)]
<span class="lineNum">   19890 </span>            :             VPMADD52)
<span class="lineNum">   19891 </span>            :           (match_dup 1)
<a name="19892"><span class="lineNum">   19892 </span>            :           (match_operand:&lt;avx512fmaskmode&gt; 4 &quot;register_operand&quot; &quot;Yk&quot;)))]</a>
<span class="lineNum">   19893 </span><span class="lineCov">        124 :   &quot;TARGET_AVX512IFMA&quot;</span>
<span class="lineNum">   19894 </span><span class="lineNoCov">          0 :   &quot;vpmadd52&lt;vpmadd52type&gt;\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}&quot;</span>
<span class="lineNum">   19895 </span>            :   [(set_attr &quot;type&quot; &quot;ssemuladd&quot;)
<span class="lineNum">   19896 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">   19897 </span><span class="lineCov">        118 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   19898 </span><span class="lineCov">        118 : </span>
<span class="lineNum">   19899 </span>            : (define_insn &quot;vpmultishiftqb&lt;mode&gt;&lt;mask_name&gt;&quot;
<span class="lineNum">   19900 </span>            :   [(set (match_operand:VI1_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   19901 </span>            :         (unspec:VI1_AVX512VL
<span class="lineNum">   19902 </span>            :           [(match_operand:VI1_AVX512VL 1 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">   19903 </span>            :            (match_operand:VI1_AVX512VL 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;)]
<span class="lineNum">   19904 </span>            :           UNSPEC_VPMULTISHIFT))]
<span class="lineNum">   19905 </span><span class="lineCov">         30 :   &quot;TARGET_AVX512VBMI&quot;</span>
<span class="lineNum">   19906 </span><span class="lineCov">         31 :   &quot;vpmultishiftqb\t{%2, %1, %0&lt;mask_operand3&gt;|%0&lt;mask_operand3&gt;, %1, %2}&quot;</span>
<span class="lineNum">   19907 </span>            :   [(set_attr &quot;type&quot; &quot;sselog&quot;)
<span class="lineNum">   19908 </span>            :    (set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">   19909 </span><span class="lineCov">        175 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   19910 </span><span class="lineCov">        175 : </span>
<span class="lineNum">   19911 </span><span class="lineCov">        175 : (define_mode_iterator IMOD4</span>
<span class="lineNum">   19912 </span><span class="lineCov">       3838 :   [(V64SF &quot;TARGET_AVX5124FMAPS&quot;) (V64SI &quot;TARGET_AVX5124VNNIW&quot;)])</span>
<span class="lineNum">   19913 </span>            : 
<span class="lineNum">   19914 </span>            : (define_mode_attr imod4_narrow
<span class="lineNum">   19915 </span>            :   [(V64SF &quot;V16SF&quot;) (V64SI &quot;V16SI&quot;)])
<span class="lineNum">   19916 </span><span class="lineCov">       1664 : </span>
<span class="lineNum">   19917 </span><span class="lineCov">       1664 : (define_expand &quot;mov&lt;mode&gt;&quot;</span>
<span class="lineNum">   19918 </span><span class="lineCov">       1664 :   [(set (match_operand:IMOD4 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   19919 </span><span class="lineCov">  216285394 :         (match_operand:IMOD4 1 &quot;vector_move_operand&quot;))]</span>
<span class="lineNum">   19920 </span>            :   &quot;TARGET_AVX512F&quot;
<span class="lineNum">   19921 </span><span class="lineCov">   78090630 : {</span>
<span class="lineNum">   19922 </span><span class="lineCov">   78090630 :   ix86_expand_vector_move (&lt;MODE&gt;mode, operands);</span>
<span class="lineNum">   19923 </span>            :   DONE;
<span class="lineNum">   19924 </span>            : })
<span class="lineNum">   19925 </span><span class="lineCov">  216242097 : </span>
<span class="lineNum">   19926 </span><span class="lineCov">  216242097 : (define_insn_and_split &quot;*mov&lt;mode&gt;_internal&quot;</span>
<span class="lineNum">   19927 </span>            :   [(set (match_operand:IMOD4 0 &quot;nonimmediate_operand&quot; &quot;=v,v ,m&quot;)
<span class="lineNum">   19928 </span><span class="lineCov">    5481519 :         (match_operand:IMOD4 1 &quot;vector_move_operand&quot;  &quot; C,vm,v&quot;))]</span>
<span class="lineNum">   19929 </span><span class="lineCov">    5484985 :   &quot;TARGET_AVX512F</span>
<span class="lineNum">   19930 </span><span class="lineCov">    5962996 :    &amp;&amp; (register_operand (operands[0], &lt;MODE&gt;mode)</span>
<span class="lineNum">   19931 </span><span class="lineCov">       3562 :        || register_operand (operands[1], &lt;MODE&gt;mode))&quot;</span>
<span class="lineNum">   19932 </span>            :   &quot;#&quot;
<span class="lineNum">   19933 </span><span class="lineCov">        276 :   &quot;&amp;&amp; reload_completed&quot;</span>
<span class="lineNum">   19934 </span><span class="lineCov">        138 :   [(const_int 0)]</span>
<span class="lineNum">   19935 </span>            : {
<span class="lineNum">   19936 </span>            :   rtx op0, op1;
<span class="lineNum">   19937 </span><span class="lineCov">         96 :   int i;</span>
<span class="lineNum">   19938 </span><span class="lineCov">         96 : </span>
<a name="19939"><span class="lineNum">   19939 </span><span class="lineCov">         96 :   for (i = 0; i &lt; 4; i++)</span></a>
<a name="19940"><span class="lineNum">   19940 </span><span class="lineCov">        192 :     {</span></a>
<span class="lineNum">   19941 </span><span class="lineCov">   69615057 :       op0 = simplify_subreg</span>
<span class="lineNum">   19942 </span>            :              (&lt;imod4_narrow&gt;mode, operands[0], &lt;MODE&gt;mode, i * 64);
<span class="lineNum">   19943 </span><span class="lineCov">     415856 :       op1 = simplify_subreg</span>
<span class="lineNum">   19944 </span><span class="lineCov">     415856 :              (&lt;imod4_narrow&gt;mode, operands[1], &lt;MODE&gt;mode, i * 64);</span>
<span class="lineNum">   19945 </span><span class="lineCov">     415856 :       emit_move_insn (op0, op1);</span>
<span class="lineNum">   19946 </span>            :     }
<span class="lineNum">   19947 </span><span class="lineCov">     382122 :   DONE;</span>
<span class="lineNum">   19948 </span>            : })
<span class="lineNum">   19949 </span><span class="lineCov">      83126 : </span>
<span class="lineNum">   19950 </span><span class="lineCov">      83126 : (define_insn &quot;avx5124fmaddps_4fmaddps&quot;</span>
<span class="lineNum">   19951 </span>            :   [(set (match_operand:V16SF 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   19952 </span>            :         (unspec:V16SF
<span class="lineNum">   19953 </span>            :           [(match_operand:V16SF 1 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">   19954 </span>            :            (match_operand:V64SF 2 &quot;register_operand&quot; &quot;Yh&quot;)
<span class="lineNum">   19955 </span>            :            (match_operand:V4SF 3 &quot;memory_operand&quot; &quot;m&quot;)] UNSPEC_VP4FMADD))]
<span class="lineNum">   19956 </span><span class="lineCov">         14 :   &quot;TARGET_AVX5124FMAPS&quot;</span>
<a name="19957"><span class="lineNum">   19957 </span><span class="lineNoCov">          0 :   &quot;v4fmaddps\t{%3, %g2, %0|%0, %g2, %3}&quot;</span></a>
<a name="19958"><span class="lineNum">   19958 </span>            :    [(set_attr (&quot;type&quot;) (&quot;ssemuladd&quot;))</a>
<span class="lineNum">   19959 </span>            :     (set_attr (&quot;prefix&quot;) (&quot;evex&quot;))
<span class="lineNum">   19960 </span><span class="lineCov">         11 :     (set_attr (&quot;mode&quot;) (&quot;V16SF&quot;))])</span>
<span class="lineNum">   19961 </span><span class="lineCov">         22 : </span>
<span class="lineNum">   19962 </span>            : (define_insn &quot;avx5124fmaddps_4fmaddps_mask&quot;
<span class="lineNum">   19963 </span>            :   [(set (match_operand:V16SF 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   19964 </span>            :         (vec_merge:V16SF
<span class="lineNum">   19965 </span>            :           (unspec:V16SF
<span class="lineNum">   19966 </span>            :              [(match_operand:V64SF 1 &quot;register_operand&quot; &quot;Yh&quot;)
<span class="lineNum">   19967 </span>            :               (match_operand:V4SF 2 &quot;memory_operand&quot; &quot;m&quot;)] UNSPEC_VP4FMADD)
<span class="lineNum">   19968 </span>            :           (match_operand:V16SF 3 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">   19969 </span>            :           (match_operand:HI 4 &quot;register_operand&quot; &quot;Yk&quot;)))]
<span class="lineNum">   19970 </span><span class="lineCov">         26 :   &quot;TARGET_AVX5124FMAPS&quot;</span>
<span class="lineNum">   19971 </span><span class="lineNoCov">          0 :   &quot;v4fmaddps\t{%2, %g1, %0%{%4%}|%0%{%4%}, %g1, %2}&quot;</span>
<span class="lineNum">   19972 </span>            :    [(set_attr (&quot;type&quot;) (&quot;ssemuladd&quot;))
<span class="lineNum">   19973 </span>            :     (set_attr (&quot;prefix&quot;) (&quot;evex&quot;))
<span class="lineNum">   19974 </span><span class="lineCov">         21 :     (set_attr (&quot;mode&quot;) (&quot;V16SF&quot;))])</span>
<span class="lineNum">   19975 </span><span class="lineCov">         42 : </span>
<span class="lineNum">   19976 </span>            : (define_insn &quot;avx5124fmaddps_4fmaddps_maskz&quot;
<span class="lineNum">   19977 </span>            :   [(set (match_operand:V16SF 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   19978 </span>            :         (vec_merge:V16SF
<span class="lineNum">   19979 </span>            :           (unspec:V16SF
<span class="lineNum">   19980 </span>            :             [(match_operand:V16SF 1 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">   19981 </span>            :              (match_operand:V64SF 2 &quot;register_operand&quot; &quot;Yh&quot;)
<span class="lineNum">   19982 </span>            :              (match_operand:V4SF 3 &quot;memory_operand&quot; &quot;m&quot;)] UNSPEC_VP4FMADD)
<span class="lineNum">   19983 </span>            :           (match_operand:V16SF 4 &quot;const0_operand&quot; &quot;C&quot;)
<span class="lineNum">   19984 </span>            :           (match_operand:HI 5 &quot;register_operand&quot; &quot;Yk&quot;)))]
<span class="lineNum">   19985 </span><span class="lineCov">         18 :   &quot;TARGET_AVX5124FMAPS&quot;</span>
<span class="lineNum">   19986 </span><span class="lineNoCov">          0 :   &quot;v4fmaddps\t{%3, %g2, %0%{%5%}%{z%}|%0%{%5%}%{z%}, %g2, %3}&quot;</span>
<span class="lineNum">   19987 </span>            :    [(set_attr (&quot;type&quot;) (&quot;ssemuladd&quot;))
<span class="lineNum">   19988 </span>            :     (set_attr (&quot;prefix&quot;) (&quot;evex&quot;))
<span class="lineNum">   19989 </span><span class="lineCov">         15 :     (set_attr (&quot;mode&quot;) (&quot;V16SF&quot;))])</span>
<span class="lineNum">   19990 </span><span class="lineCov">         30 : </span>
<span class="lineNum">   19991 </span>            : (define_insn &quot;avx5124fmaddps_4fmaddss&quot;
<span class="lineNum">   19992 </span>            :   [(set (match_operand:V4SF 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   19993 </span>            :         (unspec:V4SF
<span class="lineNum">   19994 </span>            :           [(match_operand:V4SF 1 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">   19995 </span>            :            (match_operand:V64SF 2 &quot;register_operand&quot; &quot;Yh&quot;)
<span class="lineNum">   19996 </span>            :            (match_operand:V4SF 3 &quot;memory_operand&quot; &quot;m&quot;)] UNSPEC_VP4FMADD))]
<span class="lineNum">   19997 </span><span class="lineCov">         11 :   &quot;TARGET_AVX5124FMAPS&quot;</span>
<span class="lineNum">   19998 </span><span class="lineNoCov">          0 :   &quot;v4fmaddss\t{%3, %x2, %0|%0, %x2, %3}&quot;</span>
<span class="lineNum">   19999 </span>            :    [(set_attr (&quot;type&quot;) (&quot;ssemuladd&quot;))
<span class="lineNum">   20000 </span>            :     (set_attr (&quot;prefix&quot;) (&quot;evex&quot;))
<span class="lineNum">   20001 </span>            :     (set_attr (&quot;mode&quot;) (&quot;SF&quot;))])
<span class="lineNum">   20002 </span>            : 
<span class="lineNum">   20003 </span>            : (define_insn &quot;avx5124fmaddps_4fmaddss_mask&quot;
<span class="lineNum">   20004 </span>            :   [(set (match_operand:V4SF 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   20005 </span><span class="lineCov">         28 :         (vec_merge:V4SF</span>
<span class="lineNum">   20006 </span><span class="lineCov">         28 :           (unspec:V4SF</span>
<span class="lineNum">   20007 </span>            :             [(match_operand:V64SF 1 &quot;register_operand&quot; &quot;Yh&quot;)
<span class="lineNum">   20008 </span><span class="lineCov">         14 :              (match_operand:V4SF 2 &quot;memory_operand&quot; &quot;m&quot;)] UNSPEC_VP4FMADD)</span>
<span class="lineNum">   20009 </span><span class="lineCov">         28 :           (match_operand:V4SF 3 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">   20010 </span>            :           (match_operand:QI 4 &quot;register_operand&quot; &quot;Yk&quot;)))]
<span class="lineNum">   20011 </span><span class="lineCov">         21 :   &quot;TARGET_AVX5124FMAPS&quot;</span>
<span class="lineNum">   20012 </span><span class="lineNoCov">          0 :   &quot;v4fmaddss\t{%2, %x1, %0%{%4%}|%0%{%4%}, %x1, %2}&quot;</span>
<span class="lineNum">   20013 </span>            :    [(set_attr (&quot;type&quot;) (&quot;ssemuladd&quot;))
<span class="lineNum">   20014 </span>            :     (set_attr (&quot;prefix&quot;) (&quot;evex&quot;))
<span class="lineNum">   20015 </span>            :     (set_attr (&quot;mode&quot;) (&quot;SF&quot;))])
<span class="lineNum">   20016 </span>            : 
<span class="lineNum">   20017 </span>            : (define_insn &quot;avx5124fmaddps_4fmaddss_maskz&quot;
<span class="lineNum">   20018 </span>            :   [(set (match_operand:V4SF 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   20019 </span><span class="lineCov">         65 :         (vec_merge:V4SF</span>
<span class="lineNum">   20020 </span><span class="lineCov">         65 :           (unspec:V4SF</span>
<span class="lineNum">   20021 </span>            :             [(match_operand:V4SF 1 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">   20022 </span><span class="lineCov">         24 :              (match_operand:V64SF 2 &quot;register_operand&quot; &quot;Yh&quot;)</span>
<span class="lineNum">   20023 </span><span class="lineCov">         48 :              (match_operand:V4SF 3 &quot;memory_operand&quot; &quot;m&quot;)] UNSPEC_VP4FMADD)</span>
<span class="lineNum">   20024 </span>            :           (match_operand:V4SF 4 &quot;const0_operand&quot; &quot;C&quot;)
<span class="lineNum">   20025 </span>            :           (match_operand:QI 5 &quot;register_operand&quot; &quot;Yk&quot;)))]
<span class="lineNum">   20026 </span><span class="lineCov">         48 :   &quot;TARGET_AVX5124FMAPS&quot;</span>
<span class="lineNum">   20027 </span><span class="lineCov">         33 :   &quot;v4fmaddss\t{%3, %x2, %0%{%5%}%{z%}|%0%{%5%}%{z%}, %x2, %3}&quot;</span>
<span class="lineNum">   20028 </span><span class="lineCov">         33 :    [(set_attr (&quot;type&quot;) (&quot;ssemuladd&quot;))</span>
<span class="lineNum">   20029 </span>            :     (set_attr (&quot;prefix&quot;) (&quot;evex&quot;))
<span class="lineNum">   20030 </span><span class="lineNoCov">          0 :     (set_attr (&quot;mode&quot;) (&quot;SF&quot;))])</span>
<span class="lineNum">   20031 </span>            : 
<span class="lineNum">   20032 </span>            : (define_insn &quot;avx5124fmaddps_4fnmaddps&quot;
<span class="lineNum">   20033 </span>            :   [(set (match_operand:V16SF 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   20034 </span><span class="lineCov">         50 :         (unspec:V16SF</span>
<span class="lineNum">   20035 </span><span class="lineCov">         83 :           [(match_operand:V16SF 1 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">   20036 </span><span class="lineCov">         33 :            (match_operand:V64SF 2 &quot;register_operand&quot; &quot;Yh&quot;)</span>
<span class="lineNum">   20037 </span><span class="lineCov">         51 :            (match_operand:V4SF 3 &quot;memory_operand&quot; &quot;m&quot;)] UNSPEC_VP4FNMADD))]</span>
<span class="lineNum">   20038 </span><span class="lineCov">         47 :   &quot;TARGET_AVX5124FMAPS&quot;</span>
<span class="lineNum">   20039 </span><span class="lineCov">         33 :   &quot;v4fnmaddps\t{%3, %g2, %0|%0, %g2, %3}&quot;</span>
<span class="lineNum">   20040 </span>            :    [(set_attr (&quot;type&quot;) (&quot;ssemuladd&quot;))
<span class="lineNum">   20041 </span><span class="lineCov">         33 :     (set_attr (&quot;prefix&quot;) (&quot;evex&quot;))</span>
<span class="lineNum">   20042 </span><span class="lineCov">         44 :     (set_attr (&quot;mode&quot;) (&quot;V16SF&quot;))])</span>
<span class="lineNum">   20043 </span><span class="lineCov">         88 : </span>
<span class="lineNum">   20044 </span><span class="lineCov">         33 : (define_insn &quot;avx5124fmaddps_4fnmaddps_mask&quot;</span>
<span class="lineNum">   20045 </span><span class="lineCov">         33 :   [(set (match_operand:V16SF 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   20046 </span>            :         (vec_merge:V16SF
<span class="lineNum">   20047 </span><span class="lineNoCov">          0 :           (unspec:V16SF</span>
<span class="lineNum">   20048 </span>            :              [(match_operand:V64SF 1 &quot;register_operand&quot; &quot;Yh&quot;)
<span class="lineNum">   20049 </span><span class="lineCov">         33 :               (match_operand:V4SF 2 &quot;memory_operand&quot; &quot;m&quot;)] UNSPEC_VP4FNMADD)</span>
<span class="lineNum">   20050 </span>            :           (match_operand:V16SF 3 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">   20051 </span><span class="lineCov">         33 :           (match_operand:HI 4 &quot;register_operand&quot; &quot;Yk&quot;)))]</span>
<span class="lineNum">   20052 </span><span class="lineCov">         90 :   &quot;TARGET_AVX5124FMAPS&quot;</span>
<span class="lineNum">   20053 </span><span class="lineCov">         66 :   &quot;v4fnmaddps\t{%2, %g1, %0%{%4%}|%0%{%4%}, %g1, %2}&quot;</span>
<span class="lineNum">   20054 </span><span class="lineCov">         33 :    [(set_attr (&quot;type&quot;) (&quot;ssemuladd&quot;))</span>
<span class="lineNum">   20055 </span><span class="lineNoCov">          0 :     (set_attr (&quot;prefix&quot;) (&quot;evex&quot;))</span>
<span class="lineNum">   20056 </span><span class="lineCov">         87 :     (set_attr (&quot;mode&quot;) (&quot;V16SF&quot;))])</span>
<span class="lineNum">   20057 </span><span class="lineCov">         42 : </span>
<span class="lineNum">   20058 </span><span class="lineCov">         33 : (define_insn &quot;avx5124fmaddps_4fnmaddps_maskz&quot;</span>
<span class="lineNum">   20059 </span><span class="lineCov">         33 :   [(set (match_operand:V16SF 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   20060 </span><span class="lineCov">         33 :         (vec_merge:V16SF</span>
<span class="lineNum">   20061 </span>            :           (unspec:V16SF
<span class="lineNum">   20062 </span>            :             [(match_operand:V16SF 1 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">   20063 </span>            :              (match_operand:V64SF 2 &quot;register_operand&quot; &quot;Yh&quot;)
<span class="lineNum">   20064 </span>            :              (match_operand:V4SF 3 &quot;memory_operand&quot; &quot;m&quot;)] UNSPEC_VP4FNMADD)
<span class="lineNum">   20065 </span><span class="lineCov">         48 :           (match_operand:V16SF 4 &quot;const0_operand&quot; &quot;C&quot;)</span>
<span class="lineNum">   20066 </span><span class="lineCov">         58 :           (match_operand:HI 5 &quot;register_operand&quot; &quot;Yk&quot;)))]</span>
<span class="lineNum">   20067 </span><span class="lineCov">         18 :   &quot;TARGET_AVX5124FMAPS&quot;</span>
<span class="lineNum">   20068 </span><span class="lineCov">         22 :   &quot;v4fnmaddps\t{%3, %g2, %0%{%5%}%{z%}|%0%{%5%}%{z%}, %g2, %3}&quot;</span>
<span class="lineNum">   20069 </span><span class="lineCov">         72 :    [(set_attr (&quot;type&quot;) (&quot;ssemuladd&quot;))</span>
<span class="lineNum">   20070 </span><span class="lineCov">         22 :     (set_attr (&quot;prefix&quot;) (&quot;evex&quot;))</span>
<span class="lineNum">   20071 </span><span class="lineCov">         37 :     (set_attr (&quot;mode&quot;) (&quot;V16SF&quot;))])</span>
<span class="lineNum">   20072 </span><span class="lineCov">         42 : </span>
<span class="lineNum">   20073 </span><span class="lineCov">         22 : (define_insn &quot;avx5124fmaddps_4fnmaddss&quot;</span>
<span class="lineNum">   20074 </span><span class="lineCov">         12 :   [(set (match_operand:V4SF 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   20075 </span><span class="lineCov">         12 :         (unspec:V4SF</span>
<span class="lineNum">   20076 </span><span class="lineCov">         12 :           [(match_operand:V4SF 1 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">   20077 </span><span class="lineCov">         12 :            (match_operand:V64SF 2 &quot;register_operand&quot; &quot;Yh&quot;)</span>
<span class="lineNum">   20078 </span><span class="lineCov">         12 :            (match_operand:V4SF 3 &quot;memory_operand&quot; &quot;m&quot;)] UNSPEC_VP4FNMADD))]</span>
<span class="lineNum">   20079 </span><span class="lineCov">         23 :   &quot;TARGET_AVX5124FMAPS&quot;</span>
<span class="lineNum">   20080 </span><span class="lineCov">         36 :   &quot;v4fnmaddss\t{%3, %x2, %0|%0, %x2, %3}&quot;</span>
<span class="lineNum">   20081 </span>            :    [(set_attr (&quot;type&quot;) (&quot;ssemuladd&quot;))
<span class="lineNum">   20082 </span>            :     (set_attr (&quot;prefix&quot;) (&quot;evex&quot;))
<span class="lineNum">   20083 </span><span class="lineCov">         72 :     (set_attr (&quot;mode&quot;) (&quot;SF&quot;))])</span>
<span class="lineNum">   20084 </span>            : 
<span class="lineNum">   20085 </span>            : (define_insn &quot;avx5124fmaddps_4fnmaddss_mask&quot;
<span class="lineNum">   20086 </span>            :   [(set (match_operand:V4SF 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   20087 </span><span class="lineCov">         27 :         (vec_merge:V4SF</span>
<span class="lineNum">   20088 </span><span class="lineCov">         27 :           (unspec:V4SF</span>
<span class="lineNum">   20089 </span><span class="lineCov">         27 :             [(match_operand:V64SF 1 &quot;register_operand&quot; &quot;Yh&quot;)</span>
<span class="lineNum">   20090 </span>            :              (match_operand:V4SF 2 &quot;memory_operand&quot; &quot;m&quot;)] UNSPEC_VP4FNMADD)
<span class="lineNum">   20091 </span>            :           (match_operand:V4SF 3 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">   20092 </span>            :           (match_operand:QI 4 &quot;register_operand&quot; &quot;Yk&quot;)))]
<span class="lineNum">   20093 </span><span class="lineCov">         21 :   &quot;TARGET_AVX5124FMAPS&quot;</span>
<span class="lineNum">   20094 </span><span class="lineNoCov">          0 :   &quot;v4fnmaddss\t{%2, %x1, %0%{%4%}|%0%{%4%}, %x1, %2}&quot;</span>
<span class="lineNum">   20095 </span>            :    [(set_attr (&quot;type&quot;) (&quot;ssemuladd&quot;))
<span class="lineNum">   20096 </span><span class="lineCov">         36 :     (set_attr (&quot;prefix&quot;) (&quot;evex&quot;))</span>
<span class="lineNum">   20097 </span>            :     (set_attr (&quot;mode&quot;) (&quot;SF&quot;))])
<span class="lineNum">   20098 </span>            : 
<span class="lineNum">   20099 </span>            : (define_insn &quot;avx5124fmaddps_4fnmaddss_maskz&quot;
<span class="lineNum">   20100 </span>            :   [(set (match_operand:V4SF 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   20101 </span><span class="lineCov">         50 :         (vec_merge:V4SF</span>
<span class="lineNum">   20102 </span><span class="lineCov">         86 :           (unspec:V4SF</span>
<span class="lineNum">   20103 </span><span class="lineCov">         86 :             [(match_operand:V4SF 1 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">   20104 </span><span class="lineCov">         36 :              (match_operand:V64SF 2 &quot;register_operand&quot; &quot;Yh&quot;)</span>
<span class="lineNum">   20105 </span><span class="lineCov">         36 :              (match_operand:V4SF 3 &quot;memory_operand&quot; &quot;m&quot;)] UNSPEC_VP4FNMADD)</span>
<span class="lineNum">   20106 </span><span class="lineCov">         36 :           (match_operand:V4SF 4 &quot;const0_operand&quot; &quot;C&quot;)</span>
<span class="lineNum">   20107 </span><span class="lineCov">         36 :           (match_operand:QI 5 &quot;register_operand&quot; &quot;Yk&quot;)))]</span>
<span class="lineNum">   20108 </span><span class="lineCov">         51 :   &quot;TARGET_AVX5124FMAPS&quot;</span>
<span class="lineNum">   20109 </span><span class="lineCov">         36 :   &quot;v4fnmaddss\t{%3, %x2, %0%{%5%}%{z%}|%0%{%5%}%{z%}, %x2, %3}&quot;</span>
<span class="lineNum">   20110 </span><span class="lineCov">        150 :    [(set_attr (&quot;type&quot;) (&quot;ssemuladd&quot;))</span>
<span class="lineNum">   20111 </span>            :     (set_attr (&quot;prefix&quot;) (&quot;evex&quot;))
<span class="lineNum">   20112 </span>            :     (set_attr (&quot;mode&quot;) (&quot;SF&quot;))])
<span class="lineNum">   20113 </span><span class="lineCov">         90 : </span>
<span class="lineNum">   20114 </span><span class="lineCov">         90 : (define_insn &quot;avx5124vnniw_vp4dpwssd&quot;</span>
<span class="lineNum">   20115 </span><span class="lineCov">         90 :   [(set (match_operand:V16SI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   20116 </span><span class="lineCov">        157 :         (unspec:V16SI</span>
<span class="lineNum">   20117 </span><span class="lineCov">         67 :           [(match_operand:V16SI 1 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">   20118 </span><span class="lineCov">        157 :            (match_operand:V64SI 2 &quot;register_operand&quot; &quot;Yh&quot;)</span>
<span class="lineNum">   20119 </span><span class="lineCov">         24 :            (match_operand:V4SI 3 &quot;memory_operand&quot; &quot;m&quot;)] UNSPEC_VP4DPWSSD))]</span>
<span class="lineNum">   20120 </span><span class="lineCov">         51 :   &quot;TARGET_AVX5124VNNIW&quot;</span>
<span class="lineNum">   20121 </span><span class="lineCov">         24 :   &quot;vp4dpwssd\t{%3, %g2, %0|%0, %g2, %3}&quot;</span>
<span class="lineNum">   20122 </span><span class="lineCov">         24 :    [(set_attr (&quot;type&quot;) (&quot;ssemuladd&quot;))</span>
<span class="lineNum">   20123 </span><span class="lineCov">         24 :     (set_attr (&quot;prefix&quot;) (&quot;evex&quot;))</span>
<span class="lineNum">   20124 </span><span class="lineCov">         50 :     (set_attr (&quot;mode&quot;) (&quot;TI&quot;))])</span>
<span class="lineNum">   20125 </span><span class="lineCov">         26 : </span>
<span class="lineNum">   20126 </span><span class="lineCov">         26 : (define_insn &quot;avx5124vnniw_vp4dpwssd_mask&quot;</span>
<span class="lineNum">   20127 </span>            :   [(set (match_operand:V16SI 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   20128 </span>            :         (vec_merge:V16SI
<span class="lineNum">   20129 </span>            :           (unspec:V16SI
<span class="lineNum">   20130 </span>            :              [(match_operand:V64SI 1 &quot;register_operand&quot; &quot;Yh&quot;)
<span class="lineNum">   20131 </span>            :               (match_operand:V4SI 2 &quot;memory_operand&quot; &quot;m&quot;)] UNSPEC_VP4DPWSSD)
<span class="lineNum">   20132 </span>            :           (match_operand:V16SI 3 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">   20133 </span>            :           (match_operand:HI 4 &quot;register_operand&quot; &quot;Yk&quot;)))]
<span class="lineNum">   20134 </span><span class="lineCov">         36 :   &quot;TARGET_AVX5124VNNIW&quot;</span>
<span class="lineNum">   20135 </span><span class="lineCov">         14 :   &quot;vp4dpwssd\t{%2, %g1, %0%{%4%}|%0%{%4%}, %g1, %2}&quot;</span>
<span class="lineNum">   20136 </span>            :    [(set_attr (&quot;type&quot;) (&quot;ssemuladd&quot;))
<span class="lineNum">   20137 </span><span class="lineCov">        138 :     (set_attr (&quot;prefix&quot;) (&quot;evex&quot;))</span>
<span class="lineNum">   20138 </span><span class="lineCov">        140 :     (set_attr (&quot;mode&quot;) (&quot;TI&quot;))])</span>
<span class="lineNum">   20139 </span><span class="lineCov">        326 : </span>
<span class="lineNum">   20140 </span><span class="lineCov">         50 : (define_insn &quot;avx5124vnniw_vp4dpwssd_maskz&quot;</span>
<span class="lineNum">   20141 </span>            :   [(set (match_operand:V16SI 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   20142 </span>            :         (vec_merge:V16SI
<span class="lineNum">   20143 </span>            :           (unspec:V16SI
<span class="lineNum">   20144 </span>            :             [(match_operand:V16SI 1 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">   20145 </span>            :              (match_operand:V64SI 2 &quot;register_operand&quot; &quot;Yh&quot;)
<span class="lineNum">   20146 </span>            :              (match_operand:V4SI 3 &quot;memory_operand&quot; &quot;m&quot;)] UNSPEC_VP4DPWSSD)
<span class="lineNum">   20147 </span>            :           (match_operand:V16SI 4 &quot;const0_operand&quot; &quot;C&quot;)
<span class="lineNum">   20148 </span>            :           (match_operand:HI 5 &quot;register_operand&quot; &quot;Yk&quot;)))]
<span class="lineNum">   20149 </span><span class="lineCov">         30 :   &quot;TARGET_AVX5124VNNIW&quot;</span>
<span class="lineNum">   20150 </span><span class="lineCov">         13 :   &quot;vp4dpwssd\t{%3, %g2, %0%{%5%}%{z%}|%0%{%5%}%{z%}, %g2, %3}&quot;</span>
<span class="lineNum">   20151 </span><span class="lineCov">        138 :    [(set_attr (&quot;type&quot;) (&quot;ssemuladd&quot;))</span>
<span class="lineNum">   20152 </span><span class="lineCov">        138 :     (set_attr (&quot;prefix&quot;) (&quot;evex&quot;))</span>
<span class="lineNum">   20153 </span><span class="lineCov">        181 :     (set_attr (&quot;mode&quot;) (&quot;TI&quot;))])</span>
<span class="lineNum">   20154 </span><span class="lineCov">         43 : </span>
<span class="lineNum">   20155 </span><span class="lineCov">        733 : (define_insn &quot;avx5124vnniw_vp4dpwssds&quot;</span>
<span class="lineNum">   20156 </span>            :   [(set (match_operand:V16SI 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   20157 </span><span class="lineCov">        600 :         (unspec:V16SI</span>
<span class="lineNum">   20158 </span><span class="lineCov">       1104 :           [(match_operand:V16SI 1 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">   20159 </span><span class="lineCov">        552 :            (match_operand:V64SI 2 &quot;register_operand&quot; &quot;Yh&quot;)</span>
<span class="lineNum">   20160 </span><span class="lineCov">       1104 :            (match_operand:V4SI 3 &quot;memory_operand&quot; &quot;m&quot;)] UNSPEC_VP4DPWSSDS))]</span>
<span class="lineNum">   20161 </span><span class="lineCov">        716 :   &quot;TARGET_AVX5124VNNIW&quot;</span>
<span class="lineNum">   20162 </span><span class="lineNoCov">          0 :   &quot;vp4dpwssds\t{%3, %g2, %0|%0, %g2, %3}&quot;</span>
<span class="lineNum">   20163 </span><span class="lineCov">        366 :    [(set_attr (&quot;type&quot;) (&quot;ssemuladd&quot;))</span>
<span class="lineNum">   20164 </span><span class="lineCov">         48 :     (set_attr (&quot;prefix&quot;) (&quot;evex&quot;))</span>
<span class="lineNum">   20165 </span><span class="lineCov">        147 :     (set_attr (&quot;mode&quot;) (&quot;TI&quot;))])</span>
<span class="lineNum">   20166 </span><span class="lineCov">         99 : </span>
<span class="lineNum">   20167 </span>            : (define_insn &quot;avx5124vnniw_vp4dpwssds_mask&quot;
<span class="lineNum">   20168 </span><span class="lineCov">         34 :   [(set (match_operand:V16SI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   20169 </span><span class="lineCov">         34 :         (vec_merge:V16SI</span>
<span class="lineNum">   20170 </span>            :           (unspec:V16SI
<span class="lineNum">   20171 </span>            :              [(match_operand:V64SI 1 &quot;register_operand&quot; &quot;Yh&quot;)
<span class="lineNum">   20172 </span>            :               (match_operand:V4SI 2 &quot;memory_operand&quot; &quot;m&quot;)] UNSPEC_VP4DPWSSDS)
<span class="lineNum">   20173 </span>            :           (match_operand:V16SI 3 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">   20174 </span>            :           (match_operand:HI 4 &quot;register_operand&quot; &quot;Yk&quot;)))]
<span class="lineNum">   20175 </span><span class="lineCov">         48 :   &quot;TARGET_AVX5124VNNIW&quot;</span>
<span class="lineNum">   20176 </span><span class="lineCov">         62 :   &quot;vp4dpwssds\t{%2, %g1, %0%{%4%}|%0%{%4%}, %g1, %2}&quot;</span>
<span class="lineNum">   20177 </span>            :    [(set_attr (&quot;type&quot;) (&quot;ssemuladd&quot;))
<span class="lineNum">   20178 </span><span class="lineCov">         48 :     (set_attr (&quot;prefix&quot;) (&quot;evex&quot;))</span>
<span class="lineNum">   20179 </span><span class="lineCov">        429 :     (set_attr (&quot;mode&quot;) (&quot;TI&quot;))])</span>
<span class="lineNum">   20180 </span><span class="lineCov">        381 : </span>
<span class="lineNum">   20181 </span><span class="lineCov">        429 : (define_insn &quot;avx5124vnniw_vp4dpwssds_maskz&quot;</span>
<span class="lineNum">   20182 </span><span class="lineCov">        393 :   [(set (match_operand:V16SI 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   20183 </span><span class="lineCov">        393 :         (vec_merge:V16SI</span>
<span class="lineNum">   20184 </span><span class="lineCov">        393 :           (unspec:V16SI</span>
<span class="lineNum">   20185 </span><span class="lineCov">        393 :             [(match_operand:V16SI 1 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">   20186 </span><span class="lineCov">        393 :              (match_operand:V64SI 2 &quot;register_operand&quot; &quot;Yh&quot;)</span>
<span class="lineNum">   20187 </span><span class="lineCov">        393 :              (match_operand:V4SI 3 &quot;memory_operand&quot; &quot;m&quot;)] UNSPEC_VP4DPWSSDS)</span>
<span class="lineNum">   20188 </span><span class="lineCov">        393 :           (match_operand:V16SI 4 &quot;const0_operand&quot; &quot;C&quot;)</span>
<span class="lineNum">   20189 </span><span class="lineCov">         12 :           (match_operand:HI 5 &quot;register_operand&quot; &quot;Yk&quot;)))]</span>
<span class="lineNum">   20190 </span><span class="lineCov">         30 :   &quot;TARGET_AVX5124VNNIW&quot;</span>
<span class="lineNum">   20191 </span><span class="lineCov">        141 :   &quot;vp4dpwssds\t{%3, %g2, %0%{%5%}%{z%}|%0%{%5%}%{z%}, %g2, %3}&quot;</span>
<span class="lineNum">   20192 </span><span class="lineCov">        128 :    [(set_attr (&quot;type&quot;) (&quot;ssemuladd&quot;))</span>
<span class="lineNum">   20193 </span>            :     (set_attr (&quot;prefix&quot;) (&quot;evex&quot;))
<span class="lineNum">   20194 </span><span class="lineCov">        357 :     (set_attr (&quot;mode&quot;) (&quot;TI&quot;))])</span>
<span class="lineNum">   20195 </span><span class="lineCov">        357 : </span>
<span class="lineNum">   20196 </span>            : (define_insn &quot;vpopcount&lt;mode&gt;&lt;mask_name&gt;&quot;
<span class="lineNum">   20197 </span><span class="lineCov">         97 :   [(set (match_operand:VI48_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   20198 </span><span class="lineCov">         97 :         (popcount:VI48_AVX512VL</span>
<span class="lineNum">   20199 </span>            :           (match_operand:VI48_AVX512VL 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)))]
<span class="lineNum">   20200 </span><span class="lineCov">         53 :   &quot;TARGET_AVX512VPOPCNTDQ&quot;</span>
<span class="lineNum">   20201 </span><span class="lineCov">          1 :   &quot;vpopcnt&lt;ssemodesuffix&gt;\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1}&quot;)</span>
<span class="lineNum">   20202 </span>            : 
<span class="lineNum">   20203 </span>            : ;; Save multiple registers out-of-line.
<span class="lineNum">   20204 </span><span class="lineCov">        220 : (define_insn &quot;save_multiple&lt;mode&gt;&quot;</span>
<span class="lineNum">   20205 </span><span class="lineCov">        220 :   [(match_parallel 0 &quot;save_multiple&quot;</span>
<span class="lineNum">   20206 </span><span class="lineCov">         47 :     [(use (match_operand:P 1 &quot;symbol_operand&quot;))])]</span>
<span class="lineNum">   20207 </span><span class="lineCov">      14137 :   &quot;TARGET_SSE &amp;&amp; TARGET_64BIT&quot;</span>
<span class="lineNum">   20208 </span><span class="lineCov">         95 :   &quot;call\t%P1&quot;)</span>
<span class="lineNum">   20209 </span>            : 
<span class="lineNum">   20210 </span>            : ;; Restore multiple registers out-of-line.
<span class="lineNum">   20211 </span>            : (define_insn &quot;restore_multiple&lt;mode&gt;&quot;
<span class="lineNum">   20212 </span>            :   [(match_parallel 0 &quot;restore_multiple&quot;
<span class="lineNum">   20213 </span>            :     [(use (match_operand:P 1 &quot;symbol_operand&quot;))])]
<span class="lineNum">   20214 </span><span class="lineCov">      11872 :   &quot;TARGET_SSE &amp;&amp; TARGET_64BIT&quot;</span>
<span class="lineNum">   20215 </span>            :   &quot;call\t%P1&quot;)
<span class="lineNum">   20216 </span>            : 
<span class="lineNum">   20217 </span>            : ;; Restore multiple registers out-of-line and return.
<span class="lineNum">   20218 </span>            : (define_insn &quot;restore_multiple_and_return&lt;mode&gt;&quot;
<span class="lineNum">   20219 </span>            :   [(match_parallel 0 &quot;restore_multiple&quot;
<span class="lineNum">   20220 </span>            :     [(return)
<span class="lineNum">   20221 </span>            :      (use (match_operand:P 1 &quot;symbol_operand&quot;))
<span class="lineNum">   20222 </span>            :      (set (reg:DI SP_REG) (reg:DI R10_REG))
<span class="lineNum">   20223 </span>            :     ])]
<span class="lineNum">   20224 </span><span class="lineCov">        264 :   &quot;TARGET_SSE &amp;&amp; TARGET_64BIT&quot;</span>
<span class="lineNum">   20225 </span>            :   &quot;jmp\t%P1&quot;)
<span class="lineNum">   20226 </span>            : 
<span class="lineNum">   20227 </span>            : ;; Restore multiple registers out-of-line when hard frame pointer is used,
<span class="lineNum">   20228 </span>            : ;; perform the leave operation prior to returning (from the function).
<span class="lineNum">   20229 </span>            : (define_insn &quot;restore_multiple_leave_return&lt;mode&gt;&quot;
<span class="lineNum">   20230 </span>            :   [(match_parallel 0 &quot;restore_multiple&quot;
<span class="lineNum">   20231 </span>            :     [(return)
<span class="lineNum">   20232 </span>            :      (use (match_operand:P 1 &quot;symbol_operand&quot;))
<span class="lineNum">   20233 </span>            :      (set (reg:DI SP_REG) (plus:DI (reg:DI BP_REG) (const_int 8)))
<span class="lineNum">   20234 </span>            :      (set (reg:DI BP_REG) (mem:DI (reg:DI BP_REG)))
<span class="lineNum">   20235 </span>            :      (clobber (mem:BLK (scratch)))
<span class="lineNum">   20236 </span>            :     ])]
<span class="lineNum">   20237 </span><span class="lineCov">       1073 :   &quot;TARGET_SSE &amp;&amp; TARGET_64BIT&quot;</span>
<span class="lineNum">   20238 </span>            :   &quot;jmp\t%P1&quot;)
<span class="lineNum">   20239 </span>            : 
<span class="lineNum">   20240 </span>            : (define_insn &quot;vpopcount&lt;mode&gt;&lt;mask_name&gt;&quot;
<span class="lineNum">   20241 </span>            :   [(set (match_operand:VI12_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   20242 </span>            :         (popcount:VI12_AVX512VL
<span class="lineNum">   20243 </span>            :           (match_operand:VI12_AVX512VL 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)))]
<span class="lineNum">   20244 </span><span class="lineCov">         56 :   &quot;TARGET_AVX512BITALG&quot;</span>
<span class="lineNum">   20245 </span><span class="lineNoCov">          0 :   &quot;vpopcnt&lt;ssemodesuffix&gt;\t{%1, %0&lt;mask_operand2&gt;|%0&lt;mask_operand2&gt;, %1}&quot;)</span>
<span class="lineNum">   20246 </span>            : 
<span class="lineNum">   20247 </span>            : (define_insn &quot;vgf2p8affineinvqb_&lt;mode&gt;&lt;mask_name&gt;&quot;
<span class="lineNum">   20248 </span><span class="lineCov">        235 :   [(set (match_operand:VI1_AVX512F 0 &quot;register_operand&quot; &quot;=x,x,v&quot;)</span>
<span class="lineNum">   20249 </span><span class="lineCov">        235 :         (unspec:VI1_AVX512F</span>
<span class="lineNum">   20250 </span><span class="lineCov">         40 :           [(match_operand:VI1_AVX512F 1 &quot;register_operand&quot; &quot;%0,x,v&quot;)</span>
<span class="lineNum">   20251 </span><span class="lineCov">         40 :            (match_operand:VI1_AVX512F 2 &quot;nonimmediate_operand&quot; &quot;xBm,xm,vm&quot;)</span>
<span class="lineNum">   20252 </span><span class="lineCov">         80 :            (match_operand:QI 3 &quot;const_0_to_255_operand&quot; &quot;n,n,n&quot;)]</span>
<span class="lineNum">   20253 </span>            :           UNSPEC_GF2P8AFFINEINV))]
<span class="lineNum">   20254 </span><span class="lineCov">         35 :   &quot;TARGET_GFNI&quot;</span>
<span class="lineNum">   20255 </span><span class="lineNoCov">          0 :   &quot;@</span>
<span class="lineNum">   20256 </span>            :    gf2p8affineinvqb\t{%3, %2, %0| %0, %2, %3}
<span class="lineNum">   20257 </span>            :    vgf2p8affineinvqb\t{%3, %2, %1, %0&lt;mask_operand4&gt;| %0&lt;mask_operand4&gt;, %1, %2, %3}
<span class="lineNum">   20258 </span>            :    vgf2p8affineinvqb\t{%3, %2, %1, %0&lt;mask_operand4&gt;| %0&lt;mask_operand4&gt;, %1, %2, %3}&quot;
<span class="lineNum">   20259 </span>            :   [(set_attr &quot;isa&quot; &quot;noavx,avx,avx512f&quot;)
<span class="lineNum">   20260 </span>            :    (set_attr &quot;prefix_data16&quot; &quot;1,*,*&quot;)
<span class="lineNum">   20261 </span>            :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)
<span class="lineNum">   20262 </span><span class="lineCov">        448 :    (set_attr &quot;prefix&quot; &quot;orig,maybe_evex,evex&quot;)</span>
<span class="lineNum">   20263 </span><span class="lineCov">        448 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   20264 </span>            : 
<span class="lineNum">   20265 </span><span class="lineCov">        129 : (define_insn &quot;vgf2p8affineqb_&lt;mode&gt;&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   20266 </span><span class="lineCov">        129 :   [(set (match_operand:VI1_AVX512F 0 &quot;register_operand&quot; &quot;=x,x,v&quot;)</span>
<span class="lineNum">   20267 </span>            :         (unspec:VI1_AVX512F
<span class="lineNum">   20268 </span>            :           [(match_operand:VI1_AVX512F 1 &quot;register_operand&quot; &quot;%0,x,v&quot;)
<span class="lineNum">   20269 </span>            :            (match_operand:VI1_AVX512F 2 &quot;nonimmediate_operand&quot; &quot;xBm,xm,vm&quot;)
<span class="lineNum">   20270 </span>            :            (match_operand:QI 3 &quot;const_0_to_255_operand&quot; &quot;n,n,n&quot;)]
<span class="lineNum">   20271 </span>            :           UNSPEC_GF2P8AFFINE))]
<span class="lineNum">   20272 </span><span class="lineCov">         31 :   &quot;TARGET_GFNI&quot;</span>
<span class="lineNum">   20273 </span><span class="lineNoCov">          0 :   &quot;@</span>
<span class="lineNum">   20274 </span>            :    gf2p8affineqb\t{%3, %2, %0| %0, %2, %3}
<span class="lineNum">   20275 </span>            :    vgf2p8affineqb\t{%3, %2, %1, %0&lt;mask_operand4&gt;| %0&lt;mask_operand4&gt;, %1, %2, %3}
<span class="lineNum">   20276 </span>            :    vgf2p8affineqb\t{%3, %2, %1, %0&lt;mask_operand4&gt;| %0&lt;mask_operand4&gt;, %1, %2, %3}&quot;
<span class="lineNum">   20277 </span>            :   [(set_attr &quot;isa&quot; &quot;noavx,avx,avx512f&quot;)
<span class="lineNum">   20278 </span>            :    (set_attr &quot;prefix_data16&quot; &quot;1,*,*&quot;)
<span class="lineNum">   20279 </span>            :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)
<span class="lineNum">   20280 </span><span class="lineCov">       1279 :    (set_attr &quot;prefix&quot; &quot;orig,maybe_evex,evex&quot;)</span>
<span class="lineNum">   20281 </span><span class="lineCov">       1279 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   20282 </span>            : 
<span class="lineNum">   20283 </span><span class="lineCov">        113 : (define_insn &quot;vgf2p8mulb_&lt;mode&gt;&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   20284 </span><span class="lineCov">         86 :   [(set (match_operand:VI1_AVX512F 0 &quot;register_operand&quot; &quot;=x,x,v&quot;)</span>
<span class="lineNum">   20285 </span>            :         (unspec:VI1_AVX512F
<span class="lineNum">   20286 </span>            :           [(match_operand:VI1_AVX512F 1 &quot;register_operand&quot; &quot;%0,x,v&quot;)
<span class="lineNum">   20287 </span>            :            (match_operand:VI1_AVX512F 2 &quot;nonimmediate_operand&quot; &quot;xBm,xm,vm&quot;)]
<span class="lineNum">   20288 </span>            :           UNSPEC_GF2P8MUL))]
<span class="lineNum">   20289 </span><span class="lineCov">         21 :   &quot;TARGET_GFNI&quot;</span>
<span class="lineNum">   20290 </span><span class="lineCov">         31 :   &quot;@</span>
<span class="lineNum">   20291 </span>            :    gf2p8mulb\t{%2, %0| %0, %2}
<span class="lineNum">   20292 </span>            :    vgf2p8mulb\t{%2, %1, %0&lt;mask_operand3&gt;| %0&lt;mask_operand3&gt;, %1, %2}
<span class="lineNum">   20293 </span>            :    vgf2p8mulb\t{%2, %1, %0&lt;mask_operand3&gt;| %0&lt;mask_operand3&gt;, %1, %2}&quot;
<span class="lineNum">   20294 </span>            :   [(set_attr &quot;isa&quot; &quot;noavx,avx,avx512f&quot;)
<span class="lineNum">   20295 </span>            :    (set_attr &quot;prefix_data16&quot; &quot;1,*,*&quot;)
<span class="lineNum">   20296 </span>            :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)
<span class="lineNum">   20297 </span><span class="lineCov">         41 :    (set_attr &quot;prefix&quot; &quot;orig,maybe_evex,evex&quot;)</span>
<span class="lineNum">   20298 </span><span class="lineCov">         41 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   20299 </span>            : 
<span class="lineNum">   20300 </span><span class="lineCov">         17 : (define_insn &quot;vpshrd_&lt;mode&gt;&lt;mask_name&gt;&quot;</span>
<a name="20301"><span class="lineNum">   20301 </span><span class="lineCov">         34 :   [(set (match_operand:VI248_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)</span></a>
<span class="lineNum">   20302 </span>            :         (unspec:VI248_AVX512VL
<span class="lineNum">   20303 </span><span class="lineCov">       2326 :           [(match_operand:VI248_AVX512VL 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   20304 </span>            :            (match_operand:VI248_AVX512VL 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;)
<span class="lineNum">   20305 </span>            :            (match_operand:SI 3 &quot;const_0_to_255_operand&quot; &quot;n&quot;)]
<span class="lineNum">   20306 </span>            :           UNSPEC_VPSHRD))]
<span class="lineNum">   20307 </span><span class="lineCov">         83 :   &quot;TARGET_AVX512VBMI2&quot;</span>
<span class="lineNum">   20308 </span><span class="lineNoCov">          0 :   &quot;vpshrd&lt;ssemodesuffix&gt;\t{%3, %2, %1, %0&lt;mask_operand4&gt;|%0&lt;mask_operand4&gt;, %1, %2, %3 }&quot;</span>
<span class="lineNum">   20309 </span><span class="lineCov">       2326 :    [(set_attr (&quot;prefix&quot;) (&quot;evex&quot;))])</span>
<span class="lineNum">   20310 </span><span class="lineCov">       2326 : </span>
<span class="lineNum">   20311 </span><span class="lineCov">       2664 : (define_insn &quot;vpshld_&lt;mode&gt;&lt;mask_name&gt;&quot;</span>
<span class="lineNum">   20312 </span><span class="lineCov">        338 :   [(set (match_operand:VI248_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   20313 </span><span class="lineCov">       2326 :         (unspec:VI248_AVX512VL</span>
<span class="lineNum">   20314 </span><span class="lineCov">       2326 :           [(match_operand:VI248_AVX512VL 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   20315 </span>            :            (match_operand:VI248_AVX512VL 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;)
<span class="lineNum">   20316 </span><span class="lineCov">       1624 :            (match_operand:SI 3 &quot;const_0_to_255_operand&quot; &quot;n&quot;)]</span>
<span class="lineNum">   20317 </span><span class="lineCov">       1624 :           UNSPEC_VPSHLD))]</span>
<span class="lineNum">   20318 </span><span class="lineCov">         28 :   &quot;TARGET_AVX512VBMI2&quot;</span>
<span class="lineNum">   20319 </span><span class="lineNoCov">          0 :   &quot;vpshld&lt;ssemodesuffix&gt;\t{%3, %2, %1, %0&lt;mask_operand4&gt;|%0&lt;mask_operand4&gt;, %1, %2, %3 }&quot;</span>
<span class="lineNum">   20320 </span><span class="lineCov">       1624 :    [(set_attr (&quot;prefix&quot;) (&quot;evex&quot;))])</span>
<span class="lineNum">   20321 </span>            : 
<span class="lineNum">   20322 </span><span class="lineCov">        464 : (define_insn &quot;vpshrdv_&lt;mode&gt;&quot;</span>
<span class="lineNum">   20323 </span><span class="lineCov">        352 :   [(set (match_operand:VI248_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   20324 </span><span class="lineCov">        112 :         (unspec:VI248_AVX512VL</span>
<span class="lineNum">   20325 </span><span class="lineCov">        112 :           [(match_operand:VI248_AVX512VL 1 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">   20326 </span><span class="lineCov">        112 :            (match_operand:VI248_AVX512VL 2 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   20327 </span><span class="lineCov">        112 :            (match_operand:VI248_AVX512VL 3 &quot;nonimmediate_operand&quot; &quot;vm&quot;)]</span>
<span class="lineNum">   20328 </span><span class="lineCov">        112 :           UNSPEC_VPSHRDV))]</span>
<span class="lineNum">   20329 </span><span class="lineCov">        158 :   &quot;TARGET_AVX512VBMI2&quot;</span>
<span class="lineNum">   20330 </span><span class="lineNoCov">          0 :   &quot;vpshrdv&lt;ssemodesuffix&gt;\t{%3, %2, %0|%0, %2, %3 }&quot;</span>
<span class="lineNum">   20331 </span><span class="lineCov">          3 :    [(set_attr (&quot;prefix&quot;) (&quot;evex&quot;))</span>
<span class="lineNum">   20332 </span><span class="lineCov">          3 :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])</span>
<span class="lineNum">   20333 </span><span class="lineCov">          3 : </span>
<span class="lineNum">   20334 </span><span class="lineCov">        110 : (define_insn &quot;vpshrdv_&lt;mode&gt;_mask&quot;</span>
<span class="lineNum">   20335 </span>            :   [(set (match_operand:VI248_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   20336 </span>            :         (vec_merge:VI248_AVX512VL
<span class="lineNum">   20337 </span>            :           (unspec:VI248_AVX512VL
<span class="lineNum">   20338 </span>            :             [(match_operand:VI248_AVX512VL 1 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">   20339 </span>            :              (match_operand:VI248_AVX512VL 2 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">   20340 </span>            :              (match_operand:VI248_AVX512VL 3 &quot;nonimmediate_operand&quot; &quot;vm&quot;)]
<span class="lineNum">   20341 </span>            :             UNSPEC_VPSHRDV)
<span class="lineNum">   20342 </span>            :           (match_dup 1)
<span class="lineNum">   20343 </span>            :           (match_operand:&lt;avx512fmaskmode&gt; 4 &quot;register_operand&quot; &quot;Yk&quot;)))]
<span class="lineNum">   20344 </span><span class="lineCov">         43 :   &quot;TARGET_AVX512VBMI2&quot;</span>
<span class="lineNum">   20345 </span><span class="lineNoCov">          0 :   &quot;vpshrdv&lt;ssemodesuffix&gt;\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3 }&quot;</span>
<span class="lineNum">   20346 </span>            :    [(set_attr (&quot;prefix&quot;) (&quot;evex&quot;))
<span class="lineNum">   20347 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])
<span class="lineNum">   20348 </span><span class="lineCov">        148 : </span>
<span class="lineNum">   20349 </span><span class="lineCov">        148 : (define_expand &quot;vpshrdv_&lt;mode&gt;_maskz&quot;</span>
<span class="lineNum">   20350 </span>            :   [(match_operand:VI248_AVX512VL 0 &quot;register_operand&quot;)
<span class="lineNum">   20351 </span>            :    (match_operand:VI248_AVX512VL 1 &quot;register_operand&quot;)
<span class="lineNum">   20352 </span>            :    (match_operand:VI248_AVX512VL 2 &quot;register_operand&quot;)
<span class="lineNum">   20353 </span>            :    (match_operand:VI248_AVX512VL 3 &quot;nonimmediate_operand&quot;)
<span class="lineNum">   20354 </span>            :    (match_operand:&lt;avx512fmaskmode&gt; 4 &quot;register_operand&quot;)]
<span class="lineNum">   20355 </span>            :   &quot;TARGET_AVX512VBMI2&quot;
<span class="lineNum">   20356 </span>            : {
<span class="lineNum">   20357 </span>            :   emit_insn (gen_vpshrdv_&lt;mode&gt;_maskz_1 (operands[0], operands[1],
<span class="lineNum">   20358 </span>            :                                          operands[2], operands[3],
<span class="lineNum">   20359 </span>            :                                          CONST0_RTX (&lt;MODE&gt;mode),
<span class="lineNum">   20360 </span>            :                                                      operands[4]));
<span class="lineNum">   20361 </span>            :   DONE;
<span class="lineNum">   20362 </span>            : })
<span class="lineNum">   20363 </span>            : 
<span class="lineNum">   20364 </span>            : (define_insn &quot;vpshrdv_&lt;mode&gt;_maskz_1&quot;
<span class="lineNum">   20365 </span>            :   [(set (match_operand:VI248_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   20366 </span>            :         (vec_merge:VI248_AVX512VL
<span class="lineNum">   20367 </span>            :           (unspec:VI248_AVX512VL
<span class="lineNum">   20368 </span>            :             [(match_operand:VI248_AVX512VL 1 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">   20369 </span>            :              (match_operand:VI248_AVX512VL 2 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">   20370 </span>            :              (match_operand:VI248_AVX512VL 3 &quot;nonimmediate_operand&quot; &quot;vm&quot;)]
<span class="lineNum">   20371 </span>            :             UNSPEC_VPSHRDV)
<span class="lineNum">   20372 </span>            :           (match_operand:VI248_AVX512VL 4 &quot;const0_operand&quot; &quot;C&quot;)
<span class="lineNum">   20373 </span>            :           (match_operand:&lt;avx512fmaskmode&gt; 5 &quot;register_operand&quot; &quot;Yk&quot;)))]
<span class="lineNum">   20374 </span><span class="lineCov">         50 :   &quot;TARGET_AVX512VBMI2&quot;</span>
<span class="lineNum">   20375 </span><span class="lineNoCov">          0 :   &quot;vpshrdv&lt;ssemodesuffix&gt;\t{%3, %2, %0%{%5%}%{z%}|%0%{%5%}%{z%}, %2, %3 }&quot;</span>
<span class="lineNum">   20376 </span>            :    [(set_attr (&quot;prefix&quot;) (&quot;evex&quot;))
<span class="lineNum">   20377 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])
<span class="lineNum">   20378 </span><span class="lineCov">        155 : </span>
<span class="lineNum">   20379 </span><span class="lineCov">        155 : (define_insn &quot;vpshldv_&lt;mode&gt;&quot;</span>
<span class="lineNum">   20380 </span>            :   [(set (match_operand:VI248_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   20381 </span>            :         (unspec:VI248_AVX512VL
<span class="lineNum">   20382 </span>            :           [(match_operand:VI248_AVX512VL 1 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">   20383 </span>            :            (match_operand:VI248_AVX512VL 2 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">   20384 </span>            :            (match_operand:VI248_AVX512VL 3 &quot;nonimmediate_operand&quot; &quot;vm&quot;)]
<span class="lineNum">   20385 </span>            :           UNSPEC_VPSHLDV))]
<a name="20386"><span class="lineNum">   20386 </span><span class="lineCov">         42 :   &quot;TARGET_AVX512VBMI2&quot;</span></a>
<span class="lineNum">   20387 </span><span class="lineNoCov">          0 :   &quot;vpshldv&lt;ssemodesuffix&gt;\t{%3, %2, %0|%0, %2, %3 }&quot;</span>
<span class="lineNum">   20388 </span>            :    [(set_attr (&quot;prefix&quot;) (&quot;evex&quot;))
<span class="lineNum">   20389 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])
<span class="lineNum">   20390 </span><span class="lineCov">        110 : </span>
<span class="lineNum">   20391 </span><span class="lineCov">        110 : (define_insn &quot;vpshldv_&lt;mode&gt;_mask&quot;</span>
<span class="lineNum">   20392 </span>            :   [(set (match_operand:VI248_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   20393 </span>            :         (vec_merge:VI248_AVX512VL
<span class="lineNum">   20394 </span>            :           (unspec:VI248_AVX512VL
<span class="lineNum">   20395 </span>            :             [(match_operand:VI248_AVX512VL 1 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">   20396 </span>            :              (match_operand:VI248_AVX512VL 2 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">   20397 </span>            :              (match_operand:VI248_AVX512VL 3 &quot;nonimmediate_operand&quot; &quot;vm&quot;)]
<span class="lineNum">   20398 </span>            :             UNSPEC_VPSHLDV)
<span class="lineNum">   20399 </span>            :           (match_dup 1)
<span class="lineNum">   20400 </span>            :           (match_operand:&lt;avx512fmaskmode&gt; 4 &quot;register_operand&quot; &quot;Yk&quot;)))]
<span class="lineNum">   20401 </span><span class="lineCov">         43 :   &quot;TARGET_AVX512VBMI2&quot;</span>
<span class="lineNum">   20402 </span><span class="lineNoCov">          0 :   &quot;vpshldv&lt;ssemodesuffix&gt;\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3 }&quot;</span>
<span class="lineNum">   20403 </span>            :    [(set_attr (&quot;prefix&quot;) (&quot;evex&quot;))
<span class="lineNum">   20404 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])
<span class="lineNum">   20405 </span><span class="lineCov">        148 : </span>
<span class="lineNum">   20406 </span><span class="lineCov">        148 : (define_expand &quot;vpshldv_&lt;mode&gt;_maskz&quot;</span>
<span class="lineNum">   20407 </span>            :   [(match_operand:VI248_AVX512VL 0 &quot;register_operand&quot;)
<span class="lineNum">   20408 </span>            :    (match_operand:VI248_AVX512VL 1 &quot;register_operand&quot;)
<span class="lineNum">   20409 </span>            :    (match_operand:VI248_AVX512VL 2 &quot;register_operand&quot;)
<span class="lineNum">   20410 </span>            :    (match_operand:VI248_AVX512VL 3 &quot;nonimmediate_operand&quot;)
<span class="lineNum">   20411 </span>            :    (match_operand:&lt;avx512fmaskmode&gt; 4 &quot;register_operand&quot;)]
<span class="lineNum">   20412 </span>            :   &quot;TARGET_AVX512VBMI2&quot;
<span class="lineNum">   20413 </span>            : {
<span class="lineNum">   20414 </span>            :   emit_insn (gen_vpshldv_&lt;mode&gt;_maskz_1 (operands[0], operands[1],
<span class="lineNum">   20415 </span>            :                                          operands[2], operands[3],
<span class="lineNum">   20416 </span>            :                                          CONST0_RTX (&lt;MODE&gt;mode),
<span class="lineNum">   20417 </span>            :                                                      operands[4]));
<span class="lineNum">   20418 </span>            :   DONE;
<span class="lineNum">   20419 </span>            : })
<span class="lineNum">   20420 </span>            : 
<span class="lineNum">   20421 </span>            : (define_insn &quot;vpshldv_&lt;mode&gt;_maskz_1&quot;
<span class="lineNum">   20422 </span>            :   [(set (match_operand:VI248_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   20423 </span>            :         (vec_merge:VI248_AVX512VL
<span class="lineNum">   20424 </span>            :           (unspec:VI248_AVX512VL
<span class="lineNum">   20425 </span>            :             [(match_operand:VI248_AVX512VL 1 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">   20426 </span>            :              (match_operand:VI248_AVX512VL 2 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">   20427 </span>            :              (match_operand:VI248_AVX512VL 3 &quot;nonimmediate_operand&quot; &quot;vm&quot;)]
<span class="lineNum">   20428 </span>            :             UNSPEC_VPSHLDV)
<span class="lineNum">   20429 </span>            :           (match_operand:VI248_AVX512VL 4 &quot;const0_operand&quot; &quot;C&quot;)
<span class="lineNum">   20430 </span>            :           (match_operand:&lt;avx512fmaskmode&gt; 5 &quot;register_operand&quot; &quot;Yk&quot;)))]
<span class="lineNum">   20431 </span><span class="lineCov">         50 :   &quot;TARGET_AVX512VBMI2&quot;</span>
<span class="lineNum">   20432 </span><span class="lineNoCov">          0 :   &quot;vpshldv&lt;ssemodesuffix&gt;\t{%3, %2, %0%{%5%}%{z%}|%0%{%5%}%{z%}, %2, %3 }&quot;</span>
<span class="lineNum">   20433 </span>            :    [(set_attr (&quot;prefix&quot;) (&quot;evex&quot;))
<span class="lineNum">   20434 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])
<span class="lineNum">   20435 </span><span class="lineCov">        155 : </span>
<span class="lineNum">   20436 </span><span class="lineCov">        155 : (define_insn &quot;vpdpbusd_&lt;mode&gt;&quot;</span>
<span class="lineNum">   20437 </span>            :   [(set (match_operand:VI4_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   20438 </span>            :         (unspec:VI4_AVX512VL
<span class="lineNum">   20439 </span>            :           [(match_operand:VI4_AVX512VL 1 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">   20440 </span>            :            (match_operand:VI4_AVX512VL 2 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">   20441 </span>            :            (match_operand:VI4_AVX512VL 3 &quot;nonimmediate_operand&quot; &quot;vm&quot;)]
<span class="lineNum">   20442 </span>            :           UNSPEC_VPMADDUBSWACCD))]
<a name="20443"><span class="lineNum">   20443 </span><span class="lineCov">         45 :   &quot;TARGET_AVX512VNNI&quot;</span></a>
<span class="lineNum">   20444 </span><span class="lineNoCov">          0 :   &quot;vpdpbusd\t{%3, %2, %0|%0, %2, %3 }&quot;</span>
<span class="lineNum">   20445 </span>            :    [(set_attr (&quot;prefix&quot;) (&quot;evex&quot;))])
<span class="lineNum">   20446 </span>            : 
<span class="lineNum">   20447 </span><span class="lineCov">         35 : (define_insn &quot;vpdpbusd_&lt;mode&gt;_mask&quot;</span>
<span class="lineNum">   20448 </span><span class="lineCov">         35 :   [(set (match_operand:VI4_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   20449 </span>            :         (vec_merge:VI4_AVX512VL
<span class="lineNum">   20450 </span>            :           (unspec:VI4_AVX512VL
<span class="lineNum">   20451 </span>            :             [(match_operand:VI4_AVX512VL 1 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">   20452 </span>            :              (match_operand:VI4_AVX512VL 2 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">   20453 </span>            :              (match_operand:VI4_AVX512VL 3 &quot;nonimmediate_operand&quot; &quot;vm&quot;)]
<span class="lineNum">   20454 </span>            :             UNSPEC_VPMADDUBSWACCD)
<span class="lineNum">   20455 </span>            :           (match_dup 1)
<span class="lineNum">   20456 </span>            :           (match_operand:&lt;avx512fmaskmode&gt; 4 &quot;register_operand&quot; &quot;Yk&quot;)))]
<span class="lineNum">   20457 </span><span class="lineCov">         50 :   &quot;TARGET_AVX512VNNI&quot;</span>
<span class="lineNum">   20458 </span><span class="lineNoCov">          0 :   &quot;vpdpbusd\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3 }&quot;</span>
<span class="lineNum">   20459 </span>            :    [(set_attr (&quot;prefix&quot;) (&quot;evex&quot;))])
<span class="lineNum">   20460 </span>            : 
<span class="lineNum">   20461 </span><span class="lineCov">         48 : (define_expand &quot;vpdpbusd_&lt;mode&gt;_maskz&quot;</span>
<span class="lineNum">   20462 </span><span class="lineCov">         48 :   [(match_operand:VI4_AVX512VL 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   20463 </span>            :    (match_operand:VI4_AVX512VL 1 &quot;register_operand&quot;)
<span class="lineNum">   20464 </span>            :    (match_operand:VI4_AVX512VL 2 &quot;register_operand&quot;)
<span class="lineNum">   20465 </span>            :    (match_operand:VI4_AVX512VL 3 &quot;nonimmediate_operand&quot;)
<span class="lineNum">   20466 </span>            :    (match_operand:&lt;avx512fmaskmode&gt; 4 &quot;register_operand&quot;)]
<span class="lineNum">   20467 </span>            :   &quot;TARGET_AVX512VNNI&quot;
<span class="lineNum">   20468 </span>            : {
<span class="lineNum">   20469 </span>            :   emit_insn (gen_vpdpbusd_&lt;mode&gt;_maskz_1 (operands[0], operands[1],
<span class="lineNum">   20470 </span>            :                                           operands[2], operands[3],
<span class="lineNum">   20471 </span>            :                                           CONST0_RTX (&lt;MODE&gt;mode),
<span class="lineNum">   20472 </span>            :                                                       operands[4]));
<span class="lineNum">   20473 </span>            :   DONE;
<span class="lineNum">   20474 </span>            : })
<span class="lineNum">   20475 </span>            : 
<span class="lineNum">   20476 </span>            : (define_insn &quot;vpdpbusd_&lt;mode&gt;_maskz_1&quot;
<span class="lineNum">   20477 </span>            :   [(set (match_operand:VI4_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   20478 </span>            :         (vec_merge:VI4_AVX512VL
<span class="lineNum">   20479 </span>            :           (unspec:VI4_AVX512VL
<span class="lineNum">   20480 </span>            :             [(match_operand:VI4_AVX512VL 1 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">   20481 </span>            :              (match_operand:VI4_AVX512VL 2 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">   20482 </span>            :              (match_operand:VI4_AVX512VL 3 &quot;nonimmediate_operand&quot; &quot;vm&quot;)
<span class="lineNum">   20483 </span>            :             ] UNSPEC_VPMADDUBSWACCD)
<span class="lineNum">   20484 </span>            :           (match_operand:VI4_AVX512VL 4 &quot;const0_operand&quot; &quot;C&quot;)
<span class="lineNum">   20485 </span>            :           (match_operand:&lt;avx512fmaskmode&gt; 5 &quot;register_operand&quot; &quot;Yk&quot;)))]
<span class="lineNum">   20486 </span><span class="lineCov">         57 :   &quot;TARGET_AVX512VNNI&quot;</span>
<span class="lineNum">   20487 </span><span class="lineNoCov">          0 :   &quot;vpdpbusd\t{%3, %2, %0%{%5%}%{z%}|%0%{%5%}%{z%}, %2, %3 }&quot;</span>
<span class="lineNum">   20488 </span>            :    [(set_attr (&quot;prefix&quot;) (&quot;evex&quot;))])
<span class="lineNum">   20489 </span>            : 
<span class="lineNum">   20490 </span><span class="lineCov">         48 : </span>
<span class="lineNum">   20491 </span><span class="lineCov">         48 : (define_insn &quot;vpdpbusds_&lt;mode&gt;&quot;</span>
<span class="lineNum">   20492 </span>            :   [(set (match_operand:VI4_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   20493 </span>            :         (unspec:VI4_AVX512VL
<span class="lineNum">   20494 </span>            :           [(match_operand:VI4_AVX512VL 1 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">   20495 </span>            :            (match_operand:VI4_AVX512VL 2 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">   20496 </span>            :            (match_operand:VI4_AVX512VL 3 &quot;nonimmediate_operand&quot; &quot;vm&quot;)]
<span class="lineNum">   20497 </span>            :           UNSPEC_VPMADDUBSWACCSSD))]
<a name="20498"><span class="lineNum">   20498 </span><span class="lineCov">         42 :   &quot;TARGET_AVX512VNNI&quot;</span></a>
<span class="lineNum">   20499 </span><span class="lineNoCov">          0 :   &quot;vpdpbusds\t{%3, %2, %0|%0, %2, %3 }&quot;</span>
<span class="lineNum">   20500 </span>            :    [(set_attr (&quot;prefix&quot;) (&quot;evex&quot;))])
<span class="lineNum">   20501 </span>            : 
<span class="lineNum">   20502 </span><span class="lineCov">         35 : (define_insn &quot;vpdpbusds_&lt;mode&gt;_mask&quot;</span>
<span class="lineNum">   20503 </span><span class="lineCov">         35 :   [(set (match_operand:VI4_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   20504 </span>            :         (vec_merge:VI4_AVX512VL
<span class="lineNum">   20505 </span>            :           (unspec:VI4_AVX512VL
<span class="lineNum">   20506 </span>            :             [(match_operand:VI4_AVX512VL 1 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">   20507 </span>            :              (match_operand:VI4_AVX512VL 2 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">   20508 </span>            :              (match_operand:VI4_AVX512VL 3 &quot;nonimmediate_operand&quot; &quot;vm&quot;)]
<span class="lineNum">   20509 </span>            :             UNSPEC_VPMADDUBSWACCSSD)
<span class="lineNum">   20510 </span>            :           (match_dup 1)
<span class="lineNum">   20511 </span>            :           (match_operand:&lt;avx512fmaskmode&gt; 4 &quot;register_operand&quot; &quot;Yk&quot;)))]
<span class="lineNum">   20512 </span><span class="lineCov">         50 :   &quot;TARGET_AVX512VNNI&quot;</span>
<span class="lineNum">   20513 </span><span class="lineNoCov">          0 :   &quot;vpdpbusds\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3 }&quot;</span>
<span class="lineNum">   20514 </span>            :    [(set_attr (&quot;prefix&quot;) (&quot;evex&quot;))])
<span class="lineNum">   20515 </span>            : 
<span class="lineNum">   20516 </span><span class="lineCov">         48 : (define_expand &quot;vpdpbusds_&lt;mode&gt;_maskz&quot;</span>
<span class="lineNum">   20517 </span><span class="lineCov">         48 :   [(match_operand:VI4_AVX512VL 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   20518 </span>            :    (match_operand:VI4_AVX512VL 1 &quot;register_operand&quot;)
<span class="lineNum">   20519 </span>            :    (match_operand:VI4_AVX512VL 2 &quot;register_operand&quot;)
<span class="lineNum">   20520 </span>            :    (match_operand:VI4_AVX512VL 3 &quot;nonimmediate_operand&quot;)
<span class="lineNum">   20521 </span>            :    (match_operand:&lt;avx512fmaskmode&gt; 4 &quot;register_operand&quot;)]
<span class="lineNum">   20522 </span>            :   &quot;TARGET_AVX512VNNI&quot;
<span class="lineNum">   20523 </span>            : {
<span class="lineNum">   20524 </span>            :   emit_insn (gen_vpdpbusds_&lt;mode&gt;_maskz_1 (operands[0], operands[1],
<span class="lineNum">   20525 </span>            :                                            operands[2], operands[3],
<span class="lineNum">   20526 </span>            :                                            CONST0_RTX (&lt;MODE&gt;mode),
<span class="lineNum">   20527 </span>            :                                                        operands[4]));
<span class="lineNum">   20528 </span>            :   DONE;
<span class="lineNum">   20529 </span>            : })
<span class="lineNum">   20530 </span>            : 
<span class="lineNum">   20531 </span>            : (define_insn &quot;vpdpbusds_&lt;mode&gt;_maskz_1&quot;
<span class="lineNum">   20532 </span>            :   [(set (match_operand:VI4_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   20533 </span>            :         (vec_merge:VI4_AVX512VL
<span class="lineNum">   20534 </span>            :           (unspec:VI4_AVX512VL
<span class="lineNum">   20535 </span>            :             [(match_operand:VI4_AVX512VL 1 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">   20536 </span>            :              (match_operand:VI4_AVX512VL 2 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">   20537 </span>            :              (match_operand:VI4_AVX512VL 3 &quot;nonimmediate_operand&quot; &quot;vm&quot;)]
<span class="lineNum">   20538 </span>            :             UNSPEC_VPMADDUBSWACCSSD)
<span class="lineNum">   20539 </span>            :           (match_operand:VI4_AVX512VL 4 &quot;const0_operand&quot; &quot;C&quot;)
<span class="lineNum">   20540 </span>            :           (match_operand:&lt;avx512fmaskmode&gt; 5 &quot;register_operand&quot; &quot;Yk&quot;)))]
<span class="lineNum">   20541 </span><span class="lineCov">         57 :   &quot;TARGET_AVX512VNNI&quot;</span>
<span class="lineNum">   20542 </span><span class="lineNoCov">          0 :   &quot;vpdpbusds\t{%3, %2, %0%{%5%}%{z%}|%0%{%5%}%{z%}, %2, %3 }&quot;</span>
<span class="lineNum">   20543 </span>            :    [(set_attr (&quot;prefix&quot;) (&quot;evex&quot;))])
<span class="lineNum">   20544 </span>            : 
<span class="lineNum">   20545 </span><span class="lineCov">         48 : </span>
<span class="lineNum">   20546 </span><span class="lineCov">         48 : (define_insn &quot;vpdpwssd_&lt;mode&gt;&quot;</span>
<span class="lineNum">   20547 </span>            :   [(set (match_operand:VI4_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   20548 </span>            :         (unspec:VI4_AVX512VL
<span class="lineNum">   20549 </span>            :           [(match_operand:VI4_AVX512VL 1 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">   20550 </span>            :            (match_operand:VI4_AVX512VL 2 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">   20551 </span>            :            (match_operand:VI4_AVX512VL 3 &quot;nonimmediate_operand&quot; &quot;vm&quot;)]
<span class="lineNum">   20552 </span>            :           UNSPEC_VPMADDWDACCD))]
<a name="20553"><span class="lineNum">   20553 </span><span class="lineCov">         42 :   &quot;TARGET_AVX512VNNI&quot;</span></a>
<span class="lineNum">   20554 </span><span class="lineNoCov">          0 :   &quot;vpdpwssd\t{%3, %2, %0|%0, %2, %3 }&quot;</span>
<span class="lineNum">   20555 </span>            :    [(set_attr (&quot;prefix&quot;) (&quot;evex&quot;))])
<span class="lineNum">   20556 </span>            : 
<span class="lineNum">   20557 </span><span class="lineCov">         35 : (define_insn &quot;vpdpwssd_&lt;mode&gt;_mask&quot;</span>
<span class="lineNum">   20558 </span><span class="lineCov">         35 :   [(set (match_operand:VI4_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   20559 </span>            :         (vec_merge:VI4_AVX512VL
<span class="lineNum">   20560 </span>            :           (unspec:VI4_AVX512VL
<span class="lineNum">   20561 </span>            :             [(match_operand:VI4_AVX512VL 1 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">   20562 </span>            :              (match_operand:VI4_AVX512VL 2 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">   20563 </span>            :              (match_operand:VI4_AVX512VL 3 &quot;nonimmediate_operand&quot; &quot;vm&quot;)]
<span class="lineNum">   20564 </span>            :             UNSPEC_VPMADDWDACCD)
<span class="lineNum">   20565 </span>            :           (match_dup 1)
<span class="lineNum">   20566 </span>            :           (match_operand:&lt;avx512fmaskmode&gt; 4 &quot;register_operand&quot; &quot;Yk&quot;)))]
<span class="lineNum">   20567 </span><span class="lineCov">         50 :   &quot;TARGET_AVX512VNNI&quot;</span>
<span class="lineNum">   20568 </span><span class="lineNoCov">          0 :   &quot;vpdpwssd\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3 }&quot;</span>
<span class="lineNum">   20569 </span>            :    [(set_attr (&quot;prefix&quot;) (&quot;evex&quot;))])
<span class="lineNum">   20570 </span>            : 
<span class="lineNum">   20571 </span><span class="lineCov">         48 : (define_expand &quot;vpdpwssd_&lt;mode&gt;_maskz&quot;</span>
<span class="lineNum">   20572 </span><span class="lineCov">        156 :   [(match_operand:VI4_AVX512VL 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   20573 </span><span class="lineCov">        108 :    (match_operand:VI4_AVX512VL 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   20574 </span>            :    (match_operand:VI4_AVX512VL 2 &quot;register_operand&quot;)
<span class="lineNum">   20575 </span>            :    (match_operand:VI4_AVX512VL 3 &quot;nonimmediate_operand&quot;)
<span class="lineNum">   20576 </span>            :    (match_operand:&lt;avx512fmaskmode&gt; 4 &quot;register_operand&quot;)]
<span class="lineNum">   20577 </span><span class="lineCov">        216 :   &quot;TARGET_AVX512VNNI&quot;</span>
<span class="lineNum">   20578 </span>            : {
<span class="lineNum">   20579 </span>            :   emit_insn (gen_vpdpwssd_&lt;mode&gt;_maskz_1 (operands[0], operands[1],
<span class="lineNum">   20580 </span>            :                                           operands[2], operands[3],
<span class="lineNum">   20581 </span>            :                                           CONST0_RTX (&lt;MODE&gt;mode),
<span class="lineNum">   20582 </span>            :                                                       operands[4]));
<span class="lineNum">   20583 </span>            :   DONE;
<span class="lineNum">   20584 </span>            : })
<span class="lineNum">   20585 </span>            : 
<span class="lineNum">   20586 </span>            : (define_insn &quot;vpdpwssd_&lt;mode&gt;_maskz_1&quot;
<span class="lineNum">   20587 </span>            :   [(set (match_operand:VI4_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   20588 </span>            :         (vec_merge:VI4_AVX512VL
<span class="lineNum">   20589 </span>            :           (unspec:VI4_AVX512VL
<span class="lineNum">   20590 </span>            :             [(match_operand:VI4_AVX512VL 1 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">   20591 </span>            :              (match_operand:VI4_AVX512VL 2 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">   20592 </span>            :              (match_operand:VI4_AVX512VL 3 &quot;nonimmediate_operand&quot; &quot;vm&quot;)]
<span class="lineNum">   20593 </span>            :             UNSPEC_VPMADDWDACCD)
<span class="lineNum">   20594 </span>            :           (match_operand:VI4_AVX512VL 4 &quot;const0_operand&quot; &quot;C&quot;)
<span class="lineNum">   20595 </span>            :           (match_operand:&lt;avx512fmaskmode&gt; 5 &quot;register_operand&quot; &quot;Yk&quot;)))]
<span class="lineNum">   20596 </span><span class="lineCov">         57 :   &quot;TARGET_AVX512VNNI&quot;</span>
<span class="lineNum">   20597 </span><span class="lineNoCov">          0 :   &quot;vpdpwssd\t{%3, %2, %0%{%5%}%{z%}|%0%{%5%}%{z%}, %2, %3 }&quot;</span>
<span class="lineNum">   20598 </span>            :    [(set_attr (&quot;prefix&quot;) (&quot;evex&quot;))])
<span class="lineNum">   20599 </span>            : 
<span class="lineNum">   20600 </span><span class="lineCov">         48 : </span>
<span class="lineNum">   20601 </span><span class="lineCov">         48 : (define_insn &quot;vpdpwssds_&lt;mode&gt;&quot;</span>
<span class="lineNum">   20602 </span>            :   [(set (match_operand:VI4_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   20603 </span>            :         (unspec:VI4_AVX512VL
<span class="lineNum">   20604 </span><span class="lineCov">        108 :           [(match_operand:VI4_AVX512VL 1 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">   20605 </span>            :            (match_operand:VI4_AVX512VL 2 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">   20606 </span>            :            (match_operand:VI4_AVX512VL 3 &quot;nonimmediate_operand&quot; &quot;vm&quot;)]
<span class="lineNum">   20607 </span>            :           UNSPEC_VPMADDWDACCSSD))]
<a name="20608"><span class="lineNum">   20608 </span><span class="lineCov">         42 :   &quot;TARGET_AVX512VNNI&quot;</span></a>
<span class="lineNum">   20609 </span><span class="lineNoCov">          0 :   &quot;vpdpwssds\t{%3, %2, %0|%0, %2, %3 }&quot;</span>
<span class="lineNum">   20610 </span><span class="lineCov">        108 :    [(set_attr (&quot;prefix&quot;) (&quot;evex&quot;))])</span>
<span class="lineNum">   20611 </span><span class="lineCov">        108 : </span>
<span class="lineNum">   20612 </span><span class="lineCov">        143 : (define_insn &quot;vpdpwssds_&lt;mode&gt;_mask&quot;</span>
<span class="lineNum">   20613 </span><span class="lineCov">        143 :   [(set (match_operand:VI4_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   20614 </span><span class="lineCov">        108 :         (vec_merge:VI4_AVX512VL</span>
<span class="lineNum">   20615 </span><span class="lineCov">        108 :           (unspec:VI4_AVX512VL</span>
<span class="lineNum">   20616 </span><span class="lineCov">        108 :             [(match_operand:VI4_AVX512VL 1 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">   20617 </span><span class="lineCov">        108 :              (match_operand:VI4_AVX512VL 2 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   20618 </span><span class="lineCov">         96 :              (match_operand:VI4_AVX512VL 3 &quot;nonimmediate_operand&quot; &quot;vm&quot;)]</span>
<span class="lineNum">   20619 </span>            :             UNSPEC_VPMADDWDACCSSD)
<span class="lineNum">   20620 </span>            :           (match_dup 1)
<span class="lineNum">   20621 </span>            :           (match_operand:&lt;avx512fmaskmode&gt; 4 &quot;register_operand&quot; &quot;Yk&quot;)))]
<span class="lineNum">   20622 </span><span class="lineCov">         50 :   &quot;TARGET_AVX512VNNI&quot;</span>
<span class="lineNum">   20623 </span><span class="lineNoCov">          0 :   &quot;vpdpwssds\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3 }&quot;</span>
<span class="lineNum">   20624 </span>            :    [(set_attr (&quot;prefix&quot;) (&quot;evex&quot;))])
<span class="lineNum">   20625 </span>            : 
<span class="lineNum">   20626 </span><span class="lineCov">         48 : (define_expand &quot;vpdpwssds_&lt;mode&gt;_maskz&quot;</span>
<span class="lineNum">   20627 </span><span class="lineCov">         48 :   [(match_operand:VI4_AVX512VL 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   20628 </span>            :    (match_operand:VI4_AVX512VL 1 &quot;register_operand&quot;)
<span class="lineNum">   20629 </span><span class="lineCov">        108 :    (match_operand:VI4_AVX512VL 2 &quot;register_operand&quot;)</span>
<span class="lineNum">   20630 </span><span class="lineCov">        108 :    (match_operand:VI4_AVX512VL 3 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   20631 </span>            :    (match_operand:&lt;avx512fmaskmode&gt; 4 &quot;register_operand&quot;)]
<span class="lineNum">   20632 </span>            :   &quot;TARGET_AVX512VNNI&quot;
<span class="lineNum">   20633 </span>            : {
<span class="lineNum">   20634 </span><span class="lineCov">        216 :   emit_insn (gen_vpdpwssds_&lt;mode&gt;_maskz_1 (operands[0], operands[1],</span>
<span class="lineNum">   20635 </span>            :                                            operands[2], operands[3],
<span class="lineNum">   20636 </span>            :                                            CONST0_RTX (&lt;MODE&gt;mode),
<span class="lineNum">   20637 </span>            :                                                        operands[4]));
<span class="lineNum">   20638 </span>            :   DONE;
<span class="lineNum">   20639 </span>            : })
<span class="lineNum">   20640 </span>            : 
<span class="lineNum">   20641 </span>            : (define_insn &quot;vpdpwssds_&lt;mode&gt;_maskz_1&quot;
<span class="lineNum">   20642 </span>            :   [(set (match_operand:VI4_AVX512VL 0 &quot;register_operand&quot; &quot;=v&quot;)
<span class="lineNum">   20643 </span>            :         (vec_merge:VI4_AVX512VL
<span class="lineNum">   20644 </span>            :           (unspec:VI4_AVX512VL
<span class="lineNum">   20645 </span>            :             [(match_operand:VI4_AVX512VL 1 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">   20646 </span>            :              (match_operand:VI4_AVX512VL 2 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">   20647 </span>            :              (match_operand:VI4_AVX512VL 3 &quot;nonimmediate_operand&quot; &quot;vm&quot;)]
<span class="lineNum">   20648 </span>            :             UNSPEC_VPMADDWDACCSSD)
<span class="lineNum">   20649 </span>            :           (match_operand:VI4_AVX512VL 4 &quot;const0_operand&quot; &quot;C&quot;)
<span class="lineNum">   20650 </span>            :           (match_operand:&lt;avx512fmaskmode&gt; 5 &quot;register_operand&quot; &quot;Yk&quot;)))]
<span class="lineNum">   20651 </span><span class="lineCov">         57 :   &quot;TARGET_AVX512VNNI&quot;</span>
<span class="lineNum">   20652 </span><span class="lineNoCov">          0 :   &quot;vpdpwssds\t{%3, %2, %0%{%5%}%{z%}|%0%{%5%}%{z%}, %2, %3 }&quot;</span>
<span class="lineNum">   20653 </span>            :    [(set_attr (&quot;prefix&quot;) (&quot;evex&quot;))])
<span class="lineNum">   20654 </span>            : 
<span class="lineNum">   20655 </span><span class="lineCov">         48 : (define_insn &quot;vaesdec_&lt;mode&gt;&quot;</span>
<span class="lineNum">   20656 </span><span class="lineCov">         48 :   [(set (match_operand:VI1_AVX512VL_F 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   20657 </span>            :         (unspec:VI1_AVX512VL_F
<span class="lineNum">   20658 </span>            :           [(match_operand:VI1_AVX512VL_F 1 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">   20659 </span>            :            (match_operand:VI1_AVX512VL_F 2 &quot;vector_operand&quot; &quot;v&quot;)]
<span class="lineNum">   20660 </span>            :           UNSPEC_VAESDEC))]
<span class="lineNum">   20661 </span><span class="lineCov">        149 :   &quot;TARGET_VAES&quot;</span>
<span class="lineNum">   20662 </span><span class="lineNoCov">          0 :   &quot;vaesdec\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<a name="20663"><span class="lineNum">   20663 </span>            : )</a>
<span class="lineNum">   20664 </span>            : 
<span class="lineNum">   20665 </span><span class="lineNoCov">          0 : (define_insn &quot;vaesdeclast_&lt;mode&gt;&quot;</span>
<span class="lineNum">   20666 </span><span class="lineNoCov">          0 :   [(set (match_operand:VI1_AVX512VL_F 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   20667 </span><span class="lineCov">        108 :         (unspec:VI1_AVX512VL_F</span>
<span class="lineNum">   20668 </span><span class="lineCov">        108 :           [(match_operand:VI1_AVX512VL_F 1 &quot;register_operand&quot; &quot;v&quot;)</span>
<span class="lineNum">   20669 </span><span class="lineCov">        108 :            (match_operand:VI1_AVX512VL_F 2 &quot;vector_operand&quot; &quot;v&quot;)]</span>
<span class="lineNum">   20670 </span><span class="lineCov">        108 :           UNSPEC_VAESDECLAST))]</span>
<span class="lineNum">   20671 </span><span class="lineCov">        149 :   &quot;TARGET_VAES&quot;</span>
<span class="lineNum">   20672 </span><span class="lineCov">        108 :   &quot;vaesdeclast\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   20673 </span><span class="lineCov">        108 : )</span>
<span class="lineNum">   20674 </span><span class="lineCov">        108 : </span>
<span class="lineNum">   20675 </span><span class="lineCov">         96 : (define_insn &quot;vaesenc_&lt;mode&gt;&quot;</span>
<span class="lineNum">   20676 </span><span class="lineNoCov">          0 :   [(set (match_operand:VI1_AVX512VL_F 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   20677 </span>            :         (unspec:VI1_AVX512VL_F
<span class="lineNum">   20678 </span>            :           [(match_operand:VI1_AVX512VL_F 1 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">   20679 </span>            :            (match_operand:VI1_AVX512VL_F 2 &quot;vector_operand&quot; &quot;vm&quot;)]
<span class="lineNum">   20680 </span>            :           UNSPEC_VAESENC))]
<span class="lineNum">   20681 </span><span class="lineCov">         41 :   &quot;TARGET_VAES&quot;</span>
<span class="lineNum">   20682 </span><span class="lineNoCov">          0 :   &quot;vaesenc\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   20683 </span>            : )
<span class="lineNum">   20684 </span><span class="lineCov">         36 : </span>
<span class="lineNum">   20685 </span><span class="lineCov">         36 : (define_insn &quot;vaesenclast_&lt;mode&gt;&quot;</span>
<span class="lineNum">   20686 </span><span class="lineNoCov">          0 :   [(set (match_operand:VI1_AVX512VL_F 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   20687 </span>            :         (unspec:VI1_AVX512VL_F
<span class="lineNum">   20688 </span>            :           [(match_operand:VI1_AVX512VL_F 1 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">   20689 </span><span class="lineCov">         72 :            (match_operand:VI1_AVX512VL_F 2 &quot;vector_operand&quot; &quot;vm&quot;)]</span>
<span class="lineNum">   20690 </span>            :           UNSPEC_VAESENCLAST))]
<span class="lineNum">   20691 </span><span class="lineCov">         41 :   &quot;TARGET_VAES&quot;</span>
<span class="lineNum">   20692 </span><span class="lineNoCov">          0 :   &quot;vaesenclast\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   20693 </span>            : )
<span class="lineNum">   20694 </span>            : 
<span class="lineNum">   20695 </span><span class="lineNoCov">          0 : (define_insn &quot;vpclmulqdq_&lt;mode&gt;&quot;</span>
<span class="lineNum">   20696 </span><span class="lineNoCov">          0 :   [(set (match_operand:VI8_FVL 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">   20697 </span>            :         (unspec:VI8_FVL [(match_operand:VI8_FVL 1 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">   20698 </span>            :                          (match_operand:VI8_FVL 2 &quot;vector_operand&quot; &quot;vm&quot;)
<span class="lineNum">   20699 </span>            :                          (match_operand:SI 3 &quot;const_0_to_255_operand&quot; &quot;n&quot;)]
<span class="lineNum">   20700 </span>            :                         UNSPEC_VPCLMULQDQ))]
<span class="lineNum">   20701 </span><span class="lineCov">         26 :   &quot;TARGET_VPCLMULQDQ&quot;</span>
<span class="lineNum">   20702 </span><span class="lineCov">          8 :   &quot;vpclmulqdq\t{%3, %2, %1, %0|%0, %1, %2, %3}&quot;</span>
<span class="lineNum">   20703 </span>            :   [(set_attr &quot;mode&quot; &quot;DI&quot;)])
<span class="lineNum">   20704 </span>            : 
<span class="lineNum">   20705 </span><span class="lineNoCov">          0 : (define_insn &quot;avx512vl_vpshufbitqmb&lt;mode&gt;&lt;mask_scalar_merge_name&gt;&quot;</span>
<span class="lineNum">   20706 </span><span class="lineNoCov">          0 :   [(set (match_operand:&lt;avx512fmaskmode&gt; 0 &quot;register_operand&quot; &quot;=Yk&quot;)</span>
<span class="lineNum">   20707 </span><span class="lineNoCov">          0 :         (unspec:&lt;avx512fmaskmode&gt;</span>
<span class="lineNum">   20708 </span>            :           [(match_operand:VI1_AVX512VLBW 1 &quot;register_operand&quot; &quot;v&quot;)
<span class="lineNum">   20709 </span>            :            (match_operand:VI1_AVX512VLBW 2 &quot;nonimmediate_operand&quot; &quot;vm&quot;)]
<span class="lineNum">   20710 </span>            :           UNSPEC_VPSHUFBIT))]
<span class="lineNum">   20711 </span>            :   &quot;TARGET_AVX512BITALG&quot;
<span class="lineNum">   20712 </span>            :   &quot;vpshufbitqmb\t{%2, %1, %0&lt;mask_scalar_merge_operand3&gt;|%0&lt;mask_scalar_merge_operand3&gt;, %1, %2}&quot;
<span class="lineNum">   20713 </span>            :   [(set_attr &quot;prefix&quot; &quot;evex&quot;)
<span class="lineNum">   20714 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;sseinsnmode&gt;&quot;)])
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.0</a></td></tr>
  </table>
  <br>
<h3>LCOV profile is generated on x86_64 machine using following configure options: configure --disable-bootstrap --enable-coverage=opt --enable-languages=c,c++,fortran,go,jit,lto --enable-host-shared. GCC test suite is run with the built compiler.</h3></body></html>
