--------------------------------------------------------------------------------
Release 12.3 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.3\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml PC_Reg.twx PC_Reg.ncd -o PC_Reg.twr PC_Reg.pcf

Design file:              PC_Reg.ncd
Physical constraint file: PC_Reg.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2010-09-15)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
PCin<0>     |    3.930(R)|   -0.772(R)|clk_BUFGP         |   0.000|
PCin<1>     |    3.942(R)|   -0.787(R)|clk_BUFGP         |   0.000|
PCin<2>     |    3.942(R)|   -0.787(R)|clk_BUFGP         |   0.000|
PCin<3>     |    3.951(R)|   -0.797(R)|clk_BUFGP         |   0.000|
PCin<4>     |    3.957(R)|   -0.804(R)|clk_BUFGP         |   0.000|
PCin<5>     |    3.961(R)|   -0.809(R)|clk_BUFGP         |   0.000|
PCin<6>     |    3.950(R)|   -0.795(R)|clk_BUFGP         |   0.000|
StallF      |    0.738(R)|    1.176(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
PCF<0>      |    6.549(R)|clk_BUFGP         |   0.000|
PCF<1>      |    6.535(R)|clk_BUFGP         |   0.000|
PCF<2>      |    6.534(R)|clk_BUFGP         |   0.000|
PCF<3>      |    6.525(R)|clk_BUFGP         |   0.000|
PCF<4>      |    7.029(R)|clk_BUFGP         |   0.000|
PCF<5>      |    6.512(R)|clk_BUFGP         |   0.000|
PCF<6>      |    6.773(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Sun Jun 05 10:52:51 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 124 MB



