module control_unit (

    input  wire [6:0] opcode,
    input  wire [2:0] funct3,
    input  wire [6:0] funct7,

    output reg        reg_write,
    output reg        alu_src,
    output reg        mem_read,
    output reg        mem_write,
    output reg        mem_to_reg,
    output reg        branch,
    output reg  [3:0] alu_control

);

    // ALU control codes must match alu.v
    localparam ALU_ADD = 4'b0000;
    localparam ALU_SUB = 4'b0001;
    localparam ALU_AND = 4'b0010;
    localparam ALU_OR  = 4'b0011;
    localparam ALU_XOR = 4'b0100;
    localparam ALU_SLT = 4'b0101;
    localparam ALU_SLL = 4'b0110;
    localparam ALU_SRL = 4'b0111;

    always @(*) begin

        // Safe defaults: instruction causes no state changes
        reg_write   = 1'b0;
        alu_src     = 1'b0;
        mem_read    = 1'b0;
        mem_write   = 1'b0;
        mem_to_reg  = 1'b0;
        branch      = 1'b0;
        alu_control = ALU_ADD;

        case (opcode)

            // R-Type register-register operations
            7'b0110011: begin
                reg_write = 1'b1;
                alu_src   = 1'b0;

                case (funct3)
                    3'b000: begin
                        if (funct7[5])
                            alu_control = ALU_SUB;
                        else
                            alu_control = ALU_ADD;
                    end

                    3'b111: alu_control = ALU_AND;
                    3'b110: alu_control = ALU_OR;
                    3'b100: alu_control = ALU_XOR;
                    3'b010: alu_control = ALU_SLT;
                    3'b001: alu_control = ALU_SLL;
                    3'b101: alu_control = ALU_SRL;

                    default: alu_control = ALU_ADD;
                endcase
            end

            // I-Type immediate arithmetic
            7'b0010011: begin
                reg_write = 1'b1;
                alu_src   = 1'b1;

                case (funct3)
                    3'b000: alu_control = ALU_ADD; // ADDI
                    3'b111: alu_control = ALU_AND; // ANDI
                    3'b110: alu_control = ALU_OR;  // ORI
                    3'b100: alu_control = ALU_XOR; // XORI
                    3'b010: alu_control = ALU_SLT; // SLTI
                    3'b001: alu_control = ALU_SLL; // SLLI
                    3'b101: alu_control = ALU_SRL; // SRLI

                    default: alu_control = ALU_ADD;
                endcase
            end

            // LW: address = base register + immediate
            7'b0000011: begin
                reg_write   = 1'b1;
                alu_src     = 1'b1;
                mem_read    = 1'b1;
                mem_to_reg  = 1'b1;
                alu_control = ALU_ADD;
            end

            // SW: address = base register + immediate
            7'b0100011: begin
                alu_src     = 1'b1;
                mem_write   = 1'b1;
                alu_control = ALU_ADD;
            end

            // BEQ: compare rs1 and rs2 by subtraction
            7'b1100011: begin
                branch      = 1'b1;
                alu_src     = 1'b0;
                alu_control = ALU_SUB;
            end

            default: begin
                // Defaults already prevent accidental writes.
            end

        endcase
    end

endmodule