Design Assistant report for ghrd_agfb014r24b2e2v
Mon Jan  8 15:53:05 2024
Quartus Prime Version 22.4.0 Build 94 12/07/2022 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Design Assistant (Signoff) Results - 14 of 87 Rules Failed
  3. CLK-30027 - Multiple Clock Assignments Found
  4. RDC-50001 - Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains
  5. TMC-20012 - Missing Output Delay Constraint
  6. TMC-20027 - Collection Filter Matching Multiple Types
  7. CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain
  8. CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment
  9. RES-50001 - Asynchronous Reset Is Not Synchronized
 10. TMC-20019 - Partial Multicycle Assignment
 11. TMC-20025 - Ignored or Overridden Constraints
 12. TMC-20021 - Partial Min-Max Delay Assignment
 13. TMC-20026 - Empty Collection Due To Unmatched Filter
 14. CLK-30032 - Improper Clock Targets
 15. TMC-20020 - Invalid Multicycle Assignment
 16. FLP-40006 - Pipelining Registers That Might Be Recoverable
 17. CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized
 18. CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints
 19. CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints
 20. CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints
 21. CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths
 22. CDC-50006 - CDC Bus Constructed with Unsynchronized Registers
 23. CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints
 24. CDC-50011 - Combinational Logic Before Synchronizer Chain
 25. CLK-30026 - Missing Clock Assignment
 26. CLK-30028 - Invalid Generated Clock
 27. CLK-30029 - Invalid Clock Assignments
 28. CLK-30030 - PLL Setting Violation
 29. CLK-30033 - Invalid Clock Group Assignment
 30. CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment
 31. CLK-30042 - Incorrect Clock Group Type
 32. RDC-50002 - Reconvergence of Multiple Asynchronous Reset Synchronizers in a Common Reset Domain
 33. RES-50002 - Asynchronous Reset is Insufficiently Synchronized
 34. RES-50003 - Asynchronous Reset with Insufficient Constraints
 35. RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain
 36. TMC-20011 - Missing Input Delay Constraint
 37. TMC-20013 - Partial Input Delay
 38. TMC-20014 - Partial Output Delay
 39. TMC-20015 - Inconsistent Min-Max Delay
 40. TMC-20016 - Invalid Reference Pin
 41. TMC-20017 - Loops Detected
 42. TMC-20022 - I/O Delay Assignment Missing Parameters
 43. TMC-20023 - Invalid Set Net Delay Assignment
 44. TMC-30041 - Constraint with Invalid Clock Reference
 45. CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer
 46. CLK-30031 - Input Delay Assigned to Clock
 47. FLP-10000 - Physical RAM with Utilization Below Threshold
 48. LNT-30023 - Reset Nets with Polarity Conflict
 49. TMC-20018 - Unsupported Latches Detected
 50. TMC-20024 - Synchronous Data Delay Assignment
 51. TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements
 52. TMC-20201 - Paths Failing Setup Analysis with High Clock Skew
 53. TMC-20202 - Paths Failing Setup Analysis with High Logic Delay
 54. TMC-20203 - Paths Failing Setup Analysis with High Fabric Interconnect Delay
 55. TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions
 56. TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming
 57. TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis
 58. TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis
 59. TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis
 60. TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion
 61. TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold
 62. TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path
 63. TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock
 64. TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains
 65. TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic
 66. TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints
 67. TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data
 68. TMC-20219 - DSP Blocks with Restricted Fmax below Required Fmax
 69. TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax
 70. TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse
 71. TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path
 72. TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock
 73. TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path
 74. TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock
 75. TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path
 76. TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock
 77. CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains
 78. CDC-50101 - Intra-Clock False Path Synchronizer
 79. CDC-50102 - Synchronizer after CDC Topology with Control Signal
 80. LNT-30010 - Nets Driving both Reset and Clock Enable Signals
 81. RES-50010 - Reset Synchronizer Chains with Constant Output
 82. RES-50101 - Intra-Clock False Path Reset Synchronizer
 83. TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint
 84. TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication
 85. TMC-20552 - User Selected Duplication Candidate was Rejected
 86. TMC-20601 - Registers with High Immediate Fan-Out Tension
 87. TMC-20602 - Registers with High Timing Path Endpoint Tension
 88. TMC-20603 - Registers with High Immediate Fan-Out Span
 89. TMC-20604 - Registers with High Timing Path Endpoint Span



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant (Signoff) Results - 14 of 87 Rules Failed                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+
; Rule                                                                                                       ; Severity ; Violations ; Waived ; Tags                                           ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+
; CLK-30027 - Multiple Clock Assignments Found                                                               ; High     ; 689        ; 0      ; sdc                                            ;
; RDC-50001 - Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains          ; High     ; 2          ; 0      ; reset-usage, reset-reachability                ;
; TMC-20012 - Missing Output Delay Constraint                                                                ; High     ; 2          ; 0      ; sdc, system                                    ;
; TMC-20027 - Collection Filter Matching Multiple Types                                                      ; High     ; 2          ; 0      ; sdc                                            ;
; CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain                                            ; High     ; 1          ; 0      ; synchronizer                                   ;
; CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment                                 ; High     ; 1          ; 0      ; sdc                                            ;
; RES-50001 - Asynchronous Reset Is Not Synchronized                                                         ; High     ; 1          ; 0      ; synchronizer                                   ;
; TMC-20019 - Partial Multicycle Assignment                                                                  ; High     ; 1          ; 0      ; sdc                                            ;
; TMC-20025 - Ignored or Overridden Constraints                                                              ; Medium   ; 145        ; 0      ; sdc                                            ;
; TMC-20021 - Partial Min-Max Delay Assignment                                                               ; Medium   ; 6          ; 0      ; sdc                                            ;
; TMC-20026 - Empty Collection Due To Unmatched Filter                                                       ; Medium   ; 1          ; 0      ; sdc                                            ;
; CLK-30032 - Improper Clock Targets                                                                         ; Low      ; 3          ; 0      ; sdc                                            ;
; TMC-20020 - Invalid Multicycle Assignment                                                                  ; Low      ; 2          ; 0      ; sdc                                            ;
; FLP-40006 - Pipelining Registers That Might Be Recoverable                                                 ; Low      ; 1          ; 0      ; resource-usage                                 ;
; CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized                                                   ; High     ; 0          ; 0      ; synchronizer                                   ;
; CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints                                      ; High     ; 0          ; 0      ; synchronizer                                   ;
; CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints                                             ; High     ; 0          ; 0      ; cdc-bus                                        ;
; CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints                                            ; High     ; 0          ; 0      ; cdc-bus                                        ;
; CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths                    ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50006 - CDC Bus Constructed with Unsynchronized Registers                                              ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints           ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50011 - Combinational Logic Before Synchronizer Chain                                                  ; High     ; 0          ; 0      ; synchronizer                                   ;
; CLK-30026 - Missing Clock Assignment                                                                       ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30028 - Invalid Generated Clock                                                                        ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30029 - Invalid Clock Assignments                                                                      ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30030 - PLL Setting Violation                                                                          ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30033 - Invalid Clock Group Assignment                                                                 ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment                                ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30042 - Incorrect Clock Group Type                                                                     ; High     ; 0          ; 0      ; sdc                                            ;
; RDC-50002 - Reconvergence of Multiple Asynchronous Reset Synchronizers in a Common Reset Domain            ; High     ; 0          ; 0      ; reset-usage, reset-reachability                ;
; RES-50002 - Asynchronous Reset is Insufficiently Synchronized                                              ; High     ; 0          ; 0      ; synchronizer                                   ;
; RES-50003 - Asynchronous Reset with Insufficient Constraints                                               ; High     ; 0          ; 0      ; synchronizer                                   ;
; RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain                                   ; High     ; 0          ; 0      ; synchronizer                                   ;
; TMC-20011 - Missing Input Delay Constraint                                                                 ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20013 - Partial Input Delay                                                                            ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20014 - Partial Output Delay                                                                           ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20015 - Inconsistent Min-Max Delay                                                                     ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20016 - Invalid Reference Pin                                                                          ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20017 - Loops Detected                                                                                 ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20022 - I/O Delay Assignment Missing Parameters                                                        ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20023 - Invalid Set Net Delay Assignment                                                               ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-30041 - Constraint with Invalid Clock Reference                                                        ; High     ; 0          ; 0      ; sdc                                            ;
; CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer                                                 ; Medium   ; 0          ; 0      ; synchronizer                                   ;
; CLK-30031 - Input Delay Assigned to Clock                                                                  ; Medium   ; 0          ; 0      ; sdc, system                                    ;
; FLP-10000 - Physical RAM with Utilization Below Threshold                                                  ; Medium   ; 0          ; 0      ; ram, resource-usage                            ;
; LNT-30023 - Reset Nets with Polarity Conflict                                                              ; Medium   ; 0          ; 0      ; reset-usage                                    ;
; TMC-20018 - Unsupported Latches Detected                                                                   ; Medium   ; 0          ; 0      ; latch                                          ;
; TMC-20024 - Synchronous Data Delay Assignment                                                              ; Medium   ; 0          ; 0      ; sdc                                            ;
; TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements                                      ; Medium   ; 0          ; 0      ; intrinsic-margin, impossible-requirements, sdc ;
; TMC-20201 - Paths Failing Setup Analysis with High Clock Skew                                              ; Medium   ; 0          ; 0      ; intrinsic-margin                               ;
; TMC-20202 - Paths Failing Setup Analysis with High Logic Delay                                             ; Medium   ; 0          ; 0      ; intrinsic-margin, logic-levels                 ;
; TMC-20203 - Paths Failing Setup Analysis with High Fabric Interconnect Delay                               ; Medium   ; 0          ; 0      ; intrinsic-margin                               ;
; TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions                           ; Medium   ; 0          ; 0      ; retime                                         ;
; TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming ; Medium   ; 0          ; 0      ; retime                                         ;
; TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis       ; Medium   ; 0          ; 0      ; dsp                                            ;
; TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis   ; Medium   ; 0          ; 0      ; dsp                                            ;
; TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis       ; Medium   ; 0          ; 0      ; ram                                            ;
; TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion                         ; Medium   ; 0          ; 0      ; route                                          ;
; TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold                            ; Medium   ; 0          ; 0      ; route                                          ;
; TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path                                  ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock                                         ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains         ; Medium   ; 0          ; 0      ; logic-levels                                   ;
; TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic         ; Medium   ; 0          ; 0      ; logic-levels, dsp                              ;
; TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints                        ; Medium   ; 0          ; 0      ; ram                                            ;
; TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data                                                ; Medium   ; 0          ; 0      ; nonstandard-timing                             ;
; TMC-20219 - DSP Blocks with Restricted Fmax below Required Fmax                                            ; Medium   ; 0          ; 0      ; dsp, minimum-pulse-width                       ;
; TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax                                            ; Medium   ; 0          ; 0      ; ram, minimum-pulse-width                       ;
; TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse                                  ; Medium   ; 0          ; 0      ; minimum-pulse-width                            ;
; TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path                                   ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock                                          ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path                               ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock                                      ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path                                ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock                                       ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains                                         ; Low      ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50101 - Intra-Clock False Path Synchronizer                                                            ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; CDC-50102 - Synchronizer after CDC Topology with Control Signal                                            ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; LNT-30010 - Nets Driving both Reset and Clock Enable Signals                                               ; Low      ; 0          ; 0      ; reset-usage                                    ;
; RES-50010 - Reset Synchronizer Chains with Constant Output                                                 ; Low      ; 0          ; 0      ; synchronizer                                   ;
; RES-50101 - Intra-Clock False Path Reset Synchronizer                                                      ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint                 ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication                  ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20552 - User Selected Duplication Candidate was Rejected                                               ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20601 - Registers with High Immediate Fan-Out Tension                                                  ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20602 - Registers with High Timing Path Endpoint Tension                                               ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20603 - Registers with High Immediate Fan-Out Span                                                     ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20604 - Registers with High Timing Path Endpoint Span                                                  ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+


Status:		FAIL
Severity:		High
Number of violations: 	689
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLK-30027 - Multiple Clock Assignments Found                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-------------------------------------------------------+--------+
; Register or Port                                                                                                                 ; Clock(s)                         ; Reason                                                ; Waived ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-------------------------------------------------------+--------+
; soc_inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[34][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[51][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[60][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[61][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[62][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[63][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[56][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[57][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[58][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[59][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[4][4]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[35][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[5][4]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[6][4]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[7][4]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[0][4]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[1][4]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[2][4]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[3][4]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[12][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[13][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[14][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[44][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[15][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[8][4]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[9][4]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[10][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[11][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[20][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[21][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[22][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[23][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[16][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[45][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[17][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[18][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[19][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[28][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[29][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[30][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[31][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[24][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[25][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[26][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[46][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[27][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[36][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[37][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[38][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[39][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[32][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[33][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[34][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[35][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[44][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[47][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[45][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[46][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[47][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[40][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[41][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[42][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[43][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[52][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[53][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[54][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[40][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[55][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[48][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[49][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[50][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[51][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[60][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[61][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[62][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[63][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[56][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[41][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[57][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[58][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[59][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[4][5]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[5][5]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[6][5]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[7][5]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[0][5]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[1][5]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[2][5]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[42][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[3][5]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[12][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[13][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[14][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[15][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[8][5]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[9][5]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[10][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[11][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[20][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[43][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[21][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[22][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[23][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[16][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[17][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[18][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[19][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[28][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[29][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[30][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                              ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[52][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[31][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[24][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[25][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[26][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[27][5]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[36][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[37][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[38][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[39][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[32][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[53][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[33][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[34][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[35][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[44][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[45][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[46][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[47][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[40][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[41][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[42][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[54][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[43][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[52][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[53][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[54][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[55][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[48][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[49][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[50][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[51][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[60][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[55][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[61][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[62][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[63][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[56][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[57][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[58][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[59][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[4][6]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[5][6]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[6][6]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[48][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[7][6]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[0][6]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[1][6]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[2][6]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[3][6]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[12][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[13][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[14][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[15][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[8][6]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[49][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[9][6]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[10][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[11][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[20][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[21][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[22][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[23][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[16][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[17][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[18][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[50][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[19][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[28][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[29][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[30][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[31][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[24][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[25][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[26][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[27][6]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[36][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[51][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[37][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[38][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[39][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[32][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[33][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[34][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[35][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[44][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[45][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[46][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[60][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[47][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[40][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[41][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[42][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[43][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[52][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[53][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[54][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[55][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[48][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[61][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[49][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[50][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[51][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[60][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[61][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[62][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[63][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[56][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[57][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[58][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                              ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[62][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[59][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[4][7]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[5][7]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[6][7]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[7][7]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[0][7]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[1][7]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[2][7]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[3][7]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[12][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[63][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[13][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[14][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[15][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[8][7]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[9][7]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[10][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[11][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[20][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[21][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[22][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[56][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[23][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[16][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[17][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[18][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[19][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[28][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[29][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[30][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[31][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[24][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[57][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[25][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[26][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[27][7]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[36][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[37][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[38][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[39][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[32][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[33][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[34][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[58][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[35][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[44][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[45][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[46][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[47][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[40][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[41][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[42][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[43][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[52][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[59][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[53][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[54][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[55][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[48][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[49][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[50][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[51][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[60][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[61][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[62][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[4][8]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[63][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[56][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[57][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[58][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[59][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[4][9]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[5][9]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[6][9]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[7][9]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[0][9]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[5][8]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[1][9]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[2][9]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[3][9]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[12][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[13][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[14][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[15][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[8][9]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[9][9]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[10][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[6][8]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[11][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[20][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[21][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[22][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[23][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[16][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[17][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[18][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[19][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[28][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[7][8]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[29][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[30][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[31][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[24][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[25][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[26][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[27][9]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[36][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[37][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[38][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[36][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[0][8]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[39][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[32][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[33][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[34][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[35][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[44][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[45][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[46][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[47][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[40][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[1][8]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[41][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[42][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[43][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[52][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[53][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[54][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[55][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[48][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[49][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[50][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[2][8]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[51][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[60][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[61][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[62][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[63][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[56][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[57][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[58][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[59][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[4][0]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[3][8]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[5][0]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[6][0]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[7][0]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[0][0]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[1][0]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[2][0]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[3][0]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[12][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[13][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[14][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[12][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[15][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[8][0]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[9][0]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[10][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[11][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[20][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[21][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[22][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[23][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[16][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[13][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[17][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[18][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[19][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[28][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[29][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[30][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[31][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[24][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[25][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[26][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[14][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[27][0]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[36][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[37][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[38][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[39][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[32][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[33][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[34][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[35][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[44][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[15][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[45][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[46][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[47][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[40][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[41][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[42][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[43][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[52][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[53][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[54][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[8][8]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[55][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[48][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[49][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[50][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[51][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[60][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[61][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[62][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[63][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[56][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[9][8]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[57][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[58][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[59][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[4][1]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[5][1]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[6][1]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[7][1]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[0][1]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[1][1]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[2][1]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[37][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[10][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[3][1]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[12][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[13][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[14][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[15][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[8][1]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[9][1]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[10][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[11][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[20][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[11][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[21][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[22][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[23][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[16][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[17][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[18][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[19][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[28][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[29][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[30][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[20][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[31][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[24][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[25][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[26][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[27][1]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[36][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[37][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[38][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[39][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[32][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[21][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[33][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[34][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[35][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[44][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[45][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[46][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[47][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[40][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[41][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[42][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[22][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[43][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[52][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[53][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[54][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[55][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[48][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[49][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[50][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[51][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[60][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[23][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[61][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[62][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[63][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[56][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[57][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[58][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[59][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[4][3]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[5][3]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[6][3]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[16][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[7][3]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[0][3]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[1][3]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[2][3]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[3][3]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[12][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[13][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[14][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[15][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[8][3]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[17][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[9][3]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[10][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[11][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[20][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[21][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[22][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[23][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[16][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[17][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[18][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[18][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[19][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[28][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[29][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[30][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[31][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[24][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[25][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[26][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[27][3]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[36][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[19][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[37][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[38][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[39][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[32][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[33][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[34][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[35][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[44][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[45][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[46][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[38][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[28][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[47][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[40][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[41][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[42][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[43][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[52][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[53][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[54][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[55][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[48][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[29][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[49][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[50][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[51][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[60][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[61][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[62][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[63][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[56][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[57][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[58][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[30][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[59][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[4][2]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[5][2]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[6][2]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[7][2]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[0][2]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[1][2]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[2][2]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[3][2]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[12][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[31][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[13][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[14][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[15][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[8][2]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[9][2]            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[10][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[11][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[20][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[21][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[22][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[24][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[23][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[16][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[17][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[18][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[19][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[28][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[29][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[30][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[31][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[24][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[25][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[25][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[26][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[27][2]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_reset_blk|u_sw_tx_rst_mac|din_sync_2        ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|wr_data_flp[5]                     ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|wr_data_flp[4]                     ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|wr_data_flp[9]                     ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|wr_data_flp[7]                     ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|wr_data_flp[6]                     ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|wr_data_flp[3]                     ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[26][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|wr_data_flp[2]                     ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|wr_data_flp[1]                     ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|wr_data_flp[0]                     ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|wr_bin_ptr[6]                      ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|wr_gray_ptr[3]                     ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|wr_gray_ptr[4]                     ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|wr_gray_ptr[5]                     ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|wr_gray_ptr[0]                     ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|wr_gray_ptr[2]                     ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|wr_gray_ptr[1]                     ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[27][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_reset_blk|u_sw_tx_rst_mac|din_sync_1        ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_rd_to_wr_synch|sync[6].u|dreg[0] ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_rd_to_wr_synch|sync[5].u|dreg[0] ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_rd_to_wr_synch|sync[4].u|dreg[0] ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_rd_to_wr_synch|sync[3].u|dreg[0] ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_rd_to_wr_synch|sync[2].u|dreg[0] ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_rd_to_wr_synch|sync[6].u|din_s1  ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_rd_to_wr_synch|sync[5].u|din_s1  ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_rd_to_wr_synch|sync[4].u|din_s1  ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_rd_to_wr_synch|sync[3].u|din_s1  ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|wr_data_flp[8]                     ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_rd_to_wr_synch|sync[2].u|din_s1  ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_rd_to_wr_synch|sync[1].u|dreg[0] ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_rd_to_wr_synch|sync[1].u|din_s1  ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_rd_to_wr_synch|sync[0].u|dreg[0] ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_rd_to_wr_synch|sync[0].u|din_s1  ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|wr_bin_ptr[4]~DUPLICATE            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|wr_bin_ptr[5]~DUPLICATE            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|wr_bin_ptr[0]~DUPLICATE            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|wr_bin_ptr[2]~DUPLICATE            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|wr_bin_ptr[3]~DUPLICATE            ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_reset_blk|u_sw_tx_rst_mac|din_sync_3        ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[39][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|wr_bin_ptr[4]                      ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|enable_wr                          ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|wr_bin_ptr[5]                      ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|wr_bin_ptr[0]                      ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|wr_bin_ptr[1]                      ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|wr_bin_ptr[2]                      ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|wr_bin_ptr[3]                      ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[36][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[37][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[38][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[32][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[39][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[32][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[33][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[34][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[35][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[44][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[45][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[46][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[47][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[40][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[33][8]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[41][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[42][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[43][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[52][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[53][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[54][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[55][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[48][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[49][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
; soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_txbuffer|u_fifomem|fifomem[50][4]           ; PCS_CLOCK   hps_emac1_gtx_clk    ; More than one clock feeds this register's clock port. ;        ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-------------------------------------------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	2
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RDC-50001 - Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+----------------------------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------+--------+
; Reset Chain Register Heads                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Reset Sources                                                                                                                                                                                                                                                                                                                                                                       ; Data Clock Domain ; Reset Clock Domain                           ; Number of Reconvergent Registers ; Sample Reconvergent Register                                                                                     ; Waived ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+----------------------------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------+--------+
; soc_inst|jtg_mst|fpga_m|altera_jtag_avalon_master_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   soc_inst|jtg_mst|fpga_m|altera_jtag_avalon_master_inst|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_tse_pcs_0|reset_sync_rx_reset_reg_clk|altera_tse_reset_synchronizer_chain[1] ; soc_inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   soc_inst|jtg_mst|fpga_m|altera_jtag_avalon_master_inst|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]   soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_terminator_0|the_altera_tse_lvds_channel_reset_sequencer_0|rx_reset_sequence_done ; MAIN_CLOCK        ; MAIN_CLOCK   PCS_CLOCK   altera_reserved_tck ; 9018                             ; soc_inst|mm_interconnect_0|agilex_hps_h2f_lw_axi_master_agent|arvalid_q0                                         ;        ;
; soc_inst|jtg_mst|hps_m|altera_jtag_avalon_master_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   soc_inst|jtg_mst|hps_m|altera_jtag_avalon_master_inst|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                              ; soc_inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   soc_inst|jtg_mst|hps_m|altera_jtag_avalon_master_inst|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]                                                                                                                                                         ; MAIN_CLOCK        ; MAIN_CLOCK   altera_reserved_tck             ; 8895                             ; soc_inst|mm_interconnect_2|agilex_hps_f2h_axi_slave_agent|write_rsp_fifo|my_altera_avalon_sc_fifo_wr|mem_used[0] ;        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+----------------------------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	2
Rule Parameters:      	max_violations = 5000
+------------------------------------------------------------------------+
; TMC-20012 - Missing Output Delay Constraint                            ;
+-----------------+---------------------------------------------+--------+
; Port            ; Reason                                      ; Waived ;
+-----------------+---------------------------------------------+--------+
; fpga_led_pio[3] ; No output delay was set on the output port. ;        ;
; emac1_phy_rst_n ; No output delay was set on the output port. ;        ;
+-----------------+---------------------------------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	2
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20027 - Collection Filter Matching Multiple Types                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------+------------------------+-----------------------------------------------------------+--------+
; Bare String Filter                                                                                                                                      ; SDC Command                                                                                                         ; Analyzer Deduced Type ; Possible Matching Type ; Location                                                  ; Waived ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------+------------------------+-----------------------------------------------------------+--------+
; fpga_reset_n_debounced                                                                                                                                  ; set_false_path -from fpga_reset_n_debounced -to {soc_inst|rst_controller_*|altera_reset_synchronizer_int_chain[1]}  ; keeper                ; cell                   ; ghrd_timing.sdc:49                                        ;        ;
; soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core|arch_inst|rx_channels[0].soft_cdr.rx_dpa_locked_sync_inst|sync_inst|din_s1 ; set_false_path -from ${dpa_inst_name}~dpa_reg -to ${dpa_inst_name_short}.rx_dpa_locked_sync_inst|sync_inst|din_s1   ; keeper                ; cell                   ; eth_tse_0_intel_lvds_core10_191_4tqn4ji.sdc:268 (from IP) ;        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------+------------------------+-----------------------------------------------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	1
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------+------------+-----------------------+--------+
; From                                                                                                                                               ; To                                                                                  ; From Clock                ; To Clock   ; Reason                ; Waived ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------+------------+-----------------------+--------+
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src|ag.sdm_gpo_out_user_reset~internal_ctrl_clock.reg   fpga_reset_n_debounced ; soc_inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; MAIN_CLOCK   internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------+------------+-----------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	1
Rule Parameters:      	max_violations = 5000
+------------------------------------------------------------------------------------------------------------------------------+
; CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment                                                   ;
+-------------+-------------------+-----------------------------------------------------------------------------------+--------+
; First Clock ; Second Clock      ; Reason                                                                            ; Waived ;
+-------------+-------------------+-----------------------------------------------------------------------------------+--------+
; PCS_CLOCK   ; hps_emac1_gtx_clk ; Clocks clocking the same register are combined by combinational logic (e.g. MUX). ;        ;
+-------------+-------------------+-----------------------------------------------------------------------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	1
Rule Parameters:      	max_violations = 500
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RES-50001 - Asynchronous Reset Is Not Synchronized                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------+--------------------+----------------+---------------------------------+-----------------------------+--------+
; Reset Source                                                                                                              ; Reset Source Clock ; Register Clock ; Number of Registers Being Reset ; Sample Register Being Reset ; Waived ;
+---------------------------------------------------------------------------------------------------------------------------+--------------------+----------------+---------------------------------+-----------------------------+--------+
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src|ag.sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; internal_clk       ; MAIN_CLOCK     ; 184                             ; debounce_inst|counter[0][0] ;        ;
+---------------------------------------------------------------------------------------------------------------------------+--------------------+----------------+---------------------------------+-----------------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	1
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20019 - Partial Multicycle Assignment                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------+--------+
; Assignment                                                                                                                                                                                                                                         ; Reason                                                                ; Location                                                  ; Waived ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------+--------+
; -from [get_keepers {soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_tx_0|core|arch_inst*ufi_write_reg}] -to [get_keepers {soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_tx_0|core|arch_inst*ufi_read_reg}] ; Hold multicycle for this path exists but no setup multicycle was set. ; eth_tse_0_intel_lvds_core10_191_vvutosq.sdc:261 (from IP) ;        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------+--------+


Status:		FAIL
Severity:		Medium
Number of violations: 	145
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20025 - Ignored or Overridden Constraints                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------+
; Ignored Constraint                                                                                                                                                                                                                                                                                                                                      ; Location                                                   ; Reason                                                                                               ; Waived ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------+
; set_false_path -from [get_ports {fpga_led_pio[0]}]                                                                                                                                                                                                                                                                                                      ; ghrd_timing.sdc:33                                         ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[0].b|cal_oct.obuf|oe}]                                                                                                                                                                                                             ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[54].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[55].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[56].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[57].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[58].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[59].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[60].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[61].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[62].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[63].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[1].b|cal_oct.obuf|oe}]                                                                                                                                                                                                             ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[64].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[65].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[66].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[67].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[68].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[69].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[70].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[71].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[0].b|cal_oct.obuf|oe}]                                                                                                                                                                                                         ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[1].b|cal_oct.obuf|oe}]                                                                                                                                                                                                         ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[2].b|cal_oct.obuf|oe}]                                                                                                                                                                                                             ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[2].b|cal_oct.obuf|oe}]                                                                                                                                                                                                         ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[3].b|cal_oct.obuf|oe}]                                                                                                                                                                                                         ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[4].b|cal_oct.obuf|oe}]                                                                                                                                                                                                         ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[5].b|cal_oct.obuf|oe}]                                                                                                                                                                                                         ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[6].b|cal_oct.obuf|oe}]                                                                                                                                                                                                         ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[7].b|cal_oct.obuf|oe}]                                                                                                                                                                                                         ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[8].b|cal_oct.obuf|oe}]                                                                                                                                                                                                         ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[0].b|cal_oct.obuf_bar|oe}]                                                                                                                                                                                                       ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:880 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[1].b|cal_oct.obuf_bar|oe}]                                                                                                                                                                                                       ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:880 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[2].b|cal_oct.obuf_bar|oe}]                                                                                                                                                                                                       ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:880 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[3].b|cal_oct.obuf|oe}]                                                                                                                                                                                                             ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[3].b|cal_oct.obuf_bar|oe}]                                                                                                                                                                                                       ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:880 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[4].b|cal_oct.obuf_bar|oe}]                                                                                                                                                                                                       ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:880 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[5].b|cal_oct.obuf_bar|oe}]                                                                                                                                                                                                       ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:880 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[6].b|cal_oct.obuf_bar|oe}]                                                                                                                                                                                                       ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:880 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[7].b|cal_oct.obuf_bar|oe}]                                                                                                                                                                                                       ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:880 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[8].b|cal_oct.obuf_bar|oe}]                                                                                                                                                                                                       ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:880 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -from [get_keepers {{emif_hps_mem_mem_dqs[0]} {emif_hps_mem_mem_dqs[1]} {emif_hps_mem_mem_dqs[2]} {emif_hps_mem_mem_dqs[3]} {emif_hps_mem_mem_dqs[4]} {emif_hps_mem_mem_dqs[5]} {emif_hps_mem_mem_dqs[6]} {emif_hps_mem_mem_dqs[7]} {emif_hps_mem_mem_dqs[8]}}]                                                                          ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:906 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -from [get_keepers {{emif_hps_mem_mem_dqs_n[0]} {emif_hps_mem_mem_dqs_n[1]} {emif_hps_mem_mem_dqs_n[2]} {emif_hps_mem_mem_dqs_n[3]} {emif_hps_mem_mem_dqs_n[4]} {emif_hps_mem_mem_dqs_n[5]} {emif_hps_mem_mem_dqs_n[6]} {emif_hps_mem_mem_dqs_n[7]} {emif_hps_mem_mem_dqs_n[8]}}]                                                        ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:908 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -from [get_keepers {{emif_hps_mem_mem_reset_n[0]} {emif_hps_mem_mem_alert_n[0]}}]                                                                                                                                                                                                                                                        ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:921 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_min_delay -from [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|*amm_c2p_ufi_i|*ufi_read_reg}] -to [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|*phy_reg*}] -0.200                                                                                        ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:708 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[4].b|cal_oct.obuf|oe}]                                                                                                                                                                                                             ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_min_delay -from [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|*phy_reg*}] -to [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|*amm_p2c_ufi_i|*ufi_write_reg}] -0.200                                                                                       ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:714 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_min_delay -from [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|*mmr_c2p_ufi_i|*ufi_read_reg}] -to [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|*phy_reg*}] -0.200                                                                                        ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:720 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_min_delay -from [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|*phy_reg*}] -to [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|*mmr_p2c_ufi_i|*ufi_write_reg}] -0.200                                                                                       ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:726 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_min_delay -from [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|*sideband_c2p_ufi_i|*ufi_read_reg}] -to [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|*phy_reg*}] -0.200                                                                                   ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:768 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_min_delay -from [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|*phy_reg*}] -to [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|*sideband_p2c_ufi_i|*ufi_write_reg}] -0.200                                                                                  ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:774 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -from [get_ports {emac1_phy_irq}]                                                                                                                                                                                                                                                                                                        ; ghrd_timing.sdc:46                                         ; Exception contains errors and will not be analyzed. Verify that the assignment is entered correctly. ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[5].b|cal_oct.obuf|oe}]                                                                                                                                                                                                             ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[6].b|cal_oct.obuf|oe}]                                                                                                                                                                                                             ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[7].b|cal_oct.obuf|oe}]                                                                                                                                                                                                             ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[8].b|cal_oct.obuf|oe}]                                                                                                                                                                                                             ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[9].b|cal_oct.obuf|oe}]                                                                                                                                                                                                             ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -from [get_ports {fpga_led_pio[1]}]                                                                                                                                                                                                                                                                                                      ; ghrd_timing.sdc:34                                         ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[10].b|cal_oct.obuf|oe}]                                                                                                                                                                                                            ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[11].b|cal_oct.obuf|oe}]                                                                                                                                                                                                            ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[12].b|cal_oct.obuf|oe}]                                                                                                                                                                                                            ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[13].b|cal_oct.obuf|oe}]                                                                                                                                                                                                            ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[14].b|cal_oct.obuf|oe}]                                                                                                                                                                                                            ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[15].b|cal_oct.obuf|oe}]                                                                                                                                                                                                            ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[16].b|cal_oct.obuf|oe}]                                                                                                                                                                                                            ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_act_n.inst[0].b|cal_oct.obuf|oe}]                                                                                                                                                                                                         ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_ba.inst[0].b|cal_oct.obuf|oe}]                                                                                                                                                                                                            ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_ba.inst[1].b|cal_oct.obuf|oe}]                                                                                                                                                                                                            ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -from [get_ports {fpga_led_pio[2]}]                                                                                                                                                                                                                                                                                                      ; ghrd_timing.sdc:35                                         ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_bg.inst[0].b|cal_oct.obuf|oe}]                                                                                                                                                                                                            ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_cke.inst[0].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_cs_n.inst[0].b|cal_oct.obuf|oe}]                                                                                                                                                                                                          ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_odt.inst[0].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_par.inst[0].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_reset_n.inst[0].b|no_oct.obuf|oe}]                                                                                                                                                                                                        ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_ck.inst[0].b|cal_oct.obuf_bar|oe}]                                                                                                                                                                                                        ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:847 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[0].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[1].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[2].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -from [get_ports {fpga_led_pio[3]}]                                                                                                                                                                                                                                                                                                      ; ghrd_timing.sdc:36                                         ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[3].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[4].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[5].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[6].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[7].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[8].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[0].b|cal_oct.obuf|oe}]                                                                                                                                                                                                            ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[1].b|cal_oct.obuf|oe}]                                                                                                                                                                                                            ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[2].b|cal_oct.obuf|oe}]                                                                                                                                                                                                            ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[3].b|cal_oct.obuf|oe}]                                                                                                                                                                                                            ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -to [get_pins {soc_inst|subsys_sgmii_emac1|gmii_sgmii_adapter_0|altera_gmii_to_sgmii_adapter_inst|u_reset_blk|u_mac_rst_rx_pcs|din_sync_*|clrn}]                                                                                                                                                                                         ; altera_gmii_to_sgmii_adapter_agilex.sdc:65 (from IP)       ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[4].b|cal_oct.obuf|oe}]                                                                                                                                                                                                            ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[5].b|cal_oct.obuf|oe}]                                                                                                                                                                                                            ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[6].b|cal_oct.obuf|oe}]                                                                                                                                                                                                            ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[7].b|cal_oct.obuf|oe}]                                                                                                                                                                                                            ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[8].b|cal_oct.obuf|oe}]                                                                                                                                                                                                            ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[9].b|cal_oct.obuf|oe}]                                                                                                                                                                                                            ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[10].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[11].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[12].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[13].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -from [get_pins {soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|iopll|tennm_pll|loaden[0]}]                                                                                                                                                                                                                                   ; eth_tse_0_intel_lvds_core10_191_vvutosq.sdc:193 (from IP)  ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[14].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[15].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[16].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[17].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[18].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[19].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[20].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[21].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[22].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[23].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -from [get_keepers {soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core|arch_inst|rx_channels[*].soft_cdr.serdes_dpa_inst~dpa_reg}] -to [get_keepers {soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core|arch_inst|rx_channels[0].soft_cdr.rx_dpa_locked_sync_inst|sync_inst|din_s1}] ; eth_tse_0_intel_lvds_core10_191_4tqn4ji.sdc:268 (from IP)  ; Exception is fully overridden                                                                        ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[24].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[25].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[26].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[27].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[28].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[29].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[30].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[31].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[32].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[33].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins -compatibility_mode {soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core|arch_inst|rx_channels[*].soft_cdr.serdes_dpa_inst|bslipcntl}]                                                                                                                                                       ; sdc_util.tcl:658                                           ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[34].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[35].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[36].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[37].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[38].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[39].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[40].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[41].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[42].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[43].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_ck.inst[0].b|cal_oct.obuf|oe}]                                                                                                                                                                                                            ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[44].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[45].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[46].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[47].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[48].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[49].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[50].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[51].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[52].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[53].b|cal_oct.obuf|oe}]                                                                                                                                                                                                           ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------+


Status:		FAIL
Severity:		Medium
Number of violations: 	6
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20021 - Partial Min-Max Delay Assignment                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------------+--------+
; Assignment                                                                                                                                                                                                                                      ; Reason                                                   ; Location                                                   ; Waived ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------------+--------+
; -from [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|*phy_reg*}]  -to [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|*ecc_p2c_ufi_i|*ufi_write_reg}]   ; Min delay for this path exists but no max delay was set. ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:750 (from IP) ;        ;
; -from [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|*phy_reg*}]  -to [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|*lane_p2c_ufi_i|*ufi_write_reg}]  ; Min delay for this path exists but no max delay was set. ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:762 (from IP) ;        ;
; -from [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|*seq_c2p_ufi_i|*ufi_read_reg}]  -to [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|*hmc_reg*}]    ; Min delay for this path exists but no max delay was set. ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:732 (from IP) ;        ;
; -from [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|*hmc_reg*}]  -to [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|*seq_p2c_ufi_i|*ufi_write_reg}]   ; Min delay for this path exists but no max delay was set. ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:738 (from IP) ;        ;
; -from [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|*ecc_c2p_ufi_i|*ufi_read_reg}]  -to [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|*phy_reg*}]    ; Min delay for this path exists but no max delay was set. ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:744 (from IP) ;        ;
; -from [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|*lane_c2p_ufi_i|*ufi_read_reg}]  -to [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|*phy_reg*}]   ; Min delay for this path exists but no max delay was set. ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:756 (from IP) ;        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------------+--------+


Status:		FAIL
Severity:		Medium
Number of violations: 	1
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------------------------------------+
; TMC-20026 - Empty Collection Due To Unmatched Filter                              ;
+-------------------------+---------------------------+--------------------+--------+
; Empty Collection Filter ; SDC Command               ; Location           ; Waived ;
+-------------------------+---------------------------+--------------------+--------+
; emac1_phy_irq           ; get_ports {emac1_phy_irq} ; ghrd_timing.sdc:46 ;        ;
+-------------------------+---------------------------+--------------------+--------+


Status:		FAIL
Severity:		Low
Number of violations: 	3
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLK-30032 - Improper Clock Targets                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------------------------+--------+
; Assignment                                                                                                      ; Reason                                                 ; Location                                                                ; Waived ;
+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------------------------+--------+
; [get_nodes { auto_fab*|*|*sdm_gpo_out_user_reset~internal_ctrl_clock }]                                         ; Target contains node other than top level input ports. ; altera_s10_user_rst_clkgate_fm.sdc:20 (from IP)                         ;        ;
; [get_nodes {soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~l4_mp_clk}]           ; Target contains node other than top level input ports. ; agilex_hps_intel_agilex_interface_generator_191_lsv6t5y.sdc:2 (from IP) ;        ;
; [get_nodes {soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~emac1_gmii_txclk_cm}] ; Target contains node other than top level input ports. ; agilex_hps_intel_agilex_interface_generator_191_lsv6t5y.sdc:6 (from IP) ;        ;
+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------------------------+--------+


Status:		FAIL
Severity:		Low
Number of violations: 	2
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20020 - Invalid Multicycle Assignment                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------------------------------------+--------+
; Assignment                                                                                                                                                                                                                                                                                                               ; Reason                                                                   ; Location                                                  ; Waived ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------------------------------------+--------+
; -from [get_keepers {soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_tx_0|core|arch_inst|tx_channels[*].tx.ser[*].txin_ufi~ufi_read_reg}] -to [get_keepers {soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_tx_0|core|arch_inst|tx_channels[*].tx.serdes_dpa_inst~tx_internal_reg}] ; Setup multicycle for this path is equal to or less than hold multicycle. ; eth_tse_0_intel_lvds_core10_191_vvutosq.sdc:260 (from IP) ;        ;
; -from [get_keepers {soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_tx_0|core|arch_inst*ufi_write_reg}] -to [get_keepers {soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_tx_0|core|arch_inst*ufi_read_reg}]                                                                       ; Setup multicycle for this path is equal to or less than hold multicycle. ; eth_tse_0_intel_lvds_core10_191_vvutosq.sdc:261 (from IP) ;        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------------------------------------+--------+


Status:		FAIL
Severity:		Low
Number of violations: 	1
Rule Parameters:      	
		max_violations = 5000
		max_stage_adjustment = -1
		min_width = 16
		min_depth = 3
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FLP-40006 - Pipelining Registers That Might Be Recoverable                                                                                                                        ;
+----------------------------------------------------------------------+-----------------------------------------+---------------------------------------------+-----------+--------+
; Bus Name                                                             ; Recommended Pipelining Stage Adjustment ; Minimum Average Slack of One Bit Across Bus ; Bus Width ; Waived ;
+----------------------------------------------------------------------+-----------------------------------------+---------------------------------------------+-----------+--------+
; soc_inst|mm_interconnect_1|agent_pipeline_001|gen_inst[0].core|data1 ; -1                                      ; 9.332                                       ; 19        ;        ;
+----------------------------------------------------------------------+-----------------------------------------+---------------------------------------------+-----------+--------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+----------------------------------------------------------+
; CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized ;
+----------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------------+
; CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+----------------------------------------------------------------+
; CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints ;
+----------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------+
; CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------------------------------+
; CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths ;
+-----------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+---------------------------------------------------------------+
; CDC-50006 - CDC Bus Constructed with Unsynchronized Registers ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------------------------------+
; CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints ;
+--------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------+
; CDC-50011 - Combinational Logic Before Synchronizer Chain ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------+
; CLK-30026 - Missing Clock Assignment ;
+--------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------+
; CLK-30028 - Invalid Generated Clock ;
+-------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------------+
; CLK-30029 - Invalid Clock Assignments ;
+---------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------+
; CLK-30030 - PLL Setting Violation ;
+-----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------+
; CLK-30033 - Invalid Clock Group Assignment ;
+--------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------------------------------+
; CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment ;
+-----------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------+
; CLK-30042 - Incorrect Clock Group Type ;
+----------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------------------------------------------------------+
; RDC-50002 - Reconvergence of Multiple Asynchronous Reset Synchronizers in a Common Reset Domain ;
+-------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+---------------------------------------------------------------+
; RES-50002 - Asynchronous Reset is Insufficiently Synchronized ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------+
; RES-50003 - Asynchronous Reset with Insufficient Constraints ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------+
; RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain ;
+--------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------+
; TMC-20011 - Missing Input Delay Constraint ;
+--------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------+
; TMC-20013 - Partial Input Delay ;
+---------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------+
; TMC-20014 - Partial Output Delay ;
+----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------+
; TMC-20015 - Inconsistent Min-Max Delay ;
+----------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------+
; TMC-20016 - Invalid Reference Pin ;
+-----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------+
; TMC-20017 - Loops Detected ;
+----------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------+
; TMC-20022 - I/O Delay Assignment Missing Parameters ;
+-----------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; TMC-20023 - Invalid Set Net Delay Assignment ;
+----------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------+
; TMC-30041 - Constraint with Invalid Clock Reference ;
+-----------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------------------------+
; CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; CLK-30031 - Input Delay Assigned to Clock ;
+-------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		device_ram_occupation = 80
		low_utilization = 10
+-----------------------------------------------------------+
; FLP-10000 - Physical RAM with Utilization Below Threshold ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------+
; LNT-30023 - Reset Nets with Polarity Conflict ;
+-----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------+
; TMC-20018 - Unsupported Latches Detected ;
+------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------+
; TMC-20024 - Synchronous Data Delay Assignment ;
+-----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------+
; TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------+
; TMC-20201 - Paths Failing Setup Analysis with High Clock Skew ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------+
; TMC-20202 - Paths Failing Setup Analysis with High Logic Delay ;
+----------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------+
; TMC-20203 - Paths Failing Setup Analysis with High Fabric Interconnect Delay ;
+------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------------------+
; TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions ;
+----------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------------+
; TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming ;
+------------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------+
; TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis ;
+------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------------------------------------------+
; TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis ;
+----------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------+
; TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis ;
+------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------+
; TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion ;
+------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------------------------+
; TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold ;
+---------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------------------+
; TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path ;
+---------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+--------------------------------------------------------------------+
; TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock ;
+--------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
		minimum_number_of_adders = 3
+----------------------------------------------------------------------------------------------------+
; TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains ;
+----------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
		minimum_number_of_soft_mult_chains = 2
+----------------------------------------------------------------------------------------------------+
; TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic ;
+----------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------------------------------+
; TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints ;
+-------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------+
; TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data ;
+-------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_pulse_width_slack = 0
+-----------------------------------------------------------------+
; TMC-20219 - DSP Blocks with Restricted Fmax below Required Fmax ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_pulse_width_slack = 0
+-----------------------------------------------------------------+
; TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_pulse_width_slack = 0
+---------------------------------------------------------------------------+
; TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse ;
+---------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_hold_slack = 0
		to_clock_filter = "*"
+--------------------------------------------------------------------------+
; TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path ;
+--------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_hold_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------------+
; TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock ;
+-------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_recovery_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------+
; TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path ;
+------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_recovery_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------+
; TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_removal_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------------+
; TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path ;
+-----------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_removal_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------+
; TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock ;
+----------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------+
; CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains ;
+--------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-------------------------------------------------+
; CDC-50101 - Intra-Clock False Path Synchronizer ;
+-------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------+
; CDC-50102 - Synchronizer after CDC Topology with Control Signal ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------+
; LNT-30010 - Nets Driving both Reset and Clock Enable Signals ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+------------------------------------------------------------+
; RES-50010 - Reset Synchronizer Chains with Constant Output ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-------------------------------------------------------+
; RES-50101 - Intra-Clock False Path Reset Synchronizer ;
+-------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------------------------------------+
; TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint ;
+--------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		avg_dup_fanout = 1000
+-------------------------------------------------------------------------------------------+
; TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication ;
+-------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------+
; TMC-20552 - User Selected Duplication Candidate was Rejected ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_tension = 100000
		minimum_sinks = 2
+-----------------------------------------------------------+
; TMC-20601 - Registers with High Immediate Fan-Out Tension ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_tension = 100000
		ignore_high_fanout_tension = False
		minimum_sinks = 2
+--------------------------------------------------------------+
; TMC-20602 - Registers with High Timing Path Endpoint Tension ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_span = 250
		minimum_sinks = 2
+--------------------------------------------------------+
; TMC-20603 - Registers with High Immediate Fan-Out Span ;
+--------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_span = 250
		ignore_high_fanout_span = False
		minimum_sinks = 2
+-----------------------------------------------------------+
; TMC-20604 - Registers with High Timing Path Endpoint Span ;
+-----------------------------------------------------------+


