#-----------------------------------------------------------
# Vivado v2017.2.1 (64-bit)
# SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
# IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
# Start of session at: Wed Oct 18 17:01:54 2017
# Process ID: 14024
# Current directory: C:/Users/Tayo/Documents/Digital Design/Adder_block
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10500 C:\Users\Tayo\Documents\Digital Design\Adder_block\Adder_block.xpr
# Log file: C:/Users/Tayo/Documents/Digital Design/Adder_block/vivado.log
# Journal file: C:/Users/Tayo/Documents/Digital Design/Adder_block\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Tayo/Desktop/Adder_block' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 872.246 ; gain = 154.715
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Wed Oct 18 17:03:42 2017] Launched impl_1...
Run output will be captured here: C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2.1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Tayo/Documents/Digital Design/Adder_block/.Xil/Vivado-14024-Tayo-PC/dcp1/design_1_wrapper.xdc]
Finished Parsing XDC File [C:/Users/Tayo/Documents/Digital Design/Adder_block/.Xil/Vivado-14024-Tayo-PC/dcp1/design_1_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1053.293 ; gain = 2.004
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1053.293 ; gain = 2.004
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1159.301 ; gain = 287.055
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.2.1
  **** Build date : Aug  9 2017-16:50:22
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A4B9D9A
set_property PROGRAM.FILE {C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/sources_1/bd/design_1/design_1.bd}}]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: design_1_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1839.090 ; gain = 66.523
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_half_adder_0_0' [C:/Users/Tayo/Documents/Digital Design/Adder_block/.Xil/Vivado-14024-Tayo-PC/realtime/design_1_half_adder_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_half_adder_0_0' (1#1) [C:/Users/Tayo/Documents/Digital Design/Adder_block/.Xil/Vivado-14024-Tayo-PC/realtime/design_1_half_adder_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_half_adder_1_0' [C:/Users/Tayo/Documents/Digital Design/Adder_block/.Xil/Vivado-14024-Tayo-PC/realtime/design_1_half_adder_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_half_adder_1_0' (2#1) [C:/Users/Tayo/Documents/Digital Design/Adder_block/.Xil/Vivado-14024-Tayo-PC/realtime/design_1_half_adder_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_half_adder_2_0' [C:/Users/Tayo/Documents/Digital Design/Adder_block/.Xil/Vivado-14024-Tayo-PC/realtime/design_1_half_adder_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_half_adder_2_0' (3#1) [C:/Users/Tayo/Documents/Digital Design/Adder_block/.Xil/Vivado-14024-Tayo-PC/realtime/design_1_half_adder_2_0_stub.v:6]
WARNING: [Synth 8-350] instance 'half_adder_2' of module 'design_1_half_adder_2_0' requires 4 connections, but only 3 given [C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/sources_1/bd/design_1/hdl/design_1.v:58]
INFO: [Synth 8-638] synthesizing module 'design_1_half_adder_3_0' [C:/Users/Tayo/Documents/Digital Design/Adder_block/.Xil/Vivado-14024-Tayo-PC/realtime/design_1_half_adder_3_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_half_adder_3_0' (4#1) [C:/Users/Tayo/Documents/Digital Design/Adder_block/.Xil/Vivado-14024-Tayo-PC/realtime/design_1_half_adder_3_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1' (5#1) [C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (6#1) [C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1868.145 ; gain = 95.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1868.145 ; gain = 95.578
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/sources_1/bd/design_1/ip/design_1_half_adder_0_0/design_1_half_adder_0_0.dcp' for cell 'design_1_i/half_adder_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/sources_1/bd/design_1/ip/design_1_half_adder_1_0/design_1_half_adder_1_0.dcp' for cell 'design_1_i/half_adder_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/sources_1/bd/design_1/ip/design_1_half_adder_2_0/design_1_half_adder_2_0.dcp' for cell 'design_1_i/half_adder_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/sources_1/bd/design_1/ip/design_1_half_adder_3_0/design_1_half_adder_3_0.dcp' for cell 'design_1_i/half_adder_3'
INFO: [Project 1-479] Netlist was created with Vivado 2017.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/constrs_1/new/two_bit_adder.xdc]
Finished Parsing XDC File [C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/constrs_1/new/two_bit_adder.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 4 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1970.379 ; gain = 197.813
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1970.379 ; gain = 198.660
open_bd_design {C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:module_ref:half_adder:1.0 - half_adder_0
Adding cell -- xilinx.com:module_ref:half_adder:1.0 - half_adder_1
Adding cell -- xilinx.com:module_ref:half_adder:1.0 - half_adder_2
Adding cell -- xilinx.com:module_ref:half_adder:1.0 - half_adder_3
Successfully read diagram <design_1> from BD file <C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2016.063 ; gain = 45.684
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 18 17:15:37 2017...
