# Maximum density, Top (north) edge only
# Slot: 0p5x1, Density: max, Edges: top
# Total pads: 15 (signal: 11, power: 2)
#
# Floorplanning
FP_SIZING: absolute
DIE_AREA: [0, 0, 1936, 5122]
CORE_AREA: [130, 130, 1806, 4680]

VERILOG_DEFINES: ['SLOT_0P5X1', 'MAX_IO_CONFIG', 'NUM_BIDIR_PADS_OVERRIDE=11', 'NUM_DVDD_PADS_OVERRIDE=1', 'NUM_DVSS_PADS_OVERRIDE=1']

# PDN configuration for partial padring
# Disable pad connection to prevent ring removal on edges without pads
PDN_CORE_RING_CONNECT_TO_PADS: False

# Pad instances for the padring
PAD_SOUTH: []

PAD_EAST: []

PAD_NORTH: [
    clk_pad,
    rst_n_pad,
    "bidir\\[10\\].pad",
    "bidir\\[9\\].pad",
    "bidir\\[8\\].pad",
    "bidir\\[7\\].pad",
    "bidir\\[6\\].pad",
    "dvdd_pads\\[0\\].pad",
    "bidir\\[5\\].pad",
    "bidir\\[4\\].pad",
    "bidir\\[3\\].pad",
    "dvss_pads\\[0\\].pad",
    "bidir\\[2\\].pad",
    "bidir\\[1\\].pad",
    "bidir\\[0\\].pad"
]

PAD_WEST: []

