// Seed: 1262836749
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout supply1 id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_9;
  bit id_10;
  logic [7:0] id_11;
  ;
  wire id_12;
  always @(id_4 or 1) begin : LABEL_0
    id_10 <= id_10;
  end
  assign id_4 = -1;
  always @(posedge 1 or posedge id_9 - id_11[1]) $clog2(20);
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd54
) (
    input tri1 _id_0
);
  logic [id_0 : 1 'b0] id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
