/* VM configuration file */
{
	version: 1,
	machine: "riscv32",
	memory_size: 1024,
	bios: "bbl32.bin",
	cmdline: "console=hvc0 root=/dev/vda rw",
	drive0: { file: "riscv32.img" },
	eth0: { driver: "user" },

	/* General Core Stats */
	core_name: "default-riscv-core",
	num_cpu_stages: 5,
	tlb_size: 32,
          
	/* Trace and Logging Options */
	sim_trace_file: "",   
	sim_trace_ins_text: 0,         
	sim_stats_file: "simstats.csv",

	/* FU Latencies */
	num_alu_stages: 1,
	alu_stage_latency: "1",

	num_mul_stages: 1, 
	mul_stage_latency: "1",

	num_div_stages: 1,
	div_stage_latency: "1",

	num_fpu_alu_stages: 2,
	fpu_alu_stage_latency: "2:2",

	num_fpu_fma_stages: 2,
	fpu_fma_stage_latency: "3:3",

	/* BPU  */
	enable_bpu: 1,
	btb_size: 6,
	btb_ways: 2,
	ras_size: 2,
	bpu_type: "bimodal",
	bpu_ght_size: 0,
	bpu_pht_size: 9,
	bpu_history_bits: 2,
	enable_btb_rand_evict: 1,
	bpu_aliasing_func: "and",

	/* L1 Caches */
	enable_l1_caches: 1,

	icache: { 
		probe_latency: 1,
		size: 32,
		ways: 8,
		eviction: 1, /* 0 - Random, 1 - LRU */			
	},

	dcache: { 
		probe_latency: 1,
		size: 32,
		ways: 8,
		eviction: 1, /* 0 - Random, 1 - LRU */			
	},

	/* L2 Caches */
	enable_l2_cache: 1,

	l2_shared_cache: { 
		probe_latency: 3,
		size: 512,
		ways: 16,
		eviction: 1, /* 0 - Random, 1 - LRU */			
	},

	/* Parameters shared by all the caches */
	cache_read_allocate_policy: 0,	/* 0 - ReadAllocate, 1 - ReadNoAllocate */
	cache_write_allocate_policy: 0,	/* 0 - WriteAllocate, 1 - WriteNoAllocate */
	cache_write_policy: 0, 		/* 0 - Writeback, 1 - WriteThrough */
	words_per_cache_line: 8,

	/* DRAMSim2 Config Options */
	enable_dramsim: 1,
	dramsim: {
		device_ini_file: "dramsim2-ini-files/DDR2_micron_16M_8b_x8_sg3E.ini",
		system_ini_file: "dramsim2-system.ini",
	},

	mem_access_latency: 1, /* Not used if DRAMSim2 is enabled */
}