module mux_4 (
    input s0,
    input s1,
    input in[4],
    output out
  ) {

  always {
    case(c{s1,s0}){
      b00 : out = in[0];
      b01 : out = in[1];
      b10 : out = in[2];
      b11 : out = in[3];
      default: out = 0;
    }
  }
}
