#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Oct 30 00:19:35 2019
# Process ID: 21716
# Current directory: /home/svg-hka/aurora_rtds/aurora_rtds.runs/impl_1
# Command line: vivado -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: /home/svg-hka/aurora_rtds/aurora_rtds.runs/impl_1/top.vdi
# Journal file: /home/svg-hka/aurora_rtds/aurora_rtds.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: link_design -top top -part xc7vx485tffg1761-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/svg-hka/aurora_rtds/aurora_rtds.runs/impl_1/.Xil/Vivado-21716-acs-vm-ubuntu-xilinx/aurora_8b10b_0/aurora_8b10b_0.dcp' for cell 'aurora_0'
INFO: [Project 1-454] Reading design checkpoint '/home/svg-hka/aurora_rtds/aurora_rtds.runs/impl_1/.Xil/Vivado-21716-acs-vm-ubuntu-xilinx/clk_wiz_mmcm/clk_wiz_mmcm.dcp' for cell 'clk_wiz_mmcm_0'
INFO: [Project 1-454] Reading design checkpoint '/home/svg-hka/aurora_rtds/aurora_rtds.runs/impl_1/.Xil/Vivado-21716-acs-vm-ubuntu-xilinx/fifo_loop/fifo_loop.dcp' for cell 'fifo_loop_0'
INFO: [Project 1-454] Reading design checkpoint '/home/svg-hka/aurora_rtds/aurora_rtds.runs/impl_1/.Xil/Vivado-21716-acs-vm-ubuntu-xilinx/ila_0/ila_0.dcp' for cell 'ila_0'
INFO: [Netlist 29-17] Analyzing 232 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. clk_wiz_mmcm_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz_mmcm_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Chipscope 16-324] Core: ila_0 UUID: d7f66bbc-6204-5aea-8c9b-20b797086963 
Parsing XDC File [/home/svg-hka/aurora_rtds/aurora_rtds.srcs/sources_1/ip/clk_wiz_mmcm/clk_wiz_mmcm_board.xdc] for cell 'clk_wiz_mmcm_0/inst'
Finished Parsing XDC File [/home/svg-hka/aurora_rtds/aurora_rtds.srcs/sources_1/ip/clk_wiz_mmcm/clk_wiz_mmcm_board.xdc] for cell 'clk_wiz_mmcm_0/inst'
Parsing XDC File [/home/svg-hka/aurora_rtds/aurora_rtds.srcs/sources_1/ip/clk_wiz_mmcm/clk_wiz_mmcm.xdc] for cell 'clk_wiz_mmcm_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/svg-hka/aurora_rtds/aurora_rtds.srcs/sources_1/ip/clk_wiz_mmcm/clk_wiz_mmcm.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/svg-hka/aurora_rtds/aurora_rtds.srcs/sources_1/ip/clk_wiz_mmcm/clk_wiz_mmcm.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2440.832 ; gain = 634.844 ; free physical = 17687 ; free virtual = 56264
Finished Parsing XDC File [/home/svg-hka/aurora_rtds/aurora_rtds.srcs/sources_1/ip/clk_wiz_mmcm/clk_wiz_mmcm.xdc] for cell 'clk_wiz_mmcm_0/inst'
Parsing XDC File [/home/svg-hka/aurora_rtds/aurora_rtds.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0.xdc] for cell 'aurora_0/inst'
Finished Parsing XDC File [/home/svg-hka/aurora_rtds/aurora_rtds.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0.xdc] for cell 'aurora_0/inst'
Parsing XDC File [/home/svg-hka/aurora_rtds/aurora_rtds.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_0/inst'
Finished Parsing XDC File [/home/svg-hka/aurora_rtds/aurora_rtds.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_0/inst'
Parsing XDC File [/home/svg-hka/aurora_rtds/aurora_rtds.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Finished Parsing XDC File [/home/svg-hka/aurora_rtds/aurora_rtds.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Parsing XDC File [/home/svg-hka/aurora_rtds/aurora_rtds.srcs/sources_1/ip/fifo_loop/fifo_loop.xdc] for cell 'fifo_loop_0/U0'
Finished Parsing XDC File [/home/svg-hka/aurora_rtds/aurora_rtds.srcs/sources_1/ip/fifo_loop/fifo_loop.xdc] for cell 'fifo_loop_0/U0'
Parsing XDC File [/home/svg-hka/aurora_rtds/aurora_rtds.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [/home/svg-hka/aurora_rtds/aurora_rtds.srcs/constrs_1/new/top.xdc]
Parsing XDC File [/home/svg-hka/aurora_rtds/aurora_rtds.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0_clocks.xdc] for cell 'aurora_0/inst'
Finished Parsing XDC File [/home/svg-hka/aurora_rtds/aurora_rtds.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0_clocks.xdc] for cell 'aurora_0/inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'fifo_loop_0/U0/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'fifo_loop_0/U0/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'fifo_loop_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'fifo_loop_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2442.832 ; gain = 0.000 ; free physical = 17689 ; free virtual = 56267
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 72 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 72 instances

14 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2442.832 ; gain = 1072.684 ; free physical = 17689 ; free virtual = 56267
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2019.04' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2514.867 ; gain = 64.031 ; free physical = 17680 ; free virtual = 56257

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 102bbd9f3

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2514.867 ; gain = 0.000 ; free physical = 17676 ; free virtual = 56253

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "7ef383f3ca254eac".
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2581.914 ; gain = 0.000 ; free physical = 17590 ; free virtual = 56172
Phase 1 Generate And Synthesize Debug Cores | Checksum: a50c8beb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2581.914 ; gain = 19.062 ; free physical = 17590 ; free virtual = 56172

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 18 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: b1de2af7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2581.914 ; gain = 19.062 ; free physical = 17593 ; free virtual = 56175
INFO: [Opt 31-389] Phase Retarget created 5 cells and removed 443 cells
INFO: [Opt 31-1021] In phase Retarget, 223 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1145e2d87

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2581.914 ; gain = 19.062 ; free physical = 17592 ; free virtual = 56174
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 33 cells
INFO: [Opt 31-1021] In phase Constant propagation, 179 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: c3866a5c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2581.914 ; gain = 19.062 ; free physical = 17592 ; free virtual = 56174
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 125 cells
INFO: [Opt 31-1021] In phase Sweep, 983 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2_BUFG_inst to drive 0 load(s) on clock net clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 190592deb

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2581.914 ; gain = 19.062 ; free physical = 17592 ; free virtual = 56174
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 20c5ab124

Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2581.914 ; gain = 19.062 ; free physical = 17591 ; free virtual = 56173
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 11e173bdc

Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2581.914 ; gain = 19.062 ; free physical = 17591 ; free virtual = 56173
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 72 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               5  |             443  |                                            223  |
|  Constant propagation         |               0  |              33  |                                            179  |
|  Sweep                        |               0  |             125  |                                            983  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             72  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2581.914 ; gain = 0.000 ; free physical = 17591 ; free virtual = 56173
Ending Logic Optimization Task | Checksum: 12fe45859

Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2581.914 ; gain = 19.062 ; free physical = 17591 ; free virtual = 56173

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.686 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 39 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 62 newly gated: 1 Total Ports: 78
Ending PowerOpt Patch Enables Task | Checksum: c4f0f3b8

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2977.145 ; gain = 0.000 ; free physical = 17555 ; free virtual = 56137
Ending Power Optimization Task | Checksum: c4f0f3b8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2977.145 ; gain = 395.230 ; free physical = 17564 ; free virtual = 56146

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1a3b76308

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2977.145 ; gain = 0.000 ; free physical = 17566 ; free virtual = 56148
Ending Final Cleanup Task | Checksum: 1a3b76308

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2977.145 ; gain = 0.000 ; free physical = 17566 ; free virtual = 56148

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2977.145 ; gain = 0.000 ; free physical = 17566 ; free virtual = 56148
Ending Netlist Obfuscation Task | Checksum: 1a3b76308

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2977.145 ; gain = 0.000 ; free physical = 17566 ; free virtual = 56148
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 2977.145 ; gain = 534.312 ; free physical = 17566 ; free virtual = 56148
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2977.145 ; gain = 0.000 ; free physical = 17566 ; free virtual = 56148
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2977.145 ; gain = 0.000 ; free physical = 17561 ; free virtual = 56146
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2977.145 ; gain = 0.000 ; free physical = 17563 ; free virtual = 56148
INFO: [Common 17-1381] The checkpoint '/home/svg-hka/aurora_rtds/aurora_rtds.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/svg-hka/aurora_rtds/aurora_rtds.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2019.04' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2977.145 ; gain = 0.000 ; free physical = 17550 ; free virtual = 56134
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11a1ec3d9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2977.145 ; gain = 0.000 ; free physical = 17550 ; free virtual = 56134
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2977.145 ; gain = 0.000 ; free physical = 17550 ; free virtual = 56134

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1e2d23688

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2977.145 ; gain = 0.000 ; free physical = 17540 ; free virtual = 56124

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 20e77e68d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2977.145 ; gain = 0.000 ; free physical = 17529 ; free virtual = 56113

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 20e77e68d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2977.145 ; gain = 0.000 ; free physical = 17529 ; free virtual = 56113
Phase 1 Placer Initialization | Checksum: 20e77e68d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2977.145 ; gain = 0.000 ; free physical = 17529 ; free virtual = 56113

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 214cabe92

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2977.145 ; gain = 0.000 ; free physical = 17513 ; free virtual = 56097

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2977.145 ; gain = 0.000 ; free physical = 17451 ; free virtual = 56034

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 2451136c7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 2977.145 ; gain = 0.000 ; free physical = 17451 ; free virtual = 56034
Phase 2 Global Placement | Checksum: 1d19f4a1a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 2977.145 ; gain = 0.000 ; free physical = 17453 ; free virtual = 56037

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d19f4a1a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 2977.145 ; gain = 0.000 ; free physical = 17453 ; free virtual = 56037

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 26ff4b9e1

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 2977.145 ; gain = 0.000 ; free physical = 17447 ; free virtual = 56031

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 23335295c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 2977.145 ; gain = 0.000 ; free physical = 17447 ; free virtual = 56031

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 296d46f40

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 2977.145 ; gain = 0.000 ; free physical = 17447 ; free virtual = 56031

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 183a4ffbf

Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 2977.145 ; gain = 0.000 ; free physical = 17438 ; free virtual = 56022

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 25277c0f3

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 2977.145 ; gain = 0.000 ; free physical = 17440 ; free virtual = 56024

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 22ac5b39a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 2977.145 ; gain = 0.000 ; free physical = 17440 ; free virtual = 56024
Phase 3 Detail Placement | Checksum: 22ac5b39a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 2977.145 ; gain = 0.000 ; free physical = 17440 ; free virtual = 56024

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1286e305f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1286e305f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 2977.145 ; gain = 0.000 ; free physical = 17440 ; free virtual = 56024
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.835. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 11f171ed7

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 2977.145 ; gain = 0.000 ; free physical = 17440 ; free virtual = 56024
Phase 4.1 Post Commit Optimization | Checksum: 11f171ed7

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 2977.145 ; gain = 0.000 ; free physical = 17440 ; free virtual = 56024

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11f171ed7

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 2977.145 ; gain = 0.000 ; free physical = 17450 ; free virtual = 56034

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 11f171ed7

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 2977.145 ; gain = 0.000 ; free physical = 17451 ; free virtual = 56035

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2977.145 ; gain = 0.000 ; free physical = 17452 ; free virtual = 56036
Phase 4.4 Final Placement Cleanup | Checksum: 11dbdfbb8

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 2977.145 ; gain = 0.000 ; free physical = 17452 ; free virtual = 56036
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11dbdfbb8

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 2977.145 ; gain = 0.000 ; free physical = 17452 ; free virtual = 56036
Ending Placer Task | Checksum: f6fb9371

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 2977.145 ; gain = 0.000 ; free physical = 17530 ; free virtual = 56114
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 2977.145 ; gain = 0.000 ; free physical = 17530 ; free virtual = 56114
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2977.145 ; gain = 0.000 ; free physical = 17530 ; free virtual = 56114
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2977.145 ; gain = 0.000 ; free physical = 17526 ; free virtual = 56113
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2977.145 ; gain = 0.000 ; free physical = 17518 ; free virtual = 56112
INFO: [Common 17-1381] The checkpoint '/home/svg-hka/aurora_rtds/aurora_rtds.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2977.145 ; gain = 0.000 ; free physical = 17485 ; free virtual = 56073
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2977.145 ; gain = 0.000 ; free physical = 17522 ; free virtual = 56109
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2019.04' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: ced6f4e7 ConstDB: 0 ShapeSum: 28249e8a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 144ff03a6

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 3046.523 ; gain = 69.379 ; free physical = 17172 ; free virtual = 55760
Post Restoration Checksum: NetGraph: ca3cf19b NumContArr: 7ac2120b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 144ff03a6

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 3063.520 ; gain = 86.375 ; free physical = 17142 ; free virtual = 55729

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 144ff03a6

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 3115.191 ; gain = 138.047 ; free physical = 17087 ; free virtual = 55675

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 144ff03a6

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 3115.191 ; gain = 138.047 ; free physical = 17087 ; free virtual = 55675
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 22d0c330e

Time (s): cpu = 00:01:07 ; elapsed = 00:00:43 . Memory (MB): peak = 3206.902 ; gain = 229.758 ; free physical = 17071 ; free virtual = 55658
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.812  | TNS=0.000  | WHS=-0.489 | THS=-413.695|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 24c837eff

Time (s): cpu = 00:01:09 ; elapsed = 00:00:44 . Memory (MB): peak = 3206.902 ; gain = 229.758 ; free physical = 17065 ; free virtual = 55652
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.812  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 25620ec0b

Time (s): cpu = 00:01:09 ; elapsed = 00:00:44 . Memory (MB): peak = 3206.902 ; gain = 229.758 ; free physical = 17065 ; free virtual = 55652
Phase 2 Router Initialization | Checksum: 1e944ff10

Time (s): cpu = 00:01:09 ; elapsed = 00:00:44 . Memory (MB): peak = 3206.902 ; gain = 229.758 ; free physical = 17065 ; free virtual = 55652

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1cae5ee8a

Time (s): cpu = 00:01:14 ; elapsed = 00:00:46 . Memory (MB): peak = 3206.902 ; gain = 229.758 ; free physical = 17058 ; free virtual = 55645

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 331
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.832  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a91ec2c5

Time (s): cpu = 00:01:19 ; elapsed = 00:00:48 . Memory (MB): peak = 3206.902 ; gain = 229.758 ; free physical = 17060 ; free virtual = 55648
Phase 4 Rip-up And Reroute | Checksum: 1a91ec2c5

Time (s): cpu = 00:01:19 ; elapsed = 00:00:48 . Memory (MB): peak = 3206.902 ; gain = 229.758 ; free physical = 17060 ; free virtual = 55648

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1a91ec2c5

Time (s): cpu = 00:01:19 ; elapsed = 00:00:48 . Memory (MB): peak = 3206.902 ; gain = 229.758 ; free physical = 17060 ; free virtual = 55648

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a91ec2c5

Time (s): cpu = 00:01:19 ; elapsed = 00:00:48 . Memory (MB): peak = 3206.902 ; gain = 229.758 ; free physical = 17060 ; free virtual = 55648
Phase 5 Delay and Skew Optimization | Checksum: 1a91ec2c5

Time (s): cpu = 00:01:19 ; elapsed = 00:00:48 . Memory (MB): peak = 3206.902 ; gain = 229.758 ; free physical = 17060 ; free virtual = 55648

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1afde7bb4

Time (s): cpu = 00:01:19 ; elapsed = 00:00:48 . Memory (MB): peak = 3206.902 ; gain = 229.758 ; free physical = 17060 ; free virtual = 55648
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.945  | TNS=0.000  | WHS=-0.079 | THS=-0.381 |

Phase 6.1 Hold Fix Iter | Checksum: 1a155d6c2

Time (s): cpu = 00:01:19 ; elapsed = 00:00:48 . Memory (MB): peak = 3206.902 ; gain = 229.758 ; free physical = 17060 ; free virtual = 55648
Phase 6 Post Hold Fix | Checksum: 1a155d6c2

Time (s): cpu = 00:01:19 ; elapsed = 00:00:48 . Memory (MB): peak = 3206.902 ; gain = 229.758 ; free physical = 17060 ; free virtual = 55647

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.126593 %
  Global Horizontal Routing Utilization  = 0.215312 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a155d6c2

Time (s): cpu = 00:01:20 ; elapsed = 00:00:48 . Memory (MB): peak = 3206.902 ; gain = 229.758 ; free physical = 17058 ; free virtual = 55645

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a155d6c2

Time (s): cpu = 00:01:20 ; elapsed = 00:00:48 . Memory (MB): peak = 3206.902 ; gain = 229.758 ; free physical = 17057 ; free virtual = 55644

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d6f73115

Time (s): cpu = 00:01:20 ; elapsed = 00:00:49 . Memory (MB): peak = 3206.902 ; gain = 229.758 ; free physical = 17056 ; free virtual = 55644
WARNING: [Route 35-426] Router was unable to fix hold violation on unroutable pins. The router cannot add routing detours to improve hold time because the pins are part of one or more of the following unroutable types: partition pins, fixed routes and intra-site connections.
Resolution: Run report_timing_summary to analyze the hold violations.

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 19233797a

Time (s): cpu = 00:01:21 ; elapsed = 00:00:49 . Memory (MB): peak = 3206.902 ; gain = 229.758 ; free physical = 17058 ; free virtual = 55646
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.945  | TNS=0.000  | WHS=-0.079 | THS=-0.381 |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 19233797a

Time (s): cpu = 00:01:21 ; elapsed = 00:00:49 . Memory (MB): peak = 3206.902 ; gain = 229.758 ; free physical = 17058 ; free virtual = 55646
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:21 ; elapsed = 00:00:49 . Memory (MB): peak = 3206.902 ; gain = 229.758 ; free physical = 17137 ; free virtual = 55725

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:24 ; elapsed = 00:00:52 . Memory (MB): peak = 3206.902 ; gain = 229.758 ; free physical = 17137 ; free virtual = 55725
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3206.902 ; gain = 0.000 ; free physical = 17137 ; free virtual = 55725
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3206.902 ; gain = 0.000 ; free physical = 17134 ; free virtual = 55725
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3206.902 ; gain = 0.000 ; free physical = 17123 ; free virtual = 55723
INFO: [Common 17-1381] The checkpoint '/home/svg-hka/aurora_rtds/aurora_rtds.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/svg-hka/aurora_rtds/aurora_rtds.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/svg-hka/aurora_rtds/aurora_rtds.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
113 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force top.bit -raw_bitfile -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2019.04' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 29 net(s) have no routable loads. The problem bus(es) and/or net(s) are fifo_loop_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, fifo_loop_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, fifo_loop_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]... and (the first 15 of 27 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
Writing bitstream ./top.rbt...
Writing bitstream ./top.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
132 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 3601.176 ; gain = 306.230 ; free physical = 16857 ; free virtual = 55652
INFO: [Common 17-206] Exiting Vivado at Wed Oct 30 00:22:42 2019...
