<HTML><HEAD>
<TITLE>ICCR HTML Report</TITLE>
</HEAD><BODY BGCOLOR="#FFFFFF">
<TABLE WIDTH=100%><TR><TD>
<H3>ICCR HTML Report</H3>
</TD><TD><TABLE ALIGN=RIGHT><TR><TD>
Go to <A HREF="#tabfile.1">First Summary Coverage File</A><BR>
Go to <A HREF="#detfile.1">First Detail Coverage File</A>
</TD></TR></TABLE>
</TD></TR></TABLE>
<UL><PRE>
<A NAME="tabfile.1"></A>
</PRE></UL>
<HR SIZE=5 NOSHADE>
<TABLE WIDTH=100%><TR><TD>
<FONT SIZE=+2><B>COVERAGE FILE:</B></FONT></TD>
<TD ALIGN=RIGHT><A NAME="/home/student/Desktop/Timer/cov_work/design/tmr0_cov_test/icc.data_summary"></A>
<FONT SIZE=-1><A HREF="#/home/student/Desktop/Timer/cov_work/design/tmr0_cov_test/icc.data_detail">Go to detail report for this coverage file</A>
</TD></TR><TR><TD ALIGN=RIGHT><FONT SIZE=+1 COLOR=GREEN> /home/student/Desktop/Timer/cov_work/design/tmr0_cov_test/icc.data</FONT></TD></TR></TABLE><PRE><UL>

</UL><TABLE BORDER=0 ALIGN=CENTER WIDTH=100%% BGCOLOR='DARKBLUE'><TR><TH><FONT COLOR='WHITE'>        Coverage Summary Report, Module-Based
B = Block, BR = Branch, E = Expression
ToC(%) = Total coverage percentage
</FONT></TH></TR></TABLE><UL>
<TABLE BORDER=2 ALIGN=CENTER><TR><TD><B>Coverage data sorted by:</B>  Block Expression <BR><B>Coverage data sorted using:</B> coverage percentages

</TH></TR></TABLE>
ToC(%)  B(%)              E(%)              Name
------------------------------------------------
0        -- (0/0)          -- (0/0)         top_timer2
0        -- (0/0)          -- (0/0)         top_timers
0         0 (0/41)          0 (0/20)        timers_timer2_acg
0         0 (0/14)          0 (0/2)         timers_timer2_pdcf
8        16 (3/18)          0 (0/17)        timers_timer2_pdf
14       23 (9/38)          5 (2/39)        timer1
66       66 (2/3)          -- (0/0)         control_clk
100     100 (3/3)          -- (0/0)         timer0_tb
100     100 (38/38)       100 (39/39)       timer0

</PRE></UL>
<HR SIZE=5 NOSHADE>
<TABLE WIDTH=100%><TR><TD>
<FONT SIZE=+2><B>COVERAGE FILE:</B></FONT></TD>
<TD ALIGN=RIGHT><A NAME="/home/student/Desktop/Timer/cov_work/design/tmr1_cov_test/icc.data_summary"></A>
<FONT SIZE=-1><A HREF="#/home/student/Desktop/Timer/cov_work/design/tmr1_cov_test/icc.data_detail">Go to detail report for this coverage file</A>
</TD></TR><TR><TD ALIGN=RIGHT><FONT SIZE=+1 COLOR=GREEN> /home/student/Desktop/Timer/cov_work/design/tmr1_cov_test/icc.data</FONT></TD></TR></TABLE><PRE><UL>

</UL><TABLE BORDER=0 ALIGN=CENTER WIDTH=100%% BGCOLOR='DARKBLUE'><TR><TH><FONT COLOR='WHITE'>        Coverage Summary Report, Module-Based
B = Block, BR = Branch, E = Expression
ToC(%) = Total coverage percentage
</FONT></TH></TR></TABLE><UL>
<TABLE BORDER=2 ALIGN=CENTER><TR><TD><B>Coverage data sorted by:</B>  Block Expression <BR><B>Coverage data sorted using:</B> coverage percentages

</TH></TR></TABLE>
ToC(%)  B(%)              E(%)              Name
------------------------------------------------
0        -- (0/0)          -- (0/0)         top_timer2
0        -- (0/0)          -- (0/0)         top_timers
0         0 (0/41)          0 (0/20)        timers_timer2_acg
0         0 (0/14)          0 (0/2)         timers_timer2_pdcf
8        16 (3/18)          0 (0/17)        timers_timer2_pdf
14       23 (9/38)          5 (2/39)        timer0
66       66 (2/3)          -- (0/0)         control_clk
100     100 (3/3)          -- (0/0)         timer0_tb
100     100 (38/38)       100 (39/39)       timer1

</PRE></UL>
<HR SIZE=5 NOSHADE>
<TABLE WIDTH=100%><TR><TD>
<FONT SIZE=+2><B>COVERAGE FILE:</B></FONT></TD>
<TD ALIGN=RIGHT><A NAME="/home/student/Desktop/Timer/cov_work/design/tap_test_merge/icc.data_summary"></A>
<FONT SIZE=-1><A HREF="#/home/student/Desktop/Timer/cov_work/design/tap_test_merge/icc.data_detail">Go to detail report for this coverage file</A>
</TD></TR><TR><TD ALIGN=RIGHT><FONT SIZE=+1 COLOR=GREEN> /home/student/Desktop/Timer/cov_work/design/tap_test_merge/icc.data</FONT></TD></TR></TABLE><PRE><UL>

</UL><TABLE BORDER=0 ALIGN=CENTER WIDTH=100%% BGCOLOR='DARKBLUE'><TR><TH><FONT COLOR='WHITE'>        Coverage Summary Report, Module-Based
B = Block, BR = Branch, E = Expression
ToC(%) = Total coverage percentage
</FONT></TH></TR></TABLE><UL>
<TABLE BORDER=2 ALIGN=CENTER><TR><TD><B>Coverage data sorted by:</B>  Block Expression <BR><B>Coverage data sorted using:</B> coverage percentages

</TH></TR></TABLE>
ToC(%)  B(%)              E(%)              Name
------------------------------------------------
0        -- (0/0)          -- (0/0)         top_timer2
0        -- (0/0)          -- (0/0)         top_timers
0         0 (0/41)          0 (0/20)        timers_timer2_acg
0         0 (0/14)          0 (0/2)         timers_timer2_pdcf
8        16 (3/18)          0 (0/17)        timers_timer2_pdf
66       66 (2/3)          -- (0/0)         control_clk
100     100 (3/3)          -- (0/0)         timer0_tb
100     100 (38/38)       100 (39/39)       timer1
100     100 (38/38)       100 (39/39)       timer0

<A NAME="detfile.1"></A>
</PRE></UL>
<HR SIZE=5 NOSHADE>
<TABLE WIDTH=100%><TR><TD>
<FONT SIZE=+2><B>COVERAGE FILE:</B></FONT></TD>
<TD ALIGN=RIGHT><A NAME="/home/student/Desktop/Timer/cov_work/design/tmr0_cov_test/icc.data_detail"></A>
<FONT SIZE=-1><A HREF="#/home/student/Desktop/Timer/cov_work/design/tmr0_cov_test/icc.data_summary">Go to summary report for this coverage file</A>
</TD></TR><TR><TD ALIGN=RIGHT><FONT SIZE=+1 COLOR=GREEN> /home/student/Desktop/Timer/cov_work/design/tmr0_cov_test/icc.data</FONT></TD></TR></TABLE><PRE><UL>

</UL><TABLE BORDER=0 ALIGN=CENTER WIDTH=100% BGCOLOR='DARKBLUE'><TR><TH><FONT COLOR='WHITE'>        All Block Detail Report, Module/Entity-Based
</FONT></TH></TR></TABLE><UL>


<TABLE BORDER=1 ALIGN=CENTER><TR><TD>
        <B>Module/Entity name:</B> timer0_tb<BR>
        <B>File name:</B> /home/student/Desktop/Timer/rtl_t0/tmr0_tb.v<BR>
        <B>Number of covered blocks:</B> 3 of 3<BR>
        <B>Number of blocks marked COV:</B> 0<BR>
        <B>Number of blocks marked IGN:</B> 0<BR>

</TD></TR></TABLE>
 cnt  block line number             line origin description
-----------------------------------------------------------------------
   1     153                           153   begin
   1     156                           156   #(PERIOD/2)			;
   1     158                           158   #(PERIOD/2)			;


<TABLE BORDER=1 ALIGN=CENTER><TR><TD>
        <B>Module/Entity name:</B> timer0<BR>
        <B>File name:</B> /home/student/EMC08/digital_A/timers/design/rtl_v/timer0.v<BR>
        <B>Number of covered blocks:</B> 38 of 38<BR>
        <B>Number of blocks marked COV:</B> 0<BR>
        <B>Number of blocks marked IGN:</B> 0<BR>

</TD></TR></TABLE>
 cnt  block line number             line origin description
-----------------------------------------------------------------------
   1      71                            71   begin
   1      73     true part of           72   if ( !timers_reset_i_b )
   1      75     true part of           74   if(!timers_sfr_tmod_m0t0_i && !timers_sfr_tmod_m1t0_i)
   1      87     false part of          74   if(!timers_sfr_tmod_m0t0_i && !timers_sfr_tmod_m1t0_i)
   1     100     false part of          72   if ( !timers_reset_i_b )
   1     107     true part of          106   if(!timers_sfr_tmod_m0t0_i && !timers_sfr_tmod_m1t0_i)
   1     109     true part of          108   if(contador2[24])
   1     113     false part of         108   if(contador2[24])
   1     119     false part of         106   if(!timers_sfr_tmod_m0t0_i && !timers_sfr_tmod_m1t0_i)
   1     121     true part of          120   if(timers_sfr_tmod_m0t0_i && timers_sfr_tmod_m1t0_i)
   1     123     true part of          122   if(!contador2[24])
   1     127     false part of         122   if(!contador2[24])
   1     132     false part of         120   if(timers_sfr_tmod_m0t0_i && timers_sfr_tmod_m1t0_i)
   1     147                           147   begin
   1     149     true part of          148   if(!timers_sfr_tmod_m0t0_i && !timers_sfr_tmod_m1t0_i)
   1     151     true part of          150   if(timers_sfr_tcon_tr0_i == 1'b1)
   1     155     true part of          154   if(timers_sfr_tmod_gate_t0_i == 1'b0)
   1     158     true part of          157   if (contador2[24] == 1'b1)
   1     163     false part of         157   if (contador2[24] == 1'b1)
   1     170     false part of         154   if(timers_sfr_tmod_gate_t0_i == 1'b0)
   1     172     true part of          171   if(timers_int0_i == 1'b1)
   1     175     true part of          174   if (contador2[24] == 1'b1)
   1     180     false part of         174   if (contador2[24] == 1'b1)
   1     187     false part of         171   if(timers_int0_i == 1'b1)
   1     196     false part of         150   if(timers_sfr_tcon_tr0_i == 1'b1)
   1     204     false part of         148   if(!timers_sfr_tmod_m0t0_i && !timers_sfr_tmod_m1t0_i)
   1     206     true part of          205   if(timers_sfr_tmod_m0t0_i && timers_sfr_tmod_m1t0_i)
   1     208     true part of          207   if(timers_sfr_tcon_tr0_i == 1'b1)
   1     212     true part of          211   if(timers_sfr_tmod_gate_t0_i == 1'b0)
   1     215     true part of          214   if (contador2[24] == 1'b0)
   1     220     false part of         214   if (contador2[24] == 1'b0)
   1     227     false part of         211   if(timers_sfr_tmod_gate_t0_i == 1'b0)
   1     229     true part of          228   if(timers_int0_i == 1'b1)
   1     232     true part of          231   if (contador2[24] == 1'b0)
   1     237     false part of         231   if (contador2[24] == 1'b0)
   1     244     false part of         228   if(timers_int0_i == 1'b1)
   1     253     false part of         207   if(timers_sfr_tcon_tr0_i == 1'b1)
   1     261     false part of         205   if(timers_sfr_tmod_m0t0_i && timers_sfr_tmod_m1t0_i)


<TABLE BORDER=1 ALIGN=CENTER><TR><TD>
        <B>Module/Entity name:</B> timer1<BR>
        <B>File name:</B> /home/student/EMC08/digital_A/timers/design/rtl_v/timer1.v<BR>
        <B>Number of covered blocks:</B> 9 of 38<BR>
        <B>Number of blocks marked COV:</B> 0<BR>
        <B>Number of blocks marked IGN:</B> 0<BR>

</TD></TR></TABLE>
 cnt  block line number             line origin description
-----------------------------------------------------------------------
   1      74                            74   begin
   1      76     true part of           75   if ( !timers_reset_i_b )
   0      78     true part of           77   if(!timers_sfr_tmod_m0t1_i && !timers_sfr_tmod_m1t1_i)
   1      90     false part of          77   if(!timers_sfr_tmod_m0t1_i && !timers_sfr_tmod_m1t1_i)
   1     103     false part of          75   if ( !timers_reset_i_b )
   0     110     true part of          109   if(!timers_sfr_tmod_m0t1_i && !timers_sfr_tmod_m1t1_i)
   0     112     true part of          111   if(contador2[24])
   0     116     false part of         111   if(contador2[24])
   1     122     false part of         109   if(!timers_sfr_tmod_m0t1_i && !timers_sfr_tmod_m1t1_i)
   0     124     true part of          123   if(timers_sfr_tmod_m0t1_i && timers_sfr_tmod_m1t1_i)
   0     126     true part of          125   if(!contador2[24])
   0     130     false part of         125   if(!contador2[24])
   1     135     false part of         123   if(timers_sfr_tmod_m0t1_i && timers_sfr_tmod_m1t1_i)
   1     150                           150   begin
   0     152     true part of          151   if(!timers_sfr_tmod_m0t1_i && !timers_sfr_tmod_m1t1_i)
   0     154     true part of          153   if(timers_sfr_tcon_tr1_i == 1'b1)
   0     158     true part of          157   if(timers_sfr_tmod_gate_t1_i == 1'b0)
   0     161     true part of          160   if (contador2[24] == 1'b1)
   0     166     false part of         160   if (contador2[24] == 1'b1)
   0     173     false part of         157   if(timers_sfr_tmod_gate_t1_i == 1'b0)
   0     175     true part of          174   if(timers_int1_i == 1'b1)
   0     178     true part of          177   if (contador2[24] == 1'b1)
   0     183     false part of         177   if (contador2[24] == 1'b1)
   0     190     false part of         174   if(timers_int1_i == 1'b1)
   0     199     false part of         153   if(timers_sfr_tcon_tr1_i == 1'b1)
   1     207     false part of         151   if(!timers_sfr_tmod_m0t1_i && !timers_sfr_tmod_m1t1_i)
   0     209     true part of          208   if(timers_sfr_tmod_m0t1_i && timers_sfr_tmod_m1t1_i)
   0     211     true part of          210   if(timers_sfr_tcon_tr1_i == 1'b1)
   0     215     true part of          214   if(timers_sfr_tmod_gate_t1_i == 1'b0)
   0     218     true part of          217   if (contador2[24] == 1'b0)
   0     223     false part of         217   if (contador2[24] == 1'b0)
   0     230     false part of         214   if(timers_sfr_tmod_gate_t1_i == 1'b0)
   0     232     true part of          231   if(timers_int1_i == 1'b1)
   0     235     true part of          234   if (contador2[24] == 1'b0)
   0     240     false part of         234   if (contador2[24] == 1'b0)
   0     247     false part of         231   if(timers_int1_i == 1'b1)
   0     256     false part of         210   if(timers_sfr_tcon_tr1_i == 1'b1)
   1     264     false part of         208   if(timers_sfr_tmod_m0t1_i && timers_sfr_tmod_m1t1_i)


<TABLE BORDER=1 ALIGN=CENTER><TR><TD>
        <B>Module/Entity name:</B> timers_timer2_pdcf<BR>
        <B>File name:</B> /home/student/EMC08/digital_A/timers/design/rtl_v/timers_timer2_pdcf.v<BR>
        <B>Number of covered blocks:</B> 0 of 14<BR>
        <B>Number of blocks marked COV:</B> 0<BR>
        <B>Number of blocks marked IGN:</B> 0<BR>

</TD></TR></TABLE>
 cnt  block line number             line origin description
-----------------------------------------------------------------------
   0      56                            56   begin
   0      58     true part of           57   if(!timers_timer2_pdcf_reset_i_b) 
   0      63     false part of          57   if(!timers_timer2_pdcf_reset_i_b) 
   0      72                            72   begin
   0      79                            79   begin
   0      81     a case item of         80   case (selector)
   0      85     a case item of         80   case (selector)
   0      89     a case item of         80   case (selector)
   0      93     a case item of         80   case (selector)
   0      97     a case item of         80   case (selector)
   0     101     a case item of         80   case (selector)
   0     105     a case item of         80   case (selector)
   0     109     a case item of         80   case (selector)
   0      80  *  implicit default:      80   case (selector)


<TABLE BORDER=1 ALIGN=CENTER><TR><TD>
        <B>Module/Entity name:</B> timers_timer2_pdf<BR>
        <B>File name:</B> /home/student/EMC08/digital_A/timers/design/rtl_v/timers_timer2_pdf.v<BR>
        <B>Number of covered blocks:</B> 3 of 18<BR>
        <B>Number of blocks marked COV:</B> 0<BR>
        <B>Number of blocks marked IGN:</B> 0<BR>

</TD></TR></TABLE>
 cnt  block line number             line origin description
-----------------------------------------------------------------------
   0      60                            60   begin
   0      62     true part of           61   if (!timers_timer2_reset_i)
   0      70     false part of          61   if (!timers_timer2_reset_i)
   0      75     true part of           74   if(timers_timer2_pdf_enable_i)
   0      81     false part of          74   if(timers_timer2_pdf_enable_i)
   0      85                            85   q_flop <= timers_timer2_pht_o         ; // output flop
   0      90     true part of           89   if (timers_sfr_tcon2_edsel_i)
   0      94     false part of          89   if (timers_sfr_tcon2_edsel_i)
   0     103                           103   begin
   1     110                           110   begin
   0     113     true part of          112   if(timers_sfr_tcon2_dfsel_i) // Digital filter sampling selection
   0     115     true part of          114   if(pdf_2sample[0] && pdf_2sample[1])
   0     118     true part of          117   if(pdf_2sample[1] && pdf_2sample[2])
   0     124     false part of         117   if(pdf_2sample[1] && pdf_2sample[2])
   0     130     false part of         114   if(pdf_2sample[0] && pdf_2sample[1])
   1     135     false part of         112   if(timers_sfr_tcon2_dfsel_i) // Digital filter sampling selection
   0     138     true part of          137   if(pdf_2sample[0] && pdf_2sample[1])
   1     142     false part of         137   if(pdf_2sample[0] && pdf_2sample[1])


<TABLE BORDER=1 ALIGN=CENTER><TR><TD>
        <B>Module/Entity name:</B> timers_timer2_acg<BR>
        <B>File name:</B> /home/student/EMC08/digital_A/timers/design/rtl_v/timers_timer2_acg.v<BR>
        <B>Number of covered blocks:</B> 0 of 41<BR>
        <B>Number of blocks marked COV:</B> 0<BR>
        <B>Number of blocks marked IGN:</B> 0<BR>

</TD></TR></TABLE>
 cnt  block line number             line origin description
-----------------------------------------------------------------------
   0      74                            74   begin
   0      76     true part of           75   if ( !timers_timer2_acg_reset_i_b )
   0      89     false part of          75   if ( !timers_timer2_acg_reset_i_b )
   0     111                           111   begin
   0     115     a case item of        113   case( state )
   0     118     true part of          117   if(phy_tooth == 1'b0)
   0     120     false part of         117   if(phy_tooth == 1'b0)
   0     123     a case item of        113   case( state )
   0     126     true part of          125   if(angle_clk == 24'd0)
   0     128     false part of         125   if(angle_clk == 24'd0)
   0     131     a case item of        113   case( state )
   0     134     true part of          133   if(ctrl_tooth == 1'b1)
   0     137     false part of         133   if(ctrl_tooth == 1'b1)
   0     140     a case item of        113   case( state )
   0     143     true part of          142   if(ctrl_tooth == 1'b1)
   0     146     false part of         142   if(ctrl_tooth == 1'b1)
   0     149     a case item of        113   case( state )
   0     158                           158   begin
   0     162     a case item of        160   case(state)
   0     170     true part of          169   if(phy_tooth)
   0     175     false part of         169   if(phy_tooth)
   0     181     a case item of        160   case(state)
   0     188     a case item of        160   case(state)
   0     193     true part of          192   if(phy_tooth)
   0     200     false part of         192   if(phy_tooth)
   0     206     a case item of        160   case(state)
   0     209     true part of          208   if(phy_tooth)
   0     216     false part of         208   if(phy_tooth)
   0     160  *  implicit default:     160   case(state)
   0     227                           227   if(state == STATE_DEC)
   0     228     true part of          227   if(state == STATE_DEC)
   0     230     true part of          229   if(!acr_inc)
   0     235     false part of         229   if(!acr_inc)
   0     240     false part of         227   if(state == STATE_DEC)
   0     242     true part of          241   if(state == STATE_INC)
   0     244     true part of          243   if(!acr_inc)
   0     249     false part of         243   if(!acr_inc)
   0     254     false part of         241   if(state == STATE_INC)
   0     259                           259   if(acr_aux2[24] == 1'b1)
   0     260     true part of          259   if(acr_aux2[24] == 1'b1)
   0     267     false part of         259   if(acr_aux2[24] == 1'b1)


<TABLE BORDER=1 ALIGN=CENTER><TR><TD>
        <B>Module/Entity name:</B> control_clk<BR>
        <B>File name:</B> /home/student/EMC08/digital_A/timers/design/rtl_v/control_clk.v<BR>
        <B>Number of covered blocks:</B> 2 of 3<BR>
        <B>Number of blocks marked COV:</B> 0<BR>
        <B>Number of blocks marked IGN:</B> 0<BR>

</TD></TR></TABLE>
 cnt  block line number             line origin description
-----------------------------------------------------------------------
   1      14                            14   begin
   0      16     true part of           15   if(timers_sfr_tcon2_tr2_i)
   1      18     false part of          15   if(timers_sfr_tcon2_tr2_i)

</UL><TABLE BORDER=0 ALIGN=CENTER WIDTH=100% BGCOLOR='DARKBLUE'><TR><TH><FONT COLOR='WHITE'>        All Expression Detail Report, Module/Entity-Based
</FONT></TH></TR></TABLE><UL>
<TABLE BORDER=1><TR><TH>
<FONT SIZE=-1>Coverage Table Legend</FONT></TH></TR><TR><TD>
<FONT SIZE=-1><UL>
<BR>  <B>-</B>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;don't care
<BR>  <B>O</B> (odd), <B>E</B> (even), <B>B</B> (both), <B>X</B> (not scored), <B>V</B> (marked covered),
<BR>  &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<B>I</B> (marked ignore) for parity trees
<BR>  <B>COV</B>&nbsp;&nbsp;&nbsp;&nbsp;Marked covered by user - included in covered and totals
<BR>  <B>IGN</B>&nbsp;&nbsp;&nbsp;&nbsp;Marked ignore by user or through COM - excluded from 
<BR>  &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uncovered and totals
<BR>  <B>CON</B>&nbsp;&nbsp;&nbsp;&nbsp;Impossible expression term as determined by instrumentation
<BR>  &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;due to literal constants - excluded from uncovered and totals
<BR>  <B>rval</B>&nbsp;&nbsp;&nbsp;Resulting value of the expression for coverage purposes given
<BR>  &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;the input values
<BR>  <B>&lt;-n-&gt;</B>&nbsp;&nbsp;Shows the n-th term composition
</UL></FONT></PRE></TD></TR></TABLE>


<TABLE BORDER=1 ALIGN=CENTER><TR><TD>
        <B>Module/Entity name:</B> timer0<BR>
        <B>File name:</B> /home/student/EMC08/digital_A/timers/design/rtl_v/timer0.v<BR>
        <B>Number of covered expressions:</B> 39 of 39<BR>
        <B>Number of expr items marked COV:</B> 0<BR>
        <B>Number of expr items marked IGN:</B> 0<BR>

</TD></TR></TABLE>
Line    Coverage         Expression description
--------------------------------------------------------------------------------
   72 100% (2/2)         if ( !timers_reset_i_b )

            !timers_reset_i_b
           <-------1------->

              hit | <1> 
           ! -----------
                1 |  1  
                1 |  0  

   74 100% (3/3)         if(!timers_sfr_tmod_m0t0_i && !timers_sfr_tmod_m1t0_i)

            ( !timers_sfr_tmod_m0t0_i ) && ( !timers_sfr_tmod_m1t0_i )
             <----------1----------->       <----------2----------->

              hit | rval | <1> <2> 
             ----------------------
                1 |    1 |  0   0  
                1 |    0 |  -   1  
                1 |    0 |  1   -  

  106 100% (3/3)         if(!timers_sfr_tmod_m0t0_i && !timers_sfr_tmod_m1t0_i)

            ( !timers_sfr_tmod_m0t0_i ) && ( !timers_sfr_tmod_m1t0_i )
             <----------1----------->       <----------2----------->

              hit | rval | <1> <2> 
             ----------------------
                1 |    1 |  0   0  
                1 |    0 |  -   1  
                1 |    0 |  1   -  

  120 100% (3/3)         if(timers_sfr_tmod_m0t0_i && timers_sfr_tmod_m1t0_i)

            timers_sfr_tmod_m0t0_i && timers_sfr_tmod_m1t0_i
           <----------1---------->   <-----------2----------->

              hit | <1> <2> 
          && ---------------
                1 |  0   -  
                1 |  -   0  
                1 |  1   1  

  122 100% (2/2)         if(!contador2[24])

            !contador2[24]
           <-----1------>

              hit | <1> 
           ! -----------
                1 |  1  
                1 |  0  

  148 100% (3/3)         if(!timers_sfr_tmod_m0t0_i && !timers_sfr_tmod_m1t0_i)

            ( !timers_sfr_tmod_m0t0_i ) && ( !timers_sfr_tmod_m1t0_i )
             <----------1----------->       <----------2----------->

              hit | rval | <1> <2> 
             ----------------------
                1 |    1 |  0   0  
                1 |    0 |  -   1  
                1 |    0 |  1   -  

  150 100% (2/2)         if(timers_sfr_tcon_tr0_i == 1'b1)

            timers_sfr_tcon_tr0_i == 1'b1
           <---------1---------->   <--2-->

              hit | <1>      <2>      
          == -------------------------
                1 | lhs  ==  rhs
                1 | lhs  !=  rhs

  154 100% (2/2)         if(timers_sfr_tmod_gate_t0_i == 1'b0)

            timers_sfr_tmod_gate_t0_i == 1'b0
           <-----------1------------>   <--2-->

              hit | <1>      <2>      
          == -------------------------
                1 | lhs  ==  rhs
                1 | lhs  !=  rhs

  157 100% (2/2)         if (contador2[24] == 1'b1)

            contador2[24] == 1'b1
           <-----1------>   <--2-->

              hit | <1>      <2>      
          == -------------------------
                1 | lhs  ==  rhs
                1 | lhs  !=  rhs

  171 100% (2/2)         if(timers_int0_i == 1'b1)

            timers_int0_i == 1'b1
           <-----1------>   <--2-->

              hit | <1>      <2>      
          == -------------------------
                1 | lhs  ==  rhs
                1 | lhs  !=  rhs

  174 100% (2/2)         if (contador2[24] == 1'b1)

            contador2[24] == 1'b1
           <-----1------>   <--2-->

              hit | <1>      <2>      
          == -------------------------
                1 | lhs  ==  rhs
                1 | lhs  !=  rhs

  205 100% (3/3)         if(timers_sfr_tmod_m0t0_i && timers_sfr_tmod_m1t0_i)

            timers_sfr_tmod_m0t0_i && timers_sfr_tmod_m1t0_i
           <----------1---------->   <-----------2----------->

              hit | <1> <2> 
          && ---------------
                1 |  0   -  
                1 |  -   0  
                1 |  1   1  

  207 100% (2/2)         if(timers_sfr_tcon_tr0_i == 1'b1)

            timers_sfr_tcon_tr0_i == 1'b1
           <---------1---------->   <--2-->

              hit | <1>      <2>      
          == -------------------------
                1 | lhs  ==  rhs
                1 | lhs  !=  rhs

  211 100% (2/2)         if(timers_sfr_tmod_gate_t0_i == 1'b0)

            timers_sfr_tmod_gate_t0_i == 1'b0
           <-----------1------------>   <--2-->

              hit | <1>      <2>      
          == -------------------------
                1 | lhs  ==  rhs
                1 | lhs  !=  rhs

  214 100% (2/2)         if (contador2[24] == 1'b0)

            contador2[24] == 1'b0
           <-----1------>   <--2-->

              hit | <1>      <2>      
          == -------------------------
                1 | lhs  ==  rhs
                1 | lhs  !=  rhs

  228 100% (2/2)         if(timers_int0_i == 1'b1)

            timers_int0_i == 1'b1
           <-----1------>   <--2-->

              hit | <1>      <2>      
          == -------------------------
                1 | lhs  ==  rhs
                1 | lhs  !=  rhs

  231 100% (2/2)         if (contador2[24] == 1'b0)

            contador2[24] == 1'b0
           <-----1------>   <--2-->

              hit | <1>      <2>      
          == -------------------------
                1 | lhs  ==  rhs
                1 | lhs  !=  rhs




<TABLE BORDER=1 ALIGN=CENTER><TR><TD>
        <B>Module/Entity name:</B> timer1<BR>
        <B>File name:</B> /home/student/EMC08/digital_A/timers/design/rtl_v/timer1.v<BR>
        <B>Number of covered expressions:</B> 2 of 39<BR>
        <B>Number of expr items marked COV:</B> 0<BR>
        <B>Number of expr items marked IGN:</B> 0<BR>

</TD></TR></TABLE>
Line    Coverage         Expression description
--------------------------------------------------------------------------------
   75 100% (2/2)         if ( !timers_reset_i_b )

            !timers_reset_i_b
           <-------1------->

              hit | <1> 
           ! -----------
                1 |  1  
                1 |  0  

   77   0% (0/3)         if(!timers_sfr_tmod_m0t1_i && !timers_sfr_tmod_m1t1_i)

            ( !timers_sfr_tmod_m0t1_i ) && ( !timers_sfr_tmod_m1t1_i )
             <----------1----------->       <----------2----------->

              hit | rval | <1> <2> 
             ----------------------
                0 |    1 |  0   0  
                0 |    0 |  -   1  
                0 |    0 |  1   -  

  109   0% (0/3)         if(!timers_sfr_tmod_m0t1_i && !timers_sfr_tmod_m1t1_i)

            ( !timers_sfr_tmod_m0t1_i ) && ( !timers_sfr_tmod_m1t1_i )
             <----------1----------->       <----------2----------->

              hit | rval | <1> <2> 
             ----------------------
                0 |    1 |  0   0  
                0 |    0 |  -   1  
                0 |    0 |  1   -  

  123   0% (0/3)         if(timers_sfr_tmod_m0t1_i && timers_sfr_tmod_m1t1_i)

            timers_sfr_tmod_m0t1_i && timers_sfr_tmod_m1t1_i
           <----------1---------->   <-----------2----------->

              hit | <1> <2> 
          && ---------------
                0 |  0   -  
                0 |  -   0  
                0 |  1   1  

  125   0% (0/2)         if(!contador2[24])

            !contador2[24]
           <-----1------>

              hit | <1> 
           ! -----------
                0 |  1  
                0 |  0  

  151   0% (0/3)         if(!timers_sfr_tmod_m0t1_i && !timers_sfr_tmod_m1t1_i)

            ( !timers_sfr_tmod_m0t1_i ) && ( !timers_sfr_tmod_m1t1_i )
             <----------1----------->       <----------2----------->

              hit | rval | <1> <2> 
             ----------------------
                0 |    1 |  0   0  
                0 |    0 |  -   1  
                0 |    0 |  1   -  

  153   0% (0/2)         if(timers_sfr_tcon_tr1_i == 1'b1)

            timers_sfr_tcon_tr1_i == 1'b1
           <---------1---------->   <--2-->

              hit | <1>      <2>      
          == -------------------------
                0 | lhs  ==  rhs
                0 | lhs  !=  rhs

  157   0% (0/2)         if(timers_sfr_tmod_gate_t1_i == 1'b0)

            timers_sfr_tmod_gate_t1_i == 1'b0
           <-----------1------------>   <--2-->

              hit | <1>      <2>      
          == -------------------------
                0 | lhs  ==  rhs
                0 | lhs  !=  rhs

  160   0% (0/2)         if (contador2[24] == 1'b1)

            contador2[24] == 1'b1
           <-----1------>   <--2-->

              hit | <1>      <2>      
          == -------------------------
                0 | lhs  ==  rhs
                0 | lhs  !=  rhs

  174   0% (0/2)         if(timers_int1_i == 1'b1)

            timers_int1_i == 1'b1
           <-----1------>   <--2-->

              hit | <1>      <2>      
          == -------------------------
                0 | lhs  ==  rhs
                0 | lhs  !=  rhs

  177   0% (0/2)         if (contador2[24] == 1'b1)

            contador2[24] == 1'b1
           <-----1------>   <--2-->

              hit | <1>      <2>      
          == -------------------------
                0 | lhs  ==  rhs
                0 | lhs  !=  rhs

  208   0% (0/3)         if(timers_sfr_tmod_m0t1_i && timers_sfr_tmod_m1t1_i)

            timers_sfr_tmod_m0t1_i && timers_sfr_tmod_m1t1_i
           <----------1---------->   <-----------2----------->

              hit | <1> <2> 
          && ---------------
                0 |  0   -  
                0 |  -   0  
                0 |  1   1  

  210   0% (0/2)         if(timers_sfr_tcon_tr1_i == 1'b1)

            timers_sfr_tcon_tr1_i == 1'b1
           <---------1---------->   <--2-->

              hit | <1>      <2>      
          == -------------------------
                0 | lhs  ==  rhs
                0 | lhs  !=  rhs

  214   0% (0/2)         if(timers_sfr_tmod_gate_t1_i == 1'b0)

            timers_sfr_tmod_gate_t1_i == 1'b0
           <-----------1------------>   <--2-->

              hit | <1>      <2>      
          == -------------------------
                0 | lhs  ==  rhs
                0 | lhs  !=  rhs

  217   0% (0/2)         if (contador2[24] == 1'b0)

            contador2[24] == 1'b0
           <-----1------>   <--2-->

              hit | <1>      <2>      
          == -------------------------
                0 | lhs  ==  rhs
                0 | lhs  !=  rhs

  231   0% (0/2)         if(timers_int1_i == 1'b1)

            timers_int1_i == 1'b1
           <-----1------>   <--2-->

              hit | <1>      <2>      
          == -------------------------
                0 | lhs  ==  rhs
                0 | lhs  !=  rhs

  234   0% (0/2)         if (contador2[24] == 1'b0)

            contador2[24] == 1'b0
           <-----1------>   <--2-->

              hit | <1>      <2>      
          == -------------------------
                0 | lhs  ==  rhs
                0 | lhs  !=  rhs




<TABLE BORDER=1 ALIGN=CENTER><TR><TD>
        <B>Module/Entity name:</B> timers_timer2_pdcf<BR>
        <B>File name:</B> /home/student/EMC08/digital_A/timers/design/rtl_v/timers_timer2_pdcf.v<BR>
        <B>Number of covered expressions:</B> 0 of 2<BR>
        <B>Number of expr items marked COV:</B> 0<BR>
        <B>Number of expr items marked IGN:</B> 0<BR>

</TD></TR></TABLE>
Line    Coverage         Expression description
--------------------------------------------------------------------------------
   57   0% (0/2)         if(!timers_timer2_pdcf_reset_i_b) 

            !timers_timer2_pdcf_reset_i_b
           <-------------1------------->

              hit | <1> 
           ! -----------
                0 |  1  
                0 |  0  




<TABLE BORDER=1 ALIGN=CENTER><TR><TD>
        <B>Module/Entity name:</B> timers_timer2_pdf<BR>
        <B>File name:</B> /home/student/EMC08/digital_A/timers/design/rtl_v/timers_timer2_pdf.v<BR>
        <B>Number of covered expressions:</B> 0 of 17<BR>
        <B>Number of expr items marked COV:</B> 0<BR>
        <B>Number of expr items marked IGN:</B> 0<BR>

</TD></TR></TABLE>
Line    Coverage         Expression description
--------------------------------------------------------------------------------
   61   0% (0/2)         if (!timers_timer2_reset_i)

            !timers_timer2_reset_i
           <---------1---------->

              hit | <1> 
           ! -----------
                0 |  1  
                0 |  0  

   86   0% (0/3)         rise <= timers_timer2_pht_o & ~q_flop ; // rise detector

            timers_timer2_pht_o & ( ~q_flop )
           <--------1--------->    <--2--->

              hit | rval | <1> <2> 
             ----------------------
                0 |    1 |  1   0  
                0 |    0 |  -   1  
                0 |    0 |  0   -  

   87   0% (0/3)         fall <= ~timers_timer2_pht_o & q_flop ; // fall detector

            ( ~timers_timer2_pht_o ) & q_flop
             <---------1--------->    <--2--->

              hit | rval | <1> <2> 
             ----------------------
                0 |    1 |  0   1  
                0 |    0 |  -   0  
                0 |    0 |  1   -  

  114   0% (0/3)         if(pdf_2sample[0] && pdf_2sample[1])

            pdf_2sample[0] && pdf_2sample[1]
           <------1------>   <-------2------->

              hit | <1> <2> 
          && ---------------
                0 |  0   -  
                0 |  -   0  
                0 |  1   1  

  117   0% (0/3)         if(pdf_2sample[1] && pdf_2sample[2])

            pdf_2sample[1] && pdf_2sample[2]
           <------1------>   <-------2------->

              hit | <1> <2> 
          && ---------------
                0 |  0   -  
                0 |  -   0  
                0 |  1   1  

  137   0% (0/3)         if(pdf_2sample[0] && pdf_2sample[1])

            pdf_2sample[0] && pdf_2sample[1]
           <------1------>   <-------2------->

              hit | <1> <2> 
          && ---------------
                0 |  0   -  
                0 |  -   0  
                0 |  1   1  




<TABLE BORDER=1 ALIGN=CENTER><TR><TD>
        <B>Module/Entity name:</B> timers_timer2_acg<BR>
        <B>File name:</B> /home/student/EMC08/digital_A/timers/design/rtl_v/timers_timer2_acg.v<BR>
        <B>Number of covered expressions:</B> 0 of 20<BR>
        <B>Number of expr items marked COV:</B> 0<BR>
        <B>Number of expr items marked IGN:</B> 0<BR>

</TD></TR></TABLE>
Line    Coverage         Expression description
--------------------------------------------------------------------------------
   75   0% (0/2)         if ( !timers_timer2_acg_reset_i_b )

            !timers_timer2_acg_reset_i_b
           <------------1------------->

              hit | <1> 
           ! -----------
                0 |  1  
                0 |  0  

  117   0% (0/2)         if(phy_tooth == 1'b0)

            phy_tooth == 1'b0
           <---1---->   <--2-->

              hit | <1>      <2>      
          == -------------------------
                0 | lhs  ==  rhs
                0 | lhs  !=  rhs

  125   0% (0/2)         if(angle_clk == 24'd0)

            angle_clk == 24'd0
           <---1---->   <--2--->

              hit | <1>      <2>      
          == -------------------------
                0 | lhs  ==  rhs
                0 | lhs  !=  rhs

  133   0% (0/2)         if(ctrl_tooth == 1'b1)

            ctrl_tooth == 1'b1
           <----1---->   <--2-->

              hit | <1>      <2>      
          == -------------------------
                0 | lhs  ==  rhs
                0 | lhs  !=  rhs

  142   0% (0/2)         if(ctrl_tooth == 1'b1)

            ctrl_tooth == 1'b1
           <----1---->   <--2-->

              hit | <1>      <2>      
          == -------------------------
                0 | lhs  ==  rhs
                0 | lhs  !=  rhs

  227   0% (0/2)         if(state == STATE_DEC)

            state == STATE_DEC
           <-1-->   <----2----->

              hit | <1>      <2>      
          == -------------------------
                0 | lhs  ==  rhs
                0 | lhs  !=  rhs

  229   0% (0/2)         if(!acr_inc)

            !acr_inc
           <--1--->

              hit | <1> 
           ! -----------
                0 |  1  
                0 |  0  

  241   0% (0/2)         if(state == STATE_INC)

            state == STATE_INC
           <-1-->   <----2----->

              hit | <1>      <2>      
          == -------------------------
                0 | lhs  ==  rhs
                0 | lhs  !=  rhs

  243   0% (0/2)         if(!acr_inc)

            !acr_inc
           <--1--->

              hit | <1> 
           ! -----------
                0 |  1  
                0 |  0  

  259   0% (0/2)         if(acr_aux2[24] == 1'b1)

            acr_aux2[24] == 1'b1
           <-----1----->   <--2-->

              hit | <1>      <2>      
          == -------------------------
                0 | lhs  ==  rhs
                0 | lhs  !=  rhs


</PRE></UL>
<HR SIZE=5 NOSHADE>
<TABLE WIDTH=100%><TR><TD>
<FONT SIZE=+2><B>COVERAGE FILE:</B></FONT></TD>
<TD ALIGN=RIGHT><A NAME="/home/student/Desktop/Timer/cov_work/design/tmr1_cov_test/icc.data_detail"></A>
<FONT SIZE=-1><A HREF="#/home/student/Desktop/Timer/cov_work/design/tmr1_cov_test/icc.data_summary">Go to summary report for this coverage file</A>
</TD></TR><TR><TD ALIGN=RIGHT><FONT SIZE=+1 COLOR=GREEN> /home/student/Desktop/Timer/cov_work/design/tmr1_cov_test/icc.data</FONT></TD></TR></TABLE><PRE><UL>

</UL><TABLE BORDER=0 ALIGN=CENTER WIDTH=100% BGCOLOR='DARKBLUE'><TR><TH><FONT COLOR='WHITE'>        All Block Detail Report, Module/Entity-Based
</FONT></TH></TR></TABLE><UL>


<TABLE BORDER=1 ALIGN=CENTER><TR><TD>
        <B>Module/Entity name:</B> timer0_tb<BR>
        <B>File name:</B> /home/student/Desktop/Timer/rtl_t0/tmr0_tb.v<BR>
        <B>Number of covered blocks:</B> 3 of 3<BR>
        <B>Number of blocks marked COV:</B> 0<BR>
        <B>Number of blocks marked IGN:</B> 0<BR>

</TD></TR></TABLE>
 cnt  block line number             line origin description
-----------------------------------------------------------------------
   1     153                           153   begin
   1     156                           156   #(PERIOD/2)			;
   1     158                           158   #(PERIOD/2)			;


<TABLE BORDER=1 ALIGN=CENTER><TR><TD>
        <B>Module/Entity name:</B> timer0<BR>
        <B>File name:</B> /home/student/EMC08/digital_A/timers/design/rtl_v/timer0.v<BR>
        <B>Number of covered blocks:</B> 9 of 38<BR>
        <B>Number of blocks marked COV:</B> 0<BR>
        <B>Number of blocks marked IGN:</B> 0<BR>

</TD></TR></TABLE>
 cnt  block line number             line origin description
-----------------------------------------------------------------------
   1      71                            71   begin
   1      73     true part of           72   if ( !timers_reset_i_b )
   0      75     true part of           74   if(!timers_sfr_tmod_m0t0_i && !timers_sfr_tmod_m1t0_i)
   1      87     false part of          74   if(!timers_sfr_tmod_m0t0_i && !timers_sfr_tmod_m1t0_i)
   1     100     false part of          72   if ( !timers_reset_i_b )
   0     107     true part of          106   if(!timers_sfr_tmod_m0t0_i && !timers_sfr_tmod_m1t0_i)
   0     109     true part of          108   if(contador2[24])
   0     113     false part of         108   if(contador2[24])
   1     119     false part of         106   if(!timers_sfr_tmod_m0t0_i && !timers_sfr_tmod_m1t0_i)
   0     121     true part of          120   if(timers_sfr_tmod_m0t0_i && timers_sfr_tmod_m1t0_i)
   0     123     true part of          122   if(!contador2[24])
   0     127     false part of         122   if(!contador2[24])
   1     132     false part of         120   if(timers_sfr_tmod_m0t0_i && timers_sfr_tmod_m1t0_i)
   1     147                           147   begin
   0     149     true part of          148   if(!timers_sfr_tmod_m0t0_i && !timers_sfr_tmod_m1t0_i)
   0     151     true part of          150   if(timers_sfr_tcon_tr0_i == 1'b1)
   0     155     true part of          154   if(timers_sfr_tmod_gate_t0_i == 1'b0)
   0     158     true part of          157   if (contador2[24] == 1'b1)
   0     163     false part of         157   if (contador2[24] == 1'b1)
   0     170     false part of         154   if(timers_sfr_tmod_gate_t0_i == 1'b0)
   0     172     true part of          171   if(timers_int0_i == 1'b1)
   0     175     true part of          174   if (contador2[24] == 1'b1)
   0     180     false part of         174   if (contador2[24] == 1'b1)
   0     187     false part of         171   if(timers_int0_i == 1'b1)
   0     196     false part of         150   if(timers_sfr_tcon_tr0_i == 1'b1)
   1     204     false part of         148   if(!timers_sfr_tmod_m0t0_i && !timers_sfr_tmod_m1t0_i)
   0     206     true part of          205   if(timers_sfr_tmod_m0t0_i && timers_sfr_tmod_m1t0_i)
   0     208     true part of          207   if(timers_sfr_tcon_tr0_i == 1'b1)
   0     212     true part of          211   if(timers_sfr_tmod_gate_t0_i == 1'b0)
   0     215     true part of          214   if (contador2[24] == 1'b0)
   0     220     false part of         214   if (contador2[24] == 1'b0)
   0     227     false part of         211   if(timers_sfr_tmod_gate_t0_i == 1'b0)
   0     229     true part of          228   if(timers_int0_i == 1'b1)
   0     232     true part of          231   if (contador2[24] == 1'b0)
   0     237     false part of         231   if (contador2[24] == 1'b0)
   0     244     false part of         228   if(timers_int0_i == 1'b1)
   0     253     false part of         207   if(timers_sfr_tcon_tr0_i == 1'b1)
   1     261     false part of         205   if(timers_sfr_tmod_m0t0_i && timers_sfr_tmod_m1t0_i)


<TABLE BORDER=1 ALIGN=CENTER><TR><TD>
        <B>Module/Entity name:</B> timer1<BR>
        <B>File name:</B> /home/student/EMC08/digital_A/timers/design/rtl_v/timer1.v<BR>
        <B>Number of covered blocks:</B> 38 of 38<BR>
        <B>Number of blocks marked COV:</B> 0<BR>
        <B>Number of blocks marked IGN:</B> 0<BR>

</TD></TR></TABLE>
 cnt  block line number             line origin description
-----------------------------------------------------------------------
   1      74                            74   begin
   1      76     true part of           75   if ( !timers_reset_i_b )
   1      78     true part of           77   if(!timers_sfr_tmod_m0t1_i && !timers_sfr_tmod_m1t1_i)
   1      90     false part of          77   if(!timers_sfr_tmod_m0t1_i && !timers_sfr_tmod_m1t1_i)
   1     103     false part of          75   if ( !timers_reset_i_b )
   1     110     true part of          109   if(!timers_sfr_tmod_m0t1_i && !timers_sfr_tmod_m1t1_i)
   1     112     true part of          111   if(contador2[24])
   1     116     false part of         111   if(contador2[24])
   1     122     false part of         109   if(!timers_sfr_tmod_m0t1_i && !timers_sfr_tmod_m1t1_i)
   1     124     true part of          123   if(timers_sfr_tmod_m0t1_i && timers_sfr_tmod_m1t1_i)
   1     126     true part of          125   if(!contador2[24])
   1     130     false part of         125   if(!contador2[24])
   1     135     false part of         123   if(timers_sfr_tmod_m0t1_i && timers_sfr_tmod_m1t1_i)
   1     150                           150   begin
   1     152     true part of          151   if(!timers_sfr_tmod_m0t1_i && !timers_sfr_tmod_m1t1_i)
   1     154     true part of          153   if(timers_sfr_tcon_tr1_i == 1'b1)
   1     158     true part of          157   if(timers_sfr_tmod_gate_t1_i == 1'b0)
   1     161     true part of          160   if (contador2[24] == 1'b1)
   1     166     false part of         160   if (contador2[24] == 1'b1)
   1     173     false part of         157   if(timers_sfr_tmod_gate_t1_i == 1'b0)
   1     175     true part of          174   if(timers_int1_i == 1'b1)
   1     178     true part of          177   if (contador2[24] == 1'b1)
   1     183     false part of         177   if (contador2[24] == 1'b1)
   1     190     false part of         174   if(timers_int1_i == 1'b1)
   1     199     false part of         153   if(timers_sfr_tcon_tr1_i == 1'b1)
   1     207     false part of         151   if(!timers_sfr_tmod_m0t1_i && !timers_sfr_tmod_m1t1_i)
   1     209     true part of          208   if(timers_sfr_tmod_m0t1_i && timers_sfr_tmod_m1t1_i)
   1     211     true part of          210   if(timers_sfr_tcon_tr1_i == 1'b1)
   1     215     true part of          214   if(timers_sfr_tmod_gate_t1_i == 1'b0)
   1     218     true part of          217   if (contador2[24] == 1'b0)
   1     223     false part of         217   if (contador2[24] == 1'b0)
   1     230     false part of         214   if(timers_sfr_tmod_gate_t1_i == 1'b0)
   1     232     true part of          231   if(timers_int1_i == 1'b1)
   1     235     true part of          234   if (contador2[24] == 1'b0)
   1     240     false part of         234   if (contador2[24] == 1'b0)
   1     247     false part of         231   if(timers_int1_i == 1'b1)
   1     256     false part of         210   if(timers_sfr_tcon_tr1_i == 1'b1)
   1     264     false part of         208   if(timers_sfr_tmod_m0t1_i && timers_sfr_tmod_m1t1_i)


<TABLE BORDER=1 ALIGN=CENTER><TR><TD>
        <B>Module/Entity name:</B> timers_timer2_pdcf<BR>
        <B>File name:</B> /home/student/EMC08/digital_A/timers/design/rtl_v/timers_timer2_pdcf.v<BR>
        <B>Number of covered blocks:</B> 0 of 14<BR>
        <B>Number of blocks marked COV:</B> 0<BR>
        <B>Number of blocks marked IGN:</B> 0<BR>

</TD></TR></TABLE>
 cnt  block line number             line origin description
-----------------------------------------------------------------------
   0      56                            56   begin
   0      58     true part of           57   if(!timers_timer2_pdcf_reset_i_b) 
   0      63     false part of          57   if(!timers_timer2_pdcf_reset_i_b) 
   0      72                            72   begin
   0      79                            79   begin
   0      81     a case item of         80   case (selector)
   0      85     a case item of         80   case (selector)
   0      89     a case item of         80   case (selector)
   0      93     a case item of         80   case (selector)
   0      97     a case item of         80   case (selector)
   0     101     a case item of         80   case (selector)
   0     105     a case item of         80   case (selector)
   0     109     a case item of         80   case (selector)
   0      80  *  implicit default:      80   case (selector)


<TABLE BORDER=1 ALIGN=CENTER><TR><TD>
        <B>Module/Entity name:</B> timers_timer2_pdf<BR>
        <B>File name:</B> /home/student/EMC08/digital_A/timers/design/rtl_v/timers_timer2_pdf.v<BR>
        <B>Number of covered blocks:</B> 3 of 18<BR>
        <B>Number of blocks marked COV:</B> 0<BR>
        <B>Number of blocks marked IGN:</B> 0<BR>

</TD></TR></TABLE>
 cnt  block line number             line origin description
-----------------------------------------------------------------------
   0      60                            60   begin
   0      62     true part of           61   if (!timers_timer2_reset_i)
   0      70     false part of          61   if (!timers_timer2_reset_i)
   0      75     true part of           74   if(timers_timer2_pdf_enable_i)
   0      81     false part of          74   if(timers_timer2_pdf_enable_i)
   0      85                            85   q_flop <= timers_timer2_pht_o         ; // output flop
   0      90     true part of           89   if (timers_sfr_tcon2_edsel_i)
   0      94     false part of          89   if (timers_sfr_tcon2_edsel_i)
   0     103                           103   begin
   1     110                           110   begin
   0     113     true part of          112   if(timers_sfr_tcon2_dfsel_i) // Digital filter sampling selection
   0     115     true part of          114   if(pdf_2sample[0] && pdf_2sample[1])
   0     118     true part of          117   if(pdf_2sample[1] && pdf_2sample[2])
   0     124     false part of         117   if(pdf_2sample[1] && pdf_2sample[2])
   0     130     false part of         114   if(pdf_2sample[0] && pdf_2sample[1])
   1     135     false part of         112   if(timers_sfr_tcon2_dfsel_i) // Digital filter sampling selection
   0     138     true part of          137   if(pdf_2sample[0] && pdf_2sample[1])
   1     142     false part of         137   if(pdf_2sample[0] && pdf_2sample[1])


<TABLE BORDER=1 ALIGN=CENTER><TR><TD>
        <B>Module/Entity name:</B> timers_timer2_acg<BR>
        <B>File name:</B> /home/student/EMC08/digital_A/timers/design/rtl_v/timers_timer2_acg.v<BR>
        <B>Number of covered blocks:</B> 0 of 41<BR>
        <B>Number of blocks marked COV:</B> 0<BR>
        <B>Number of blocks marked IGN:</B> 0<BR>

</TD></TR></TABLE>
 cnt  block line number             line origin description
-----------------------------------------------------------------------
   0      74                            74   begin
   0      76     true part of           75   if ( !timers_timer2_acg_reset_i_b )
   0      89     false part of          75   if ( !timers_timer2_acg_reset_i_b )
   0     111                           111   begin
   0     115     a case item of        113   case( state )
   0     118     true part of          117   if(phy_tooth == 1'b0)
   0     120     false part of         117   if(phy_tooth == 1'b0)
   0     123     a case item of        113   case( state )
   0     126     true part of          125   if(angle_clk == 24'd0)
   0     128     false part of         125   if(angle_clk == 24'd0)
   0     131     a case item of        113   case( state )
   0     134     true part of          133   if(ctrl_tooth == 1'b1)
   0     137     false part of         133   if(ctrl_tooth == 1'b1)
   0     140     a case item of        113   case( state )
   0     143     true part of          142   if(ctrl_tooth == 1'b1)
   0     146     false part of         142   if(ctrl_tooth == 1'b1)
   0     149     a case item of        113   case( state )
   0     158                           158   begin
   0     162     a case item of        160   case(state)
   0     170     true part of          169   if(phy_tooth)
   0     175     false part of         169   if(phy_tooth)
   0     181     a case item of        160   case(state)
   0     188     a case item of        160   case(state)
   0     193     true part of          192   if(phy_tooth)
   0     200     false part of         192   if(phy_tooth)
   0     206     a case item of        160   case(state)
   0     209     true part of          208   if(phy_tooth)
   0     216     false part of         208   if(phy_tooth)
   0     160  *  implicit default:     160   case(state)
   0     227                           227   if(state == STATE_DEC)
   0     228     true part of          227   if(state == STATE_DEC)
   0     230     true part of          229   if(!acr_inc)
   0     235     false part of         229   if(!acr_inc)
   0     240     false part of         227   if(state == STATE_DEC)
   0     242     true part of          241   if(state == STATE_INC)
   0     244     true part of          243   if(!acr_inc)
   0     249     false part of         243   if(!acr_inc)
   0     254     false part of         241   if(state == STATE_INC)
   0     259                           259   if(acr_aux2[24] == 1'b1)
   0     260     true part of          259   if(acr_aux2[24] == 1'b1)
   0     267     false part of         259   if(acr_aux2[24] == 1'b1)


<TABLE BORDER=1 ALIGN=CENTER><TR><TD>
        <B>Module/Entity name:</B> control_clk<BR>
        <B>File name:</B> /home/student/EMC08/digital_A/timers/design/rtl_v/control_clk.v<BR>
        <B>Number of covered blocks:</B> 2 of 3<BR>
        <B>Number of blocks marked COV:</B> 0<BR>
        <B>Number of blocks marked IGN:</B> 0<BR>

</TD></TR></TABLE>
 cnt  block line number             line origin description
-----------------------------------------------------------------------
   1      14                            14   begin
   0      16     true part of           15   if(timers_sfr_tcon2_tr2_i)
   1      18     false part of          15   if(timers_sfr_tcon2_tr2_i)

</UL><TABLE BORDER=0 ALIGN=CENTER WIDTH=100% BGCOLOR='DARKBLUE'><TR><TH><FONT COLOR='WHITE'>        All Expression Detail Report, Module/Entity-Based
</FONT></TH></TR></TABLE><UL>
<TABLE BORDER=1><TR><TH>
<FONT SIZE=-1>Coverage Table Legend</FONT></TH></TR><TR><TD>
<FONT SIZE=-1><UL>
<BR>  <B>-</B>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;don't care
<BR>  <B>O</B> (odd), <B>E</B> (even), <B>B</B> (both), <B>X</B> (not scored), <B>V</B> (marked covered),
<BR>  &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<B>I</B> (marked ignore) for parity trees
<BR>  <B>COV</B>&nbsp;&nbsp;&nbsp;&nbsp;Marked covered by user - included in covered and totals
<BR>  <B>IGN</B>&nbsp;&nbsp;&nbsp;&nbsp;Marked ignore by user or through COM - excluded from 
<BR>  &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uncovered and totals
<BR>  <B>CON</B>&nbsp;&nbsp;&nbsp;&nbsp;Impossible expression term as determined by instrumentation
<BR>  &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;due to literal constants - excluded from uncovered and totals
<BR>  <B>rval</B>&nbsp;&nbsp;&nbsp;Resulting value of the expression for coverage purposes given
<BR>  &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;the input values
<BR>  <B>&lt;-n-&gt;</B>&nbsp;&nbsp;Shows the n-th term composition
</UL></FONT></PRE></TD></TR></TABLE>


<TABLE BORDER=1 ALIGN=CENTER><TR><TD>
        <B>Module/Entity name:</B> timer0<BR>
        <B>File name:</B> /home/student/EMC08/digital_A/timers/design/rtl_v/timer0.v<BR>
        <B>Number of covered expressions:</B> 2 of 39<BR>
        <B>Number of expr items marked COV:</B> 0<BR>
        <B>Number of expr items marked IGN:</B> 0<BR>

</TD></TR></TABLE>
Line    Coverage         Expression description
--------------------------------------------------------------------------------
   72 100% (2/2)         if ( !timers_reset_i_b )

            !timers_reset_i_b
           <-------1------->

              hit | <1> 
           ! -----------
                1 |  1  
                1 |  0  

   74   0% (0/3)         if(!timers_sfr_tmod_m0t0_i && !timers_sfr_tmod_m1t0_i)

            ( !timers_sfr_tmod_m0t0_i ) && ( !timers_sfr_tmod_m1t0_i )
             <----------1----------->       <----------2----------->

              hit | rval | <1> <2> 
             ----------------------
                0 |    1 |  0   0  
                0 |    0 |  -   1  
                0 |    0 |  1   -  

  106   0% (0/3)         if(!timers_sfr_tmod_m0t0_i && !timers_sfr_tmod_m1t0_i)

            ( !timers_sfr_tmod_m0t0_i ) && ( !timers_sfr_tmod_m1t0_i )
             <----------1----------->       <----------2----------->

              hit | rval | <1> <2> 
             ----------------------
                0 |    1 |  0   0  
                0 |    0 |  -   1  
                0 |    0 |  1   -  

  120   0% (0/3)         if(timers_sfr_tmod_m0t0_i && timers_sfr_tmod_m1t0_i)

            timers_sfr_tmod_m0t0_i && timers_sfr_tmod_m1t0_i
           <----------1---------->   <-----------2----------->

              hit | <1> <2> 
          && ---------------
                0 |  0   -  
                0 |  -   0  
                0 |  1   1  

  122   0% (0/2)         if(!contador2[24])

            !contador2[24]
           <-----1------>

              hit | <1> 
           ! -----------
                0 |  1  
                0 |  0  

  148   0% (0/3)         if(!timers_sfr_tmod_m0t0_i && !timers_sfr_tmod_m1t0_i)

            ( !timers_sfr_tmod_m0t0_i ) && ( !timers_sfr_tmod_m1t0_i )
             <----------1----------->       <----------2----------->

              hit | rval | <1> <2> 
             ----------------------
                0 |    1 |  0   0  
                0 |    0 |  -   1  
                0 |    0 |  1   -  

  150   0% (0/2)         if(timers_sfr_tcon_tr0_i == 1'b1)

            timers_sfr_tcon_tr0_i == 1'b1
           <---------1---------->   <--2-->

              hit | <1>      <2>      
          == -------------------------
                0 | lhs  ==  rhs
                0 | lhs  !=  rhs

  154   0% (0/2)         if(timers_sfr_tmod_gate_t0_i == 1'b0)

            timers_sfr_tmod_gate_t0_i == 1'b0
           <-----------1------------>   <--2-->

              hit | <1>      <2>      
          == -------------------------
                0 | lhs  ==  rhs
                0 | lhs  !=  rhs

  157   0% (0/2)         if (contador2[24] == 1'b1)

            contador2[24] == 1'b1
           <-----1------>   <--2-->

              hit | <1>      <2>      
          == -------------------------
                0 | lhs  ==  rhs
                0 | lhs  !=  rhs

  171   0% (0/2)         if(timers_int0_i == 1'b1)

            timers_int0_i == 1'b1
           <-----1------>   <--2-->

              hit | <1>      <2>      
          == -------------------------
                0 | lhs  ==  rhs
                0 | lhs  !=  rhs

  174   0% (0/2)         if (contador2[24] == 1'b1)

            contador2[24] == 1'b1
           <-----1------>   <--2-->

              hit | <1>      <2>      
          == -------------------------
                0 | lhs  ==  rhs
                0 | lhs  !=  rhs

  205   0% (0/3)         if(timers_sfr_tmod_m0t0_i && timers_sfr_tmod_m1t0_i)

            timers_sfr_tmod_m0t0_i && timers_sfr_tmod_m1t0_i
           <----------1---------->   <-----------2----------->

              hit | <1> <2> 
          && ---------------
                0 |  0   -  
                0 |  -   0  
                0 |  1   1  

  207   0% (0/2)         if(timers_sfr_tcon_tr0_i == 1'b1)

            timers_sfr_tcon_tr0_i == 1'b1
           <---------1---------->   <--2-->

              hit | <1>      <2>      
          == -------------------------
                0 | lhs  ==  rhs
                0 | lhs  !=  rhs

  211   0% (0/2)         if(timers_sfr_tmod_gate_t0_i == 1'b0)

            timers_sfr_tmod_gate_t0_i == 1'b0
           <-----------1------------>   <--2-->

              hit | <1>      <2>      
          == -------------------------
                0 | lhs  ==  rhs
                0 | lhs  !=  rhs

  214   0% (0/2)         if (contador2[24] == 1'b0)

            contador2[24] == 1'b0
           <-----1------>   <--2-->

              hit | <1>      <2>      
          == -------------------------
                0 | lhs  ==  rhs
                0 | lhs  !=  rhs

  228   0% (0/2)         if(timers_int0_i == 1'b1)

            timers_int0_i == 1'b1
           <-----1------>   <--2-->

              hit | <1>      <2>      
          == -------------------------
                0 | lhs  ==  rhs
                0 | lhs  !=  rhs

  231   0% (0/2)         if (contador2[24] == 1'b0)

            contador2[24] == 1'b0
           <-----1------>   <--2-->

              hit | <1>      <2>      
          == -------------------------
                0 | lhs  ==  rhs
                0 | lhs  !=  rhs




<TABLE BORDER=1 ALIGN=CENTER><TR><TD>
        <B>Module/Entity name:</B> timer1<BR>
        <B>File name:</B> /home/student/EMC08/digital_A/timers/design/rtl_v/timer1.v<BR>
        <B>Number of covered expressions:</B> 39 of 39<BR>
        <B>Number of expr items marked COV:</B> 0<BR>
        <B>Number of expr items marked IGN:</B> 0<BR>

</TD></TR></TABLE>
Line    Coverage         Expression description
--------------------------------------------------------------------------------
   75 100% (2/2)         if ( !timers_reset_i_b )

            !timers_reset_i_b
           <-------1------->

              hit | <1> 
           ! -----------
                1 |  1  
                1 |  0  

   77 100% (3/3)         if(!timers_sfr_tmod_m0t1_i && !timers_sfr_tmod_m1t1_i)

            ( !timers_sfr_tmod_m0t1_i ) && ( !timers_sfr_tmod_m1t1_i )
             <----------1----------->       <----------2----------->

              hit | rval | <1> <2> 
             ----------------------
                1 |    1 |  0   0  
                1 |    0 |  -   1  
                1 |    0 |  1   -  

  109 100% (3/3)         if(!timers_sfr_tmod_m0t1_i && !timers_sfr_tmod_m1t1_i)

            ( !timers_sfr_tmod_m0t1_i ) && ( !timers_sfr_tmod_m1t1_i )
             <----------1----------->       <----------2----------->

              hit | rval | <1> <2> 
             ----------------------
                1 |    1 |  0   0  
                1 |    0 |  -   1  
                1 |    0 |  1   -  

  123 100% (3/3)         if(timers_sfr_tmod_m0t1_i && timers_sfr_tmod_m1t1_i)

            timers_sfr_tmod_m0t1_i && timers_sfr_tmod_m1t1_i
           <----------1---------->   <-----------2----------->

              hit | <1> <2> 
          && ---------------
                1 |  0   -  
                1 |  -   0  
                1 |  1   1  

  125 100% (2/2)         if(!contador2[24])

            !contador2[24]
           <-----1------>

              hit | <1> 
           ! -----------
                1 |  1  
                1 |  0  

  151 100% (3/3)         if(!timers_sfr_tmod_m0t1_i && !timers_sfr_tmod_m1t1_i)

            ( !timers_sfr_tmod_m0t1_i ) && ( !timers_sfr_tmod_m1t1_i )
             <----------1----------->       <----------2----------->

              hit | rval | <1> <2> 
             ----------------------
                1 |    1 |  0   0  
                1 |    0 |  -   1  
                1 |    0 |  1   -  

  153 100% (2/2)         if(timers_sfr_tcon_tr1_i == 1'b1)

            timers_sfr_tcon_tr1_i == 1'b1
           <---------1---------->   <--2-->

              hit | <1>      <2>      
          == -------------------------
                1 | lhs  ==  rhs
                1 | lhs  !=  rhs

  157 100% (2/2)         if(timers_sfr_tmod_gate_t1_i == 1'b0)

            timers_sfr_tmod_gate_t1_i == 1'b0
           <-----------1------------>   <--2-->

              hit | <1>      <2>      
          == -------------------------
                1 | lhs  ==  rhs
                1 | lhs  !=  rhs

  160 100% (2/2)         if (contador2[24] == 1'b1)

            contador2[24] == 1'b1
           <-----1------>   <--2-->

              hit | <1>      <2>      
          == -------------------------
                1 | lhs  ==  rhs
                1 | lhs  !=  rhs

  174 100% (2/2)         if(timers_int1_i == 1'b1)

            timers_int1_i == 1'b1
           <-----1------>   <--2-->

              hit | <1>      <2>      
          == -------------------------
                1 | lhs  ==  rhs
                1 | lhs  !=  rhs

  177 100% (2/2)         if (contador2[24] == 1'b1)

            contador2[24] == 1'b1
           <-----1------>   <--2-->

              hit | <1>      <2>      
          == -------------------------
                1 | lhs  ==  rhs
                1 | lhs  !=  rhs

  208 100% (3/3)         if(timers_sfr_tmod_m0t1_i && timers_sfr_tmod_m1t1_i)

            timers_sfr_tmod_m0t1_i && timers_sfr_tmod_m1t1_i
           <----------1---------->   <-----------2----------->

              hit | <1> <2> 
          && ---------------
                1 |  0   -  
                1 |  -   0  
                1 |  1   1  

  210 100% (2/2)         if(timers_sfr_tcon_tr1_i == 1'b1)

            timers_sfr_tcon_tr1_i == 1'b1
           <---------1---------->   <--2-->

              hit | <1>      <2>      
          == -------------------------
                1 | lhs  ==  rhs
                1 | lhs  !=  rhs

  214 100% (2/2)         if(timers_sfr_tmod_gate_t1_i == 1'b0)

            timers_sfr_tmod_gate_t1_i == 1'b0
           <-----------1------------>   <--2-->

              hit | <1>      <2>      
          == -------------------------
                1 | lhs  ==  rhs
                1 | lhs  !=  rhs

  217 100% (2/2)         if (contador2[24] == 1'b0)

            contador2[24] == 1'b0
           <-----1------>   <--2-->

              hit | <1>      <2>      
          == -------------------------
                1 | lhs  ==  rhs
                1 | lhs  !=  rhs

  231 100% (2/2)         if(timers_int1_i == 1'b1)

            timers_int1_i == 1'b1
           <-----1------>   <--2-->

              hit | <1>      <2>      
          == -------------------------
                1 | lhs  ==  rhs
                1 | lhs  !=  rhs

  234 100% (2/2)         if (contador2[24] == 1'b0)

            contador2[24] == 1'b0
           <-----1------>   <--2-->

              hit | <1>      <2>      
          == -------------------------
                1 | lhs  ==  rhs
                1 | lhs  !=  rhs




<TABLE BORDER=1 ALIGN=CENTER><TR><TD>
        <B>Module/Entity name:</B> timers_timer2_pdcf<BR>
        <B>File name:</B> /home/student/EMC08/digital_A/timers/design/rtl_v/timers_timer2_pdcf.v<BR>
        <B>Number of covered expressions:</B> 0 of 2<BR>
        <B>Number of expr items marked COV:</B> 0<BR>
        <B>Number of expr items marked IGN:</B> 0<BR>

</TD></TR></TABLE>
Line    Coverage         Expression description
--------------------------------------------------------------------------------
   57   0% (0/2)         if(!timers_timer2_pdcf_reset_i_b) 

            !timers_timer2_pdcf_reset_i_b
           <-------------1------------->

              hit | <1> 
           ! -----------
                0 |  1  
                0 |  0  




<TABLE BORDER=1 ALIGN=CENTER><TR><TD>
        <B>Module/Entity name:</B> timers_timer2_pdf<BR>
        <B>File name:</B> /home/student/EMC08/digital_A/timers/design/rtl_v/timers_timer2_pdf.v<BR>
        <B>Number of covered expressions:</B> 0 of 17<BR>
        <B>Number of expr items marked COV:</B> 0<BR>
        <B>Number of expr items marked IGN:</B> 0<BR>

</TD></TR></TABLE>
Line    Coverage         Expression description
--------------------------------------------------------------------------------
   61   0% (0/2)         if (!timers_timer2_reset_i)

            !timers_timer2_reset_i
           <---------1---------->

              hit | <1> 
           ! -----------
                0 |  1  
                0 |  0  

   86   0% (0/3)         rise <= timers_timer2_pht_o & ~q_flop ; // rise detector

            timers_timer2_pht_o & ( ~q_flop )
           <--------1--------->    <--2--->

              hit | rval | <1> <2> 
             ----------------------
                0 |    1 |  1   0  
                0 |    0 |  -   1  
                0 |    0 |  0   -  

   87   0% (0/3)         fall <= ~timers_timer2_pht_o & q_flop ; // fall detector

            ( ~timers_timer2_pht_o ) & q_flop
             <---------1--------->    <--2--->

              hit | rval | <1> <2> 
             ----------------------
                0 |    1 |  0   1  
                0 |    0 |  -   0  
                0 |    0 |  1   -  

  114   0% (0/3)         if(pdf_2sample[0] && pdf_2sample[1])

            pdf_2sample[0] && pdf_2sample[1]
           <------1------>   <-------2------->

              hit | <1> <2> 
          && ---------------
                0 |  0   -  
                0 |  -   0  
                0 |  1   1  

  117   0% (0/3)         if(pdf_2sample[1] && pdf_2sample[2])

            pdf_2sample[1] && pdf_2sample[2]
           <------1------>   <-------2------->

              hit | <1> <2> 
          && ---------------
                0 |  0   -  
                0 |  -   0  
                0 |  1   1  

  137   0% (0/3)         if(pdf_2sample[0] && pdf_2sample[1])

            pdf_2sample[0] && pdf_2sample[1]
           <------1------>   <-------2------->

              hit | <1> <2> 
          && ---------------
                0 |  0   -  
                0 |  -   0  
                0 |  1   1  




<TABLE BORDER=1 ALIGN=CENTER><TR><TD>
        <B>Module/Entity name:</B> timers_timer2_acg<BR>
        <B>File name:</B> /home/student/EMC08/digital_A/timers/design/rtl_v/timers_timer2_acg.v<BR>
        <B>Number of covered expressions:</B> 0 of 20<BR>
        <B>Number of expr items marked COV:</B> 0<BR>
        <B>Number of expr items marked IGN:</B> 0<BR>

</TD></TR></TABLE>
Line    Coverage         Expression description
--------------------------------------------------------------------------------
   75   0% (0/2)         if ( !timers_timer2_acg_reset_i_b )

            !timers_timer2_acg_reset_i_b
           <------------1------------->

              hit | <1> 
           ! -----------
                0 |  1  
                0 |  0  

  117   0% (0/2)         if(phy_tooth == 1'b0)

            phy_tooth == 1'b0
           <---1---->   <--2-->

              hit | <1>      <2>      
          == -------------------------
                0 | lhs  ==  rhs
                0 | lhs  !=  rhs

  125   0% (0/2)         if(angle_clk == 24'd0)

            angle_clk == 24'd0
           <---1---->   <--2--->

              hit | <1>      <2>      
          == -------------------------
                0 | lhs  ==  rhs
                0 | lhs  !=  rhs

  133   0% (0/2)         if(ctrl_tooth == 1'b1)

            ctrl_tooth == 1'b1
           <----1---->   <--2-->

              hit | <1>      <2>      
          == -------------------------
                0 | lhs  ==  rhs
                0 | lhs  !=  rhs

  142   0% (0/2)         if(ctrl_tooth == 1'b1)

            ctrl_tooth == 1'b1
           <----1---->   <--2-->

              hit | <1>      <2>      
          == -------------------------
                0 | lhs  ==  rhs
                0 | lhs  !=  rhs

  227   0% (0/2)         if(state == STATE_DEC)

            state == STATE_DEC
           <-1-->   <----2----->

              hit | <1>      <2>      
          == -------------------------
                0 | lhs  ==  rhs
                0 | lhs  !=  rhs

  229   0% (0/2)         if(!acr_inc)

            !acr_inc
           <--1--->

              hit | <1> 
           ! -----------
                0 |  1  
                0 |  0  

  241   0% (0/2)         if(state == STATE_INC)

            state == STATE_INC
           <-1-->   <----2----->

              hit | <1>      <2>      
          == -------------------------
                0 | lhs  ==  rhs
                0 | lhs  !=  rhs

  243   0% (0/2)         if(!acr_inc)

            !acr_inc
           <--1--->

              hit | <1> 
           ! -----------
                0 |  1  
                0 |  0  

  259   0% (0/2)         if(acr_aux2[24] == 1'b1)

            acr_aux2[24] == 1'b1
           <-----1----->   <--2-->

              hit | <1>      <2>      
          == -------------------------
                0 | lhs  ==  rhs
                0 | lhs  !=  rhs


</PRE></UL>
<HR SIZE=5 NOSHADE>
<TABLE WIDTH=100%><TR><TD>
<FONT SIZE=+2><B>COVERAGE FILE:</B></FONT></TD>
<TD ALIGN=RIGHT><A NAME="/home/student/Desktop/Timer/cov_work/design/tap_test_merge/icc.data_detail"></A>
<FONT SIZE=-1><A HREF="#/home/student/Desktop/Timer/cov_work/design/tap_test_merge/icc.data_summary">Go to summary report for this coverage file</A>
</TD></TR><TR><TD ALIGN=RIGHT><FONT SIZE=+1 COLOR=GREEN> /home/student/Desktop/Timer/cov_work/design/tap_test_merge/icc.data</FONT></TD></TR></TABLE><PRE><UL>

</UL><TABLE BORDER=0 ALIGN=CENTER WIDTH=100% BGCOLOR='DARKBLUE'><TR><TH><FONT COLOR='WHITE'>        All Block Detail Report, Module/Entity-Based
</FONT></TH></TR></TABLE><UL>


<TABLE BORDER=1 ALIGN=CENTER><TR><TD>
        <B>Module/Entity name:</B> timer0_tb<BR>
        <B>File name:</B> /home/student/Desktop/Timer/rtl_t0/tmr0_tb.v<BR>
        <B>Number of covered blocks:</B> 3 of 3<BR>
        <B>Number of blocks marked COV:</B> 0<BR>
        <B>Number of blocks marked IGN:</B> 0<BR>

</TD></TR></TABLE>
 cnt  block line number             line origin description
-----------------------------------------------------------------------
   1     153                           153   begin
   1     156                           156   #(PERIOD/2)			;
   1     158                           158   #(PERIOD/2)			;


<TABLE BORDER=1 ALIGN=CENTER><TR><TD>
        <B>Module/Entity name:</B> timer0<BR>
        <B>File name:</B> /home/student/EMC08/digital_A/timers/design/rtl_v/timer0.v<BR>
        <B>Number of covered blocks:</B> 38 of 38<BR>
        <B>Number of blocks marked COV:</B> 0<BR>
        <B>Number of blocks marked IGN:</B> 0<BR>

</TD></TR></TABLE>
 cnt  block line number             line origin description
-----------------------------------------------------------------------
   1      71                            71   begin
   1      73     true part of           72   if ( !timers_reset_i_b )
   1      75     true part of           74   if(!timers_sfr_tmod_m0t0_i && !timers_sfr_tmod_m1t0_i)
   1      87     false part of          74   if(!timers_sfr_tmod_m0t0_i && !timers_sfr_tmod_m1t0_i)
   1     100     false part of          72   if ( !timers_reset_i_b )
   1     107     true part of          106   if(!timers_sfr_tmod_m0t0_i && !timers_sfr_tmod_m1t0_i)
   1     109     true part of          108   if(contador2[24])
   1     113     false part of         108   if(contador2[24])
   1     119     false part of         106   if(!timers_sfr_tmod_m0t0_i && !timers_sfr_tmod_m1t0_i)
   1     121     true part of          120   if(timers_sfr_tmod_m0t0_i && timers_sfr_tmod_m1t0_i)
   1     123     true part of          122   if(!contador2[24])
   1     127     false part of         122   if(!contador2[24])
   1     132     false part of         120   if(timers_sfr_tmod_m0t0_i && timers_sfr_tmod_m1t0_i)
   1     147                           147   begin
   1     149     true part of          148   if(!timers_sfr_tmod_m0t0_i && !timers_sfr_tmod_m1t0_i)
   1     151     true part of          150   if(timers_sfr_tcon_tr0_i == 1'b1)
   1     155     true part of          154   if(timers_sfr_tmod_gate_t0_i == 1'b0)
   1     158     true part of          157   if (contador2[24] == 1'b1)
   1     163     false part of         157   if (contador2[24] == 1'b1)
   1     170     false part of         154   if(timers_sfr_tmod_gate_t0_i == 1'b0)
   1     172     true part of          171   if(timers_int0_i == 1'b1)
   1     175     true part of          174   if (contador2[24] == 1'b1)
   1     180     false part of         174   if (contador2[24] == 1'b1)
   1     187     false part of         171   if(timers_int0_i == 1'b1)
   1     196     false part of         150   if(timers_sfr_tcon_tr0_i == 1'b1)
   1     204     false part of         148   if(!timers_sfr_tmod_m0t0_i && !timers_sfr_tmod_m1t0_i)
   1     206     true part of          205   if(timers_sfr_tmod_m0t0_i && timers_sfr_tmod_m1t0_i)
   1     208     true part of          207   if(timers_sfr_tcon_tr0_i == 1'b1)
   1     212     true part of          211   if(timers_sfr_tmod_gate_t0_i == 1'b0)
   1     215     true part of          214   if (contador2[24] == 1'b0)
   1     220     false part of         214   if (contador2[24] == 1'b0)
   1     227     false part of         211   if(timers_sfr_tmod_gate_t0_i == 1'b0)
   1     229     true part of          228   if(timers_int0_i == 1'b1)
   1     232     true part of          231   if (contador2[24] == 1'b0)
   1     237     false part of         231   if (contador2[24] == 1'b0)
   1     244     false part of         228   if(timers_int0_i == 1'b1)
   1     253     false part of         207   if(timers_sfr_tcon_tr0_i == 1'b1)
   1     261     false part of         205   if(timers_sfr_tmod_m0t0_i && timers_sfr_tmod_m1t0_i)


<TABLE BORDER=1 ALIGN=CENTER><TR><TD>
        <B>Module/Entity name:</B> timer1<BR>
        <B>File name:</B> /home/student/EMC08/digital_A/timers/design/rtl_v/timer1.v<BR>
        <B>Number of covered blocks:</B> 38 of 38<BR>
        <B>Number of blocks marked COV:</B> 0<BR>
        <B>Number of blocks marked IGN:</B> 0<BR>

</TD></TR></TABLE>
 cnt  block line number             line origin description
-----------------------------------------------------------------------
   1      74                            74   begin
   1      76     true part of           75   if ( !timers_reset_i_b )
   1      78     true part of           77   if(!timers_sfr_tmod_m0t1_i && !timers_sfr_tmod_m1t1_i)
   1      90     false part of          77   if(!timers_sfr_tmod_m0t1_i && !timers_sfr_tmod_m1t1_i)
   1     103     false part of          75   if ( !timers_reset_i_b )
   1     110     true part of          109   if(!timers_sfr_tmod_m0t1_i && !timers_sfr_tmod_m1t1_i)
   1     112     true part of          111   if(contador2[24])
   1     116     false part of         111   if(contador2[24])
   1     122     false part of         109   if(!timers_sfr_tmod_m0t1_i && !timers_sfr_tmod_m1t1_i)
   1     124     true part of          123   if(timers_sfr_tmod_m0t1_i && timers_sfr_tmod_m1t1_i)
   1     126     true part of          125   if(!contador2[24])
   1     130     false part of         125   if(!contador2[24])
   1     135     false part of         123   if(timers_sfr_tmod_m0t1_i && timers_sfr_tmod_m1t1_i)
   1     150                           150   begin
   1     152     true part of          151   if(!timers_sfr_tmod_m0t1_i && !timers_sfr_tmod_m1t1_i)
   1     154     true part of          153   if(timers_sfr_tcon_tr1_i == 1'b1)
   1     158     true part of          157   if(timers_sfr_tmod_gate_t1_i == 1'b0)
   1     161     true part of          160   if (contador2[24] == 1'b1)
   1     166     false part of         160   if (contador2[24] == 1'b1)
   1     173     false part of         157   if(timers_sfr_tmod_gate_t1_i == 1'b0)
   1     175     true part of          174   if(timers_int1_i == 1'b1)
   1     178     true part of          177   if (contador2[24] == 1'b1)
   1     183     false part of         177   if (contador2[24] == 1'b1)
   1     190     false part of         174   if(timers_int1_i == 1'b1)
   1     199     false part of         153   if(timers_sfr_tcon_tr1_i == 1'b1)
   1     207     false part of         151   if(!timers_sfr_tmod_m0t1_i && !timers_sfr_tmod_m1t1_i)
   1     209     true part of          208   if(timers_sfr_tmod_m0t1_i && timers_sfr_tmod_m1t1_i)
   1     211     true part of          210   if(timers_sfr_tcon_tr1_i == 1'b1)
   1     215     true part of          214   if(timers_sfr_tmod_gate_t1_i == 1'b0)
   1     218     true part of          217   if (contador2[24] == 1'b0)
   1     223     false part of         217   if (contador2[24] == 1'b0)
   1     230     false part of         214   if(timers_sfr_tmod_gate_t1_i == 1'b0)
   1     232     true part of          231   if(timers_int1_i == 1'b1)
   1     235     true part of          234   if (contador2[24] == 1'b0)
   1     240     false part of         234   if (contador2[24] == 1'b0)
   1     247     false part of         231   if(timers_int1_i == 1'b1)
   1     256     false part of         210   if(timers_sfr_tcon_tr1_i == 1'b1)
   1     264     false part of         208   if(timers_sfr_tmod_m0t1_i && timers_sfr_tmod_m1t1_i)


<TABLE BORDER=1 ALIGN=CENTER><TR><TD>
        <B>Module/Entity name:</B> timers_timer2_pdcf<BR>
        <B>File name:</B> /home/student/EMC08/digital_A/timers/design/rtl_v/timers_timer2_pdcf.v<BR>
        <B>Number of covered blocks:</B> 0 of 14<BR>
        <B>Number of blocks marked COV:</B> 0<BR>
        <B>Number of blocks marked IGN:</B> 0<BR>

</TD></TR></TABLE>
 cnt  block line number             line origin description
-----------------------------------------------------------------------
   0      56                            56   begin
   0      58     true part of           57   if(!timers_timer2_pdcf_reset_i_b) 
   0      63     false part of          57   if(!timers_timer2_pdcf_reset_i_b) 
   0      72                            72   begin
   0      79                            79   begin
   0      81     a case item of         80   case (selector)
   0      85     a case item of         80   case (selector)
   0      89     a case item of         80   case (selector)
   0      93     a case item of         80   case (selector)
   0      97     a case item of         80   case (selector)
   0     101     a case item of         80   case (selector)
   0     105     a case item of         80   case (selector)
   0     109     a case item of         80   case (selector)
   0      80  *  implicit default:      80   case (selector)


<TABLE BORDER=1 ALIGN=CENTER><TR><TD>
        <B>Module/Entity name:</B> timers_timer2_pdf<BR>
        <B>File name:</B> /home/student/EMC08/digital_A/timers/design/rtl_v/timers_timer2_pdf.v<BR>
        <B>Number of covered blocks:</B> 3 of 18<BR>
        <B>Number of blocks marked COV:</B> 0<BR>
        <B>Number of blocks marked IGN:</B> 0<BR>

</TD></TR></TABLE>
 cnt  block line number             line origin description
-----------------------------------------------------------------------
   0      60                            60   begin
   0      62     true part of           61   if (!timers_timer2_reset_i)
   0      70     false part of          61   if (!timers_timer2_reset_i)
   0      75     true part of           74   if(timers_timer2_pdf_enable_i)
   0      81     false part of          74   if(timers_timer2_pdf_enable_i)
   0      85                            85   q_flop <= timers_timer2_pht_o         ; // output flop
   0      90     true part of           89   if (timers_sfr_tcon2_edsel_i)
   0      94     false part of          89   if (timers_sfr_tcon2_edsel_i)
   0     103                           103   begin
   1     110                           110   begin
   0     113     true part of          112   if(timers_sfr_tcon2_dfsel_i) // Digital filter sampling selection
   0     115     true part of          114   if(pdf_2sample[0] && pdf_2sample[1])
   0     118     true part of          117   if(pdf_2sample[1] && pdf_2sample[2])
   0     124     false part of         117   if(pdf_2sample[1] && pdf_2sample[2])
   0     130     false part of         114   if(pdf_2sample[0] && pdf_2sample[1])
   1     135     false part of         112   if(timers_sfr_tcon2_dfsel_i) // Digital filter sampling selection
   0     138     true part of          137   if(pdf_2sample[0] && pdf_2sample[1])
   1     142     false part of         137   if(pdf_2sample[0] && pdf_2sample[1])


<TABLE BORDER=1 ALIGN=CENTER><TR><TD>
        <B>Module/Entity name:</B> timers_timer2_acg<BR>
        <B>File name:</B> /home/student/EMC08/digital_A/timers/design/rtl_v/timers_timer2_acg.v<BR>
        <B>Number of covered blocks:</B> 0 of 41<BR>
        <B>Number of blocks marked COV:</B> 0<BR>
        <B>Number of blocks marked IGN:</B> 0<BR>

</TD></TR></TABLE>
 cnt  block line number             line origin description
-----------------------------------------------------------------------
   0      74                            74   begin
   0      76     true part of           75   if ( !timers_timer2_acg_reset_i_b )
   0      89     false part of          75   if ( !timers_timer2_acg_reset_i_b )
   0     111                           111   begin
   0     115     a case item of        113   case( state )
   0     118     true part of          117   if(phy_tooth == 1'b0)
   0     120     false part of         117   if(phy_tooth == 1'b0)
   0     123     a case item of        113   case( state )
   0     126     true part of          125   if(angle_clk == 24'd0)
   0     128     false part of         125   if(angle_clk == 24'd0)
   0     131     a case item of        113   case( state )
   0     134     true part of          133   if(ctrl_tooth == 1'b1)
   0     137     false part of         133   if(ctrl_tooth == 1'b1)
   0     140     a case item of        113   case( state )
   0     143     true part of          142   if(ctrl_tooth == 1'b1)
   0     146     false part of         142   if(ctrl_tooth == 1'b1)
   0     149     a case item of        113   case( state )
   0     158                           158   begin
   0     162     a case item of        160   case(state)
   0     170     true part of          169   if(phy_tooth)
   0     175     false part of         169   if(phy_tooth)
   0     181     a case item of        160   case(state)
   0     188     a case item of        160   case(state)
   0     193     true part of          192   if(phy_tooth)
   0     200     false part of         192   if(phy_tooth)
   0     206     a case item of        160   case(state)
   0     209     true part of          208   if(phy_tooth)
   0     216     false part of         208   if(phy_tooth)
   0     160  *  implicit default:     160   case(state)
   0     227                           227   if(state == STATE_DEC)
   0     228     true part of          227   if(state == STATE_DEC)
   0     230     true part of          229   if(!acr_inc)
   0     235     false part of         229   if(!acr_inc)
   0     240     false part of         227   if(state == STATE_DEC)
   0     242     true part of          241   if(state == STATE_INC)
   0     244     true part of          243   if(!acr_inc)
   0     249     false part of         243   if(!acr_inc)
   0     254     false part of         241   if(state == STATE_INC)
   0     259                           259   if(acr_aux2[24] == 1'b1)
   0     260     true part of          259   if(acr_aux2[24] == 1'b1)
   0     267     false part of         259   if(acr_aux2[24] == 1'b1)


<TABLE BORDER=1 ALIGN=CENTER><TR><TD>
        <B>Module/Entity name:</B> control_clk<BR>
        <B>File name:</B> /home/student/EMC08/digital_A/timers/design/rtl_v/control_clk.v<BR>
        <B>Number of covered blocks:</B> 2 of 3<BR>
        <B>Number of blocks marked COV:</B> 0<BR>
        <B>Number of blocks marked IGN:</B> 0<BR>

</TD></TR></TABLE>
 cnt  block line number             line origin description
-----------------------------------------------------------------------
   1      14                            14   begin
   0      16     true part of           15   if(timers_sfr_tcon2_tr2_i)
   1      18     false part of          15   if(timers_sfr_tcon2_tr2_i)

</UL><TABLE BORDER=0 ALIGN=CENTER WIDTH=100% BGCOLOR='DARKBLUE'><TR><TH><FONT COLOR='WHITE'>        All Expression Detail Report, Module/Entity-Based
</FONT></TH></TR></TABLE><UL>
<TABLE BORDER=1><TR><TH>
<FONT SIZE=-1>Coverage Table Legend</FONT></TH></TR><TR><TD>
<FONT SIZE=-1><UL>
<BR>  <B>-</B>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;don't care
<BR>  <B>O</B> (odd), <B>E</B> (even), <B>B</B> (both), <B>X</B> (not scored), <B>V</B> (marked covered),
<BR>  &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<B>I</B> (marked ignore) for parity trees
<BR>  <B>COV</B>&nbsp;&nbsp;&nbsp;&nbsp;Marked covered by user - included in covered and totals
<BR>  <B>IGN</B>&nbsp;&nbsp;&nbsp;&nbsp;Marked ignore by user or through COM - excluded from 
<BR>  &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uncovered and totals
<BR>  <B>CON</B>&nbsp;&nbsp;&nbsp;&nbsp;Impossible expression term as determined by instrumentation
<BR>  &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;due to literal constants - excluded from uncovered and totals
<BR>  <B>rval</B>&nbsp;&nbsp;&nbsp;Resulting value of the expression for coverage purposes given
<BR>  &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;the input values
<BR>  <B>&lt;-n-&gt;</B>&nbsp;&nbsp;Shows the n-th term composition
</UL></FONT></PRE></TD></TR></TABLE>


<TABLE BORDER=1 ALIGN=CENTER><TR><TD>
        <B>Module/Entity name:</B> timer0<BR>
        <B>File name:</B> /home/student/EMC08/digital_A/timers/design/rtl_v/timer0.v<BR>
        <B>Number of covered expressions:</B> 39 of 39<BR>
        <B>Number of expr items marked COV:</B> 0<BR>
        <B>Number of expr items marked IGN:</B> 0<BR>

</TD></TR></TABLE>
Line    Coverage         Expression description
--------------------------------------------------------------------------------
   72 100% (2/2)         if ( !timers_reset_i_b )

            !timers_reset_i_b
           <-------1------->

              hit | <1> 
           ! -----------
                1 |  1  
                1 |  0  

   74 100% (3/3)         if(!timers_sfr_tmod_m0t0_i && !timers_sfr_tmod_m1t0_i)

            ( !timers_sfr_tmod_m0t0_i ) && ( !timers_sfr_tmod_m1t0_i )
             <----------1----------->       <----------2----------->

              hit | rval | <1> <2> 
             ----------------------
                1 |    1 |  0   0  
                1 |    0 |  -   1  
                1 |    0 |  1   -  

  106 100% (3/3)         if(!timers_sfr_tmod_m0t0_i && !timers_sfr_tmod_m1t0_i)

            ( !timers_sfr_tmod_m0t0_i ) && ( !timers_sfr_tmod_m1t0_i )
             <----------1----------->       <----------2----------->

              hit | rval | <1> <2> 
             ----------------------
                1 |    1 |  0   0  
                1 |    0 |  -   1  
                1 |    0 |  1   -  

  120 100% (3/3)         if(timers_sfr_tmod_m0t0_i && timers_sfr_tmod_m1t0_i)

            timers_sfr_tmod_m0t0_i && timers_sfr_tmod_m1t0_i
           <----------1---------->   <-----------2----------->

              hit | <1> <2> 
          && ---------------
                1 |  0   -  
                1 |  -   0  
                1 |  1   1  

  122 100% (2/2)         if(!contador2[24])

            !contador2[24]
           <-----1------>

              hit | <1> 
           ! -----------
                1 |  1  
                1 |  0  

  148 100% (3/3)         if(!timers_sfr_tmod_m0t0_i && !timers_sfr_tmod_m1t0_i)

            ( !timers_sfr_tmod_m0t0_i ) && ( !timers_sfr_tmod_m1t0_i )
             <----------1----------->       <----------2----------->

              hit | rval | <1> <2> 
             ----------------------
                1 |    1 |  0   0  
                1 |    0 |  -   1  
                1 |    0 |  1   -  

  150 100% (2/2)         if(timers_sfr_tcon_tr0_i == 1'b1)

            timers_sfr_tcon_tr0_i == 1'b1
           <---------1---------->   <--2-->

              hit | <1>      <2>      
          == -------------------------
                1 | lhs  ==  rhs
                1 | lhs  !=  rhs

  154 100% (2/2)         if(timers_sfr_tmod_gate_t0_i == 1'b0)

            timers_sfr_tmod_gate_t0_i == 1'b0
           <-----------1------------>   <--2-->

              hit | <1>      <2>      
          == -------------------------
                1 | lhs  ==  rhs
                1 | lhs  !=  rhs

  157 100% (2/2)         if (contador2[24] == 1'b1)

            contador2[24] == 1'b1
           <-----1------>   <--2-->

              hit | <1>      <2>      
          == -------------------------
                1 | lhs  ==  rhs
                1 | lhs  !=  rhs

  171 100% (2/2)         if(timers_int0_i == 1'b1)

            timers_int0_i == 1'b1
           <-----1------>   <--2-->

              hit | <1>      <2>      
          == -------------------------
                1 | lhs  ==  rhs
                1 | lhs  !=  rhs

  174 100% (2/2)         if (contador2[24] == 1'b1)

            contador2[24] == 1'b1
           <-----1------>   <--2-->

              hit | <1>      <2>      
          == -------------------------
                1 | lhs  ==  rhs
                1 | lhs  !=  rhs

  205 100% (3/3)         if(timers_sfr_tmod_m0t0_i && timers_sfr_tmod_m1t0_i)

            timers_sfr_tmod_m0t0_i && timers_sfr_tmod_m1t0_i
           <----------1---------->   <-----------2----------->

              hit | <1> <2> 
          && ---------------
                1 |  0   -  
                1 |  -   0  
                1 |  1   1  

  207 100% (2/2)         if(timers_sfr_tcon_tr0_i == 1'b1)

            timers_sfr_tcon_tr0_i == 1'b1
           <---------1---------->   <--2-->

              hit | <1>      <2>      
          == -------------------------
                1 | lhs  ==  rhs
                1 | lhs  !=  rhs

  211 100% (2/2)         if(timers_sfr_tmod_gate_t0_i == 1'b0)

            timers_sfr_tmod_gate_t0_i == 1'b0
           <-----------1------------>   <--2-->

              hit | <1>      <2>      
          == -------------------------
                1 | lhs  ==  rhs
                1 | lhs  !=  rhs

  214 100% (2/2)         if (contador2[24] == 1'b0)

            contador2[24] == 1'b0
           <-----1------>   <--2-->

              hit | <1>      <2>      
          == -------------------------
                1 | lhs  ==  rhs
                1 | lhs  !=  rhs

  228 100% (2/2)         if(timers_int0_i == 1'b1)

            timers_int0_i == 1'b1
           <-----1------>   <--2-->

              hit | <1>      <2>      
          == -------------------------
                1 | lhs  ==  rhs
                1 | lhs  !=  rhs

  231 100% (2/2)         if (contador2[24] == 1'b0)

            contador2[24] == 1'b0
           <-----1------>   <--2-->

              hit | <1>      <2>      
          == -------------------------
                1 | lhs  ==  rhs
                1 | lhs  !=  rhs




<TABLE BORDER=1 ALIGN=CENTER><TR><TD>
        <B>Module/Entity name:</B> timer1<BR>
        <B>File name:</B> /home/student/EMC08/digital_A/timers/design/rtl_v/timer1.v<BR>
        <B>Number of covered expressions:</B> 39 of 39<BR>
        <B>Number of expr items marked COV:</B> 0<BR>
        <B>Number of expr items marked IGN:</B> 0<BR>

</TD></TR></TABLE>
Line    Coverage         Expression description
--------------------------------------------------------------------------------
   75 100% (2/2)         if ( !timers_reset_i_b )

            !timers_reset_i_b
           <-------1------->

              hit | <1> 
           ! -----------
                1 |  1  
                1 |  0  

   77 100% (3/3)         if(!timers_sfr_tmod_m0t1_i && !timers_sfr_tmod_m1t1_i)

            ( !timers_sfr_tmod_m0t1_i ) && ( !timers_sfr_tmod_m1t1_i )
             <----------1----------->       <----------2----------->

              hit | rval | <1> <2> 
             ----------------------
                1 |    1 |  0   0  
                1 |    0 |  -   1  
                1 |    0 |  1   -  

  109 100% (3/3)         if(!timers_sfr_tmod_m0t1_i && !timers_sfr_tmod_m1t1_i)

            ( !timers_sfr_tmod_m0t1_i ) && ( !timers_sfr_tmod_m1t1_i )
             <----------1----------->       <----------2----------->

              hit | rval | <1> <2> 
             ----------------------
                1 |    1 |  0   0  
                1 |    0 |  -   1  
                1 |    0 |  1   -  

  123 100% (3/3)         if(timers_sfr_tmod_m0t1_i && timers_sfr_tmod_m1t1_i)

            timers_sfr_tmod_m0t1_i && timers_sfr_tmod_m1t1_i
           <----------1---------->   <-----------2----------->

              hit | <1> <2> 
          && ---------------
                1 |  0   -  
                1 |  -   0  
                1 |  1   1  

  125 100% (2/2)         if(!contador2[24])

            !contador2[24]
           <-----1------>

              hit | <1> 
           ! -----------
                1 |  1  
                1 |  0  

  151 100% (3/3)         if(!timers_sfr_tmod_m0t1_i && !timers_sfr_tmod_m1t1_i)

            ( !timers_sfr_tmod_m0t1_i ) && ( !timers_sfr_tmod_m1t1_i )
             <----------1----------->       <----------2----------->

              hit | rval | <1> <2> 
             ----------------------
                1 |    1 |  0   0  
                1 |    0 |  -   1  
                1 |    0 |  1   -  

  153 100% (2/2)         if(timers_sfr_tcon_tr1_i == 1'b1)

            timers_sfr_tcon_tr1_i == 1'b1
           <---------1---------->   <--2-->

              hit | <1>      <2>      
          == -------------------------
                1 | lhs  ==  rhs
                1 | lhs  !=  rhs

  157 100% (2/2)         if(timers_sfr_tmod_gate_t1_i == 1'b0)

            timers_sfr_tmod_gate_t1_i == 1'b0
           <-----------1------------>   <--2-->

              hit | <1>      <2>      
          == -------------------------
                1 | lhs  ==  rhs
                1 | lhs  !=  rhs

  160 100% (2/2)         if (contador2[24] == 1'b1)

            contador2[24] == 1'b1
           <-----1------>   <--2-->

              hit | <1>      <2>      
          == -------------------------
                1 | lhs  ==  rhs
                1 | lhs  !=  rhs

  174 100% (2/2)         if(timers_int1_i == 1'b1)

            timers_int1_i == 1'b1
           <-----1------>   <--2-->

              hit | <1>      <2>      
          == -------------------------
                1 | lhs  ==  rhs
                1 | lhs  !=  rhs

  177 100% (2/2)         if (contador2[24] == 1'b1)

            contador2[24] == 1'b1
           <-----1------>   <--2-->

              hit | <1>      <2>      
          == -------------------------
                1 | lhs  ==  rhs
                1 | lhs  !=  rhs

  208 100% (3/3)         if(timers_sfr_tmod_m0t1_i && timers_sfr_tmod_m1t1_i)

            timers_sfr_tmod_m0t1_i && timers_sfr_tmod_m1t1_i
           <----------1---------->   <-----------2----------->

              hit | <1> <2> 
          && ---------------
                1 |  0   -  
                1 |  -   0  
                1 |  1   1  

  210 100% (2/2)         if(timers_sfr_tcon_tr1_i == 1'b1)

            timers_sfr_tcon_tr1_i == 1'b1
           <---------1---------->   <--2-->

              hit | <1>      <2>      
          == -------------------------
                1 | lhs  ==  rhs
                1 | lhs  !=  rhs

  214 100% (2/2)         if(timers_sfr_tmod_gate_t1_i == 1'b0)

            timers_sfr_tmod_gate_t1_i == 1'b0
           <-----------1------------>   <--2-->

              hit | <1>      <2>      
          == -------------------------
                1 | lhs  ==  rhs
                1 | lhs  !=  rhs

  217 100% (2/2)         if (contador2[24] == 1'b0)

            contador2[24] == 1'b0
           <-----1------>   <--2-->

              hit | <1>      <2>      
          == -------------------------
                1 | lhs  ==  rhs
                1 | lhs  !=  rhs

  231 100% (2/2)         if(timers_int1_i == 1'b1)

            timers_int1_i == 1'b1
           <-----1------>   <--2-->

              hit | <1>      <2>      
          == -------------------------
                1 | lhs  ==  rhs
                1 | lhs  !=  rhs

  234 100% (2/2)         if (contador2[24] == 1'b0)

            contador2[24] == 1'b0
           <-----1------>   <--2-->

              hit | <1>      <2>      
          == -------------------------
                1 | lhs  ==  rhs
                1 | lhs  !=  rhs




<TABLE BORDER=1 ALIGN=CENTER><TR><TD>
        <B>Module/Entity name:</B> timers_timer2_pdcf<BR>
        <B>File name:</B> /home/student/EMC08/digital_A/timers/design/rtl_v/timers_timer2_pdcf.v<BR>
        <B>Number of covered expressions:</B> 0 of 2<BR>
        <B>Number of expr items marked COV:</B> 0<BR>
        <B>Number of expr items marked IGN:</B> 0<BR>

</TD></TR></TABLE>
Line    Coverage         Expression description
--------------------------------------------------------------------------------
   57   0% (0/2)         if(!timers_timer2_pdcf_reset_i_b) 

            !timers_timer2_pdcf_reset_i_b
           <-------------1------------->

              hit | <1> 
           ! -----------
                0 |  1  
                0 |  0  




<TABLE BORDER=1 ALIGN=CENTER><TR><TD>
        <B>Module/Entity name:</B> timers_timer2_pdf<BR>
        <B>File name:</B> /home/student/EMC08/digital_A/timers/design/rtl_v/timers_timer2_pdf.v<BR>
        <B>Number of covered expressions:</B> 0 of 17<BR>
        <B>Number of expr items marked COV:</B> 0<BR>
        <B>Number of expr items marked IGN:</B> 0<BR>

</TD></TR></TABLE>
Line    Coverage         Expression description
--------------------------------------------------------------------------------
   61   0% (0/2)         if (!timers_timer2_reset_i)

            !timers_timer2_reset_i
           <---------1---------->

              hit | <1> 
           ! -----------
                0 |  1  
                0 |  0  

   86   0% (0/3)         rise <= timers_timer2_pht_o & ~q_flop ; // rise detector

            timers_timer2_pht_o & ( ~q_flop )
           <--------1--------->    <--2--->

              hit | rval | <1> <2> 
             ----------------------
                0 |    1 |  1   0  
                0 |    0 |  -   1  
                0 |    0 |  0   -  

   87   0% (0/3)         fall <= ~timers_timer2_pht_o & q_flop ; // fall detector

            ( ~timers_timer2_pht_o ) & q_flop
             <---------1--------->    <--2--->

              hit | rval | <1> <2> 
             ----------------------
                0 |    1 |  0   1  
                0 |    0 |  -   0  
                0 |    0 |  1   -  

  114   0% (0/3)         if(pdf_2sample[0] && pdf_2sample[1])

            pdf_2sample[0] && pdf_2sample[1]
           <------1------>   <-------2------->

              hit | <1> <2> 
          && ---------------
                0 |  0   -  
                0 |  -   0  
                0 |  1   1  

  117   0% (0/3)         if(pdf_2sample[1] && pdf_2sample[2])

            pdf_2sample[1] && pdf_2sample[2]
           <------1------>   <-------2------->

              hit | <1> <2> 
          && ---------------
                0 |  0   -  
                0 |  -   0  
                0 |  1   1  

  137   0% (0/3)         if(pdf_2sample[0] && pdf_2sample[1])

            pdf_2sample[0] && pdf_2sample[1]
           <------1------>   <-------2------->

              hit | <1> <2> 
          && ---------------
                0 |  0   -  
                0 |  -   0  
                0 |  1   1  




<TABLE BORDER=1 ALIGN=CENTER><TR><TD>
        <B>Module/Entity name:</B> timers_timer2_acg<BR>
        <B>File name:</B> /home/student/EMC08/digital_A/timers/design/rtl_v/timers_timer2_acg.v<BR>
        <B>Number of covered expressions:</B> 0 of 20<BR>
        <B>Number of expr items marked COV:</B> 0<BR>
        <B>Number of expr items marked IGN:</B> 0<BR>

</TD></TR></TABLE>
Line    Coverage         Expression description
--------------------------------------------------------------------------------
   75   0% (0/2)         if ( !timers_timer2_acg_reset_i_b )

            !timers_timer2_acg_reset_i_b
           <------------1------------->

              hit | <1> 
           ! -----------
                0 |  1  
                0 |  0  

  117   0% (0/2)         if(phy_tooth == 1'b0)

            phy_tooth == 1'b0
           <---1---->   <--2-->

              hit | <1>      <2>      
          == -------------------------
                0 | lhs  ==  rhs
                0 | lhs  !=  rhs

  125   0% (0/2)         if(angle_clk == 24'd0)

            angle_clk == 24'd0
           <---1---->   <--2--->

              hit | <1>      <2>      
          == -------------------------
                0 | lhs  ==  rhs
                0 | lhs  !=  rhs

  133   0% (0/2)         if(ctrl_tooth == 1'b1)

            ctrl_tooth == 1'b1
           <----1---->   <--2-->

              hit | <1>      <2>      
          == -------------------------
                0 | lhs  ==  rhs
                0 | lhs  !=  rhs

  142   0% (0/2)         if(ctrl_tooth == 1'b1)

            ctrl_tooth == 1'b1
           <----1---->   <--2-->

              hit | <1>      <2>      
          == -------------------------
                0 | lhs  ==  rhs
                0 | lhs  !=  rhs

  227   0% (0/2)         if(state == STATE_DEC)

            state == STATE_DEC
           <-1-->   <----2----->

              hit | <1>      <2>      
          == -------------------------
                0 | lhs  ==  rhs
                0 | lhs  !=  rhs

  229   0% (0/2)         if(!acr_inc)

            !acr_inc
           <--1--->

              hit | <1> 
           ! -----------
                0 |  1  
                0 |  0  

  241   0% (0/2)         if(state == STATE_INC)

            state == STATE_INC
           <-1-->   <----2----->

              hit | <1>      <2>      
          == -------------------------
                0 | lhs  ==  rhs
                0 | lhs  !=  rhs

  243   0% (0/2)         if(!acr_inc)

            !acr_inc
           <--1--->

              hit | <1> 
           ! -----------
                0 |  1  
                0 |  0  

  259   0% (0/2)         if(acr_aux2[24] == 1'b1)

            acr_aux2[24] == 1'b1
           <-----1----->   <--2-->

              hit | <1>      <2>      
          == -------------------------
                0 | lhs  ==  rhs
                0 | lhs  !=  rhs


