{
	"pics": {
		"PIC12F1822": "config1",
		"PIC12F1840": "config1",
		"PIC16F1938": "config1"
	},
	"configs": {
		"config1": [{
				"name": "FCMEN",
				"description": "Fail-Safe Clock Monitor Enable",
				"word": 8007,
				"offset": 13,
				"bits": 1,
				"values": [
					"Disable",
					"Enable"
				]
			},
			{
				"name": "IESO",
				"description": "Internal External Switchover",
				"word": 8007,
				"offset": 12,
				"bits": 1,
				"values": [
					"Disable",
					"Enable"
				]
			},
			{
				"name": "CLKOUTEN",
				"description": "Clock Out Enable",
				"word": 8007,
				"offset": 11,
				"bits": 1,
				"values": [
					"Enabled on the CLKOUT pin",
					"Disabled. I/O function on the CLKOUT pin"
				]
			},
			{
				"name": "BOREN",
				"description": "Brown-out Reset Enable",
				"word": 8007,
				"offset": 9,
				"bits": 2,
				"values": [
					"BOR disabled",
					"BOR controlled by SBOREN bit of the BORCON register",
					"BOR enabled during operation and disabled in Sleep",
					"BOR enabled"
				]
			},
			{
				"name": "CPD",
				"description": "Data Code Protection",
				"word": 8007,
				"offset": 8,
				"bits": 1,
				"values": [
					"Enable",
					"Disable"
				]
			},
			{
				"name": "CP",
				"description": "Code Protection",
				"word": 8007,
				"offset": 7,
				"bits": 1,
				"values": [
					"Enable",
					"Disable"
				]
			},
			{
				"name": "MCLRE",
				"description": "RA3/MCLR/VPP Pin Function Select",
				"word": 8007,
				"offset": 6,
				"bits": 1,
				"values": [
					"MCLR/VPP pin function is digital input; MCLR internally disabled",
					"MCLR/VPP pin function is MCLR; Weak pull-up enabled"
				]
			},
			{
				"name": "PWRTE",
				"description": "Power-up Timer Enable",
				"word": 8007,
				"offset": 5,
				"bits": 1,
				"values": [
					"Enable",
					"Disable"
				]
			},
			{
				"name": "WDTE",
				"description": "Watchdog Timer Enable",
				"word": 8007,
				"offset": 3,
				"bits": 2,
				"values": [
					"Disabled",
					"Controlled by the SWDTEN bit in the WDTCON register",
					"Enabled while running and disabled in Sleep",
					"Enabled"
				]
			},
			{
				"name": "FOSC",
				"description": "Oscillator Selection",
				"word": 8007,
				"offset": 0,
				"bits": 3,
				"values": [
					"LP oscillator: Low-power crystal",
					"XT oscillator: Crystal/resonator",
					"HS oscillator: High-speed crystal/resonator",
					"EXTRC oscillator: External RC",
					"INTOSC oscillator",
					"ECL: External Clock, Low-Power mode (0-0.5 MHz)",
					"ECM: External Clock, Medium-Power mode (0.5-4 MHz)",
					"ECH: External Clock, High-Power mode (4-32 MHz)"
				]
			},
			{
				"name": "LVP",
				"description": "Low voltage Programming",
				"word": 8008,
				"offset": 13,
				"bits": 1,
				"values": [
					"Disable",
					"Enable"
				]
			},
			{
				"name": "DEBUG",
				"description": "In-Circuit Debugger Mode",
				"word": 8008,
				"offset": 12,
				"bits": 1,
				"values": [
					"ICSPCLK and ICSPDAT are dedicated to the debugger",
					"ICSPCLK and ICSPDAT are general purpose I/O pins"
				]
			},
			{
				"name": "BORV",
				"description": "Brown-out Reset Voltage Selection",
				"word": 8008,
				"offset": 10,
				"bits": 1,
				"values": [
					"2.7V (typical)",
					"2.4V (typical)"
				]
			},
			{
				"name": "STVREN",
				"description": "Stack Overflow/Underflow Reset Enable",
				"word": 8008,
				"offset": 9,
				"bits": 1,
				"values": [
					"Disable",
					"Enable"
				]
			},
			{
				"name": "PLLEN",
				"description": "PLL Enable",
				"word": 8008,
				"offset": 8,
				"bits": 1,
				"values": [
					"Disable",
					"Enable"
				]
			},
			{
				"name": "WRT",
				"description": " Flash Memory Self-Write Protection bits",
				"word": 8008,
				"offset": 0,
				"bits": 2,
				"values": [
					"000h to FFFh write-protected, no addresses may be modified by EECON control",
					"000h to 7FFh write-protected, 800h to FFFh may be modified by EECON control",
					"000h to 1FFh write-protected, 200h to FFFh may be modified by EECON control",
					"Write protection off"
				]
			}
		]
	}
}