
---------- Begin Simulation Statistics ----------
final_tick                               156092071000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 224620                       # Simulator instruction rate (inst/s)
host_mem_usage                                 694716                       # Number of bytes of host memory used
host_op_rate                                   225061                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   445.20                       # Real time elapsed on the host
host_tick_rate                              350614564                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196366                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.156092                       # Number of seconds simulated
sim_ticks                                156092071000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.694731                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095340                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101756                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81343                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727449                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             809                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              518                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477521                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65344                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196366                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.560921                       # CPI: cycles per instruction
system.cpu.discardedOps                        189850                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42608506                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43401680                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11000912                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        23966450                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.640648                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        156092071                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531407     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693599     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950622     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196366                       # Class of committed instruction
system.cpu.tickCycles                       132125621                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       184205                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        402016                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          234                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       399661                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        26359                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       804079                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          26362                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 156092071000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              78855                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       119782                       # Transaction distribution
system.membus.trans_dist::CleanEvict            64412                       # Transaction distribution
system.membus.trans_dist::ReadExReq            138967                       # Transaction distribution
system.membus.trans_dist::ReadExResp           138967                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         78855                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       619838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 619838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     21606656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                21606656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            217822                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  217822    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              217822                       # Request fanout histogram
system.membus.respLayer1.occupancy         1178980500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           881144000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 156092071000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            171774                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       443637                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           10                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          159336                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           232646                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          232646                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           675                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       171099                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1360                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1207139                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1208499                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        43840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     46566400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               46610240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          203324                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7666048                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           607744                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.043770                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.204607                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 581146     95.62%     95.62% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  26595      4.38%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             607744                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1451809000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1211238996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2025000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 156092071000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   17                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               186577                       # number of demand (read+write) hits
system.l2.demand_hits::total                   186594                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  17                       # number of overall hits
system.l2.overall_hits::.cpu.data              186577                       # number of overall hits
system.l2.overall_hits::total                  186594                       # number of overall hits
system.l2.demand_misses::.cpu.inst                658                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             217168                       # number of demand (read+write) misses
system.l2.demand_misses::total                 217826                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               658                       # number of overall misses
system.l2.overall_misses::.cpu.data            217168                       # number of overall misses
system.l2.overall_misses::total                217826                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65679000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  22556324000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      22622003000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65679000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  22556324000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     22622003000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              675                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           403745                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               404420                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             675                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          403745                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              404420                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.974815                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.537884                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.538613                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.974815                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.537884                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.538613                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99816.109422                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 103865.781331                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103853.548245                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99816.109422                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 103865.781331                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103853.548245                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              119782                       # number of writebacks
system.l2.writebacks::total                    119782                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           658                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        217164                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            217822                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          658                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       217164                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           217822                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52519000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  18212729000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18265248000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52519000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  18212729000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18265248000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.974815                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.537874                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.538603                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.974815                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.537874                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.538603                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79816.109422                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 83866.243945                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83854.009237                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79816.109422                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 83866.243945                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83854.009237                       # average overall mshr miss latency
system.l2.replacements                         203324                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       323855                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           323855                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       323855                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       323855                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           10                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               10                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           10                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           10                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         7232                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          7232                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             93679                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 93679                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          138967                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              138967                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  14726896000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14726896000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        232646                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            232646                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.597332                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.597332                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 105974.051393                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105974.051393                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       138967                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         138967                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11947556000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11947556000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.597332                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.597332                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 85974.051393                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85974.051393                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          658                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              658                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65679000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65679000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.974815                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.974815                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99816.109422                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99816.109422                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          658                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          658                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52519000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52519000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.974815                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.974815                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79816.109422                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79816.109422                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         92898                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             92898                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        78201                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           78201                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   7829428000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7829428000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       171099                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        171099                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.457051                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.457051                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 100119.282362                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100119.282362                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        78197                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        78197                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6265173000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6265173000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.457028                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.457028                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80120.375462                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80120.375462                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 156092071000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32037.136081                       # Cycle average of tags in use
system.l2.tags.total_refs                      796609                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    236092                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.374147                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     776.921903                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        80.294629                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31179.919549                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.023710                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002450                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.951536                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977696                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          129                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1178                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9708                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        21689                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1039937                       # Number of tag accesses
system.l2.tags.data_accesses                  1039937                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 156092071000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       13898496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           13940608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7666048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7666048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             658                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          217164                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              217822                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       119782                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             119782                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            269789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          89040372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              89310161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       269789                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           269789                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       49112347                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             49112347                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       49112347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           269789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         89040372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            138422508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119776.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       658.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    216941.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.016897750500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7007                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7007                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              587205                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             112915                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      217822                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     119782                       # Number of write requests accepted
system.mem_ctrls.readBursts                    217822                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   119782                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    223                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     6                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7224                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.43                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2984782000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1087995000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7064763250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13716.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32466.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   137005                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   71821                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.96                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                59.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                217822                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               119782                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  167763                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   49447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       128520                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    167.990040                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   101.839516                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.559237                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        91579     71.26%     71.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        14533     11.31%     82.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4279      3.33%     85.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2007      1.56%     87.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8769      6.82%     94.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          943      0.73%     95.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          398      0.31%     95.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          354      0.28%     95.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5658      4.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       128520                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7007                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.053518                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.828686                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     97.194659                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6878     98.16%     98.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           39      0.56%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           87      1.24%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7007                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7007                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.090624                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.057525                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.065608                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3295     47.02%     47.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              136      1.94%     48.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3258     46.50%     95.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              286      4.08%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               28      0.40%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7007                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               13926336                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14272                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7664256                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                13940608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7666048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        89.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        49.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     89.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     49.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  156092039000                       # Total gap between requests
system.mem_ctrls.avgGap                     462352.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     13884224                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7664256                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 269789.488538466510                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 88948938.348059967160                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 49100866.885160364211                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          658                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       217164                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       119782                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18745750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   7046017500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3673356171750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28488.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32445.61                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  30667013.17                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    61.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            448920360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            238595445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           771219960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          305270820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12321688080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      33506190870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      31723615680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        79315501215                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        508.132801                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  82115062250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5212220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  68764788750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            468762420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            249137955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           782436900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319845060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12321688080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      34015114800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      31295048160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        79452033375                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        509.007491                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  80998129250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5212220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  69881721750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    156092071000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 156092071000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662392                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662392                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662392                       # number of overall hits
system.cpu.icache.overall_hits::total         9662392                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          675                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            675                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          675                       # number of overall misses
system.cpu.icache.overall_misses::total           675                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     69446000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     69446000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     69446000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     69446000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663067                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663067                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663067                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663067                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000070                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000070                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000070                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000070                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 102882.962963                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 102882.962963                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 102882.962963                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 102882.962963                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           10                       # number of writebacks
system.cpu.icache.writebacks::total                10                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          675                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          675                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          675                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          675                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     68096000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     68096000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     68096000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     68096000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 100882.962963                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 100882.962963                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 100882.962963                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 100882.962963                       # average overall mshr miss latency
system.cpu.icache.replacements                     10                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662392                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662392                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          675                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           675                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     69446000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     69446000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663067                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663067                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 102882.962963                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 102882.962963                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          675                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          675                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     68096000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     68096000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 100882.962963                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 100882.962963                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 156092071000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           547.422550                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663067                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               675                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14315.654815                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   547.422550                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.133648                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.133648                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          665                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          665                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.162354                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9663742                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9663742                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 156092071000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 156092071000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 156092071000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51632358                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51632358                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51632875                       # number of overall hits
system.cpu.dcache.overall_hits::total        51632875                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       448440                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         448440                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       456340                       # number of overall misses
system.cpu.dcache.overall_misses::total        456340                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  29392643000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  29392643000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  29392643000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  29392643000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52080798                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52080798                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52089215                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52089215                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008610                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008610                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008761                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008761                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65544.204353                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65544.204353                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64409.525792                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64409.525792                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       101659                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3133                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.447814                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       323855                       # number of writebacks
system.cpu.dcache.writebacks::total            323855                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52590                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52590                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52590                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52590                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       395850                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       395850                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       403745                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       403745                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  26942943000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  26942943000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27759883999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27759883999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007601                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007601                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007751                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007751                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 68063.516484                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68063.516484                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 68755.982115                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68755.982115                       # average overall mshr miss latency
system.cpu.dcache.replacements                 399649                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40966871                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40966871                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       163828                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        163828                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9874174000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9874174000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41130699                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41130699                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003983                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003983                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60271.589716                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60271.589716                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          587                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          587                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       163241                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       163241                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9520329000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9520329000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003969                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003969                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 58320.697619                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58320.697619                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10665487                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10665487                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       284612                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       284612                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  19518469000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19518469000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950099                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950099                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.025992                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025992                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68579.220131                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68579.220131                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52003                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52003                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       232609                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       232609                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  17422614000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17422614000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021243                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021243                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74900.859382                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74900.859382                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          517                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           517                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7900                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7900                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8417                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8417                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.938577                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.938577                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7895                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7895                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    816940999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    816940999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.937983                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.937983                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 103475.744015                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 103475.744015                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 156092071000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4040.151016                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52036696                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            403745                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            128.885054                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4040.151016                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.986365                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.986365                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          138                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          376                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1987                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1577                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52493036                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52493036                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 156092071000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 156092071000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
