5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (real5.2.vcd) 2 -o (real5.2.cdd) 2 -v (real5.2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 real5.2.v 8 43 1
2 1 3d 13 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 10 1110005 1 0 63 0 64 53 0 11.610000
1 b 2 11 1070005 1 0 0 0 1 17 0 1 0 1 0 0
4 1 13 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 real5.2.v 0 18 1
2 2 0 14 b000d 1 1004 0 0 64 20 1 2.7
2 3 0 14 50007 1 1004 0 0 64 20 1 4.3
2 4 3 14 5000d 1 1044 2 3 64 22 0 11.610000
2 5 1 14 10001 0 1410 0 0 64 37 a
2 6 37 14 1000d 1 16 4 5
2 7 0 15 50008 1 21004 0 0 1 16 0 0
2 8 1 15 10001 0 1410 0 0 1 1 b
2 9 37 15 10008 1 16 7 8
2 10 0 16 20002 1 1008 0 0 32 48 5 0
2 11 2c 16 10002 2 900a 10 0 32 18 0 ffffffff 0 0 0 0
2 12 0 17 400046 1 1004 0 0 64 20 1 0.00001
2 13 0 17 340038 1 1004 0 0 64 20 1 11.61
2 14 6c 17 340038 1 1000 13 0 64 22 0 11.610000
2 15 70 17 280039 1 1000 0 14 64 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
2 16 47 17 280039 1 100028 15 0 fabs.b
2 17 1 17 240024 1 1004 0 0 64 37 a
2 18 6c 17 240024 1 1000 17 0 64 22 0 11.610000
2 19 70 17 180025 1 1000 0 18 64 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
2 20 47 17 180025 1 100028 19 0 fabs.a
2 21 6b 17 180039 1 101030 16 20 1 18 0 1 0 0 0 0
2 22 3a 17 12003a 1 105014 0 21 64 18 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 fabs
2 23 6c 17 12003a 1 101020 22 0 64 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
2 24 71 17 5003c 1 101010 0 23 64 22 0 0.000000
2 25 d 17 50046 1 101038 12 24 1 18 0 1 0 1 0 0
2 26 1 17 10001 0 1410 0 0 1 1 b
2 27 37 17 10046 1 10003a 25 26
4 6 14 1 11 9 9 6
4 9 15 1 0 11 11 6
4 11 16 1 0 27 0 6
4 27 17 1 0 0 0 6
3 1 main.$u1 "main.$u1" 0 real5.2.v 0 27 1
3 2 main.fabs "main.fabs" 0 real5.2.v 29 41 1
2 28 3d 33 20006 1 5802 0 0 1 18 0 1 0 0 0 0 $u2
1 fabs 3 29 1090010 1 0 63 0 64 17 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0
1 a 4 30 100000f 1 0 63 0 64 17 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0
1 b 5 31 100000f 1 0 63 0 64 17 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0
1 x 6 32 1110007 1 0 63 0 64 53 0 11.610000
1 y 7 32 111000a 1 0 63 0 64 53 0 11.610000
4 28 33 2 11 0 0 28
3 1 main.fabs.$u2 "main.fabs.$u2" 0 real5.2.v 0 40 1
2 29 1 34 150015 1 1808 0 0 64 1 a
2 30 6c 34 150015 1 1800 29 0 64 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
2 31 71 34 80017 1 1800 0 30 64 22 0 11.610000
2 32 1 34 40004 0 1c10 0 0 64 37 x
2 33 37 34 40017 1 100836 31 32
2 34 1 35 150015 1 1808 0 0 64 1 b
2 35 6c 35 150015 1 1800 34 0 64 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
2 36 71 35 80017 1 1800 0 35 64 22 0 11.610000
2 37 1 35 40004 0 1c10 0 0 64 37 y
2 38 37 35 40017 1 100836 36 37
2 39 1 36 c000c 1 1804 0 0 64 37 y
2 40 1 36 80008 1 1804 0 0 64 37 x
2 41 e 36 8000c 1 1844 39 40 1 50 0 1 1 0 0 0
2 42 39 36 4000e 1 806 41 0
2 43 1 39 1e001e 1 1804 0 0 64 37 x
2 44 1 39 1a001a 1 1804 0 0 64 37 y
2 45 7 39 1a001e 1 1848 43 44 64 54 0 0.000000
2 46 6c 39 1a001e 1 1800 45 0 64 22 0 0.000000
2 47 70 39 d0020 1 1800 0 46 64 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
2 48 1 39 60009 0 1c10 0 0 64 1 fabs
2 49 37 39 60020 1 100836 47 48
2 50 1 37 1e001e 0 1810 0 0 64 37 y
2 51 1 37 1a001a 0 1810 0 0 64 37 x
2 52 7 37 1a001e 0 1830 50 51 64 54 0 0.000000
2 53 6c 37 1a001e 0 1820 52 0 64 22 0 0.000000
2 54 70 37 d0020 0 1810 0 53 64 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
2 55 1 37 60009 0 1c10 0 0 64 1 fabs
2 56 37 37 60020 0 100832 54 55
4 33 34 4 11 38 38 33
4 38 35 4 0 42 42 33
4 42 36 4 0 56 49 33
4 56 37 6 0 0 0 33
4 49 39 6 0 0 0 33
