

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3'
================================================================
* Date:           Fri May 10 12:36:11 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_14 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.182 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_34_3  |        6|        6|         2|          1|          1|     6|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.39>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 5 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln40_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln40"   --->   Operation 6 'read' 'zext_ln40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%arg1_r_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_7_reload"   --->   Operation 7 'read' 'arg1_r_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%arg1_r_6_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_6_reload"   --->   Operation 8 'read' 'arg1_r_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%arg1_r_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_5_reload"   --->   Operation 9 'read' 'arg1_r_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%arg1_r_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_4_reload"   --->   Operation 10 'read' 'arg1_r_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arg1_r_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_3_reload"   --->   Operation 11 'read' 'arg1_r_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arg1_r_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_reload"   --->   Operation 12 'read' 'arg1_r_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln40_cast = zext i32 %zext_ln40_read"   --->   Operation 13 'zext' 'zext_ln40_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 3, i4 %i_2"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc53"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = load i4 %i_2"   --->   Operation 16 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.79ns)   --->   "%icmp_ln34 = icmp_eq  i4 %i, i4 9" [d3.cpp:34]   --->   Operation 17 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %for.inc53.split, void %VITIS_LOOP_44_5.exitStub" [d3.cpp:34]   --->   Operation 18 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i4 %i" [d3.cpp:34]   --->   Operation 19 'trunc' 'trunc_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%lshr_ln22_2 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %i, i32 1, i32 3" [d3.cpp:22]   --->   Operation 20 'partselect' 'lshr_ln22_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i3 %lshr_ln22_2" [d3.cpp:22]   --->   Operation 21 'zext' 'zext_ln22' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty = trunc i4 %i"   --->   Operation 22 'trunc' 'empty' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.67ns)   --->   "%sub_ln37 = sub i3 2, i3 %empty" [d3.cpp:37]   --->   Operation 23 'sub' 'sub_ln37' <Predicate = (!icmp_ln34)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.72ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 0, i32 0, i32 %arg1_r_2_reload_read, i32 %arg1_r_3_reload_read, i32 %arg1_r_4_reload_read, i32 %arg1_r_5_reload_read, i32 %arg1_r_6_reload_read, i32 %arg1_r_7_reload_read, i3 %sub_ln37" [d3.cpp:40]   --->   Operation 24 'mux' 'tmp_4' <Predicate = (!icmp_ln34)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%arr_addr = getelementptr i64 %arr, i64 0, i64 %zext_ln22" [d3.cpp:40]   --->   Operation 25 'getelementptr' 'arr_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%arr_1_addr = getelementptr i64 %arr_1, i64 0, i64 %zext_ln22" [d3.cpp:40]   --->   Operation 26 'getelementptr' 'arr_1_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (0.67ns)   --->   "%arr_load = load i3 %arr_addr" [d3.cpp:40]   --->   Operation 27 'load' 'arr_load' <Predicate = (!icmp_ln34)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 28 [2/2] (0.67ns)   --->   "%arr_1_load = load i3 %arr_1_addr" [d3.cpp:40]   --->   Operation 28 'load' 'arr_1_load' <Predicate = (!icmp_ln34)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %trunc_ln34, void %arrayidx51.case.0, void %arrayidx51.case.1" [d3.cpp:40]   --->   Operation 29 'br' 'br_ln40' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%add_ln34 = add i4 %i, i4 1" [d3.cpp:34]   --->   Operation 30 'add' 'add_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln34 = store i4 %add_ln34, i4 %i_2" [d3.cpp:34]   --->   Operation 31 'store' 'store_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.inc53" [d3.cpp:34]   --->   Operation 32 'br' 'br_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.18>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [d3.cpp:36]   --->   Operation 33 'specpipeline' 'specpipeline_ln36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6" [d3.cpp:22]   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [d3.cpp:34]   --->   Operation 35 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i32 %tmp_4" [d3.cpp:40]   --->   Operation 36 'zext' 'zext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (0.62ns)   --->   Input mux for Operation 37 '%mul_ln40 = mul i63 %zext_ln40_cast, i63 %zext_ln40_1'
ST_2 : Operation 37 [1/1] (2.79ns)   --->   "%mul_ln40 = mul i63 %zext_ln40_cast, i63 %zext_ln40_1" [d3.cpp:40]   --->   Operation 37 'mul' 'mul_ln40' <Predicate = true> <Delay = 2.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40, i1 0" [d3.cpp:40]   --->   Operation 38 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/2] (0.67ns)   --->   "%arr_load = load i3 %arr_addr" [d3.cpp:40]   --->   Operation 39 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_2 : Operation 40 [1/2] (0.67ns)   --->   "%arr_1_load = load i3 %arr_1_addr" [d3.cpp:40]   --->   Operation 40 'load' 'arr_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_2 : Operation 41 [1/1] (0.42ns)   --->   "%tmp_5 = mux i64 @_ssdm_op_Mux.ap_auto.2i64.i1, i64 %arr_load, i64 %arr_1_load, i1 %trunc_ln34" [d3.cpp:40]   --->   Operation 41 'mux' 'tmp_5' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.08ns)   --->   "%add_ln40 = add i64 %tmp_5, i64 %shl_ln1" [d3.cpp:40]   --->   Operation 42 'add' 'add_ln40' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.67ns)   --->   "%store_ln40 = store i64 %add_ln40, i3 %arr_addr" [d3.cpp:40]   --->   Operation 43 'store' 'store_ln40' <Predicate = (!trunc_ln34)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx51.exit" [d3.cpp:40]   --->   Operation 44 'br' 'br_ln40' <Predicate = (!trunc_ln34)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.67ns)   --->   "%store_ln40 = store i64 %add_ln40, i3 %arr_1_addr" [d3.cpp:40]   --->   Operation 45 'store' 'store_ln40' <Predicate = (trunc_ln34)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx51.exit" [d3.cpp:40]   --->   Operation 46 'br' 'br_ln40' <Predicate = (trunc_ln34)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arr_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ arr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ arg1_r_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_3_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_4_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_5_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_6_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_7_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln40]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_2                    (alloca           ) [ 010]
zext_ln40_read         (read             ) [ 000]
arg1_r_7_reload_read   (read             ) [ 000]
arg1_r_6_reload_read   (read             ) [ 000]
arg1_r_5_reload_read   (read             ) [ 000]
arg1_r_4_reload_read   (read             ) [ 000]
arg1_r_3_reload_read   (read             ) [ 000]
arg1_r_2_reload_read   (read             ) [ 000]
zext_ln40_cast         (zext             ) [ 011]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i                      (load             ) [ 000]
icmp_ln34              (icmp             ) [ 010]
br_ln34                (br               ) [ 000]
trunc_ln34             (trunc            ) [ 011]
lshr_ln22_2            (partselect       ) [ 000]
zext_ln22              (zext             ) [ 000]
empty                  (trunc            ) [ 000]
sub_ln37               (sub              ) [ 000]
tmp_4                  (mux              ) [ 011]
arr_addr               (getelementptr    ) [ 011]
arr_1_addr             (getelementptr    ) [ 011]
br_ln40                (br               ) [ 000]
add_ln34               (add              ) [ 000]
store_ln34             (store            ) [ 000]
br_ln34                (br               ) [ 000]
specpipeline_ln36      (specpipeline     ) [ 000]
speclooptripcount_ln22 (speclooptripcount) [ 000]
specloopname_ln34      (specloopname     ) [ 000]
zext_ln40_1            (zext             ) [ 000]
mul_ln40               (mul              ) [ 000]
shl_ln1                (bitconcatenate   ) [ 000]
arr_load               (load             ) [ 000]
arr_1_load             (load             ) [ 000]
tmp_5                  (mux              ) [ 000]
add_ln40               (add              ) [ 000]
store_ln40             (store            ) [ 000]
br_ln40                (br               ) [ 000]
store_ln40             (store            ) [ 000]
br_ln40                (br               ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arr_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arg1_r_2_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arg1_r_3_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_3_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arg1_r_4_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_4_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arg1_r_5_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_5_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arg1_r_6_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_6_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arg1_r_7_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_7_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="zext_ln40">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i32.i3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i63.i1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2i64.i1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="i_2_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="zext_ln40_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln40_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="arg1_r_7_reload_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_7_reload_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="arg1_r_6_reload_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_6_reload_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="arg1_r_5_reload_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_5_reload_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="arg1_r_4_reload_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_4_reload_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="arg1_r_3_reload_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_3_reload_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="arg1_r_2_reload_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_reload_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="arr_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="3" slack="0"/>
<pin id="110" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_addr/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="arr_1_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="64" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="3" slack="0"/>
<pin id="117" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_1_addr/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="3" slack="1"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="0" index="2" bw="0" slack="0"/>
<pin id="125" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="126" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="127" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="128" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_load/1 store_ln40/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="3" slack="1"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="0" index="2" bw="0" slack="0"/>
<pin id="135" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="136" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="137" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="138" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_1_load/1 store_ln40/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="mul_ln40_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="1"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="zext_ln40_cast_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_cast/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln0_store_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="3" slack="0"/>
<pin id="150" dir="0" index="1" bw="4" slack="0"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="i_load_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="0"/>
<pin id="155" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="icmp_ln34_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="0"/>
<pin id="158" dir="0" index="1" bw="4" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="trunc_ln34_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="4" slack="0"/>
<pin id="164" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="lshr_ln22_2_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="3" slack="0"/>
<pin id="168" dir="0" index="1" bw="4" slack="0"/>
<pin id="169" dir="0" index="2" bw="1" slack="0"/>
<pin id="170" dir="0" index="3" bw="3" slack="0"/>
<pin id="171" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln22_2/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln22_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="3" slack="0"/>
<pin id="178" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="empty_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="4" slack="0"/>
<pin id="184" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="sub_ln37_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="3" slack="0"/>
<pin id="188" dir="0" index="1" bw="3" slack="0"/>
<pin id="189" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln37/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_4_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="0" index="3" bw="32" slack="0"/>
<pin id="197" dir="0" index="4" bw="32" slack="0"/>
<pin id="198" dir="0" index="5" bw="32" slack="0"/>
<pin id="199" dir="0" index="6" bw="32" slack="0"/>
<pin id="200" dir="0" index="7" bw="32" slack="0"/>
<pin id="201" dir="0" index="8" bw="32" slack="0"/>
<pin id="202" dir="0" index="9" bw="3" slack="0"/>
<pin id="203" dir="1" index="10" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="add_ln34_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="4" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln34_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="4" slack="0"/>
<pin id="222" dir="0" index="1" bw="4" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln40_1_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="1"/>
<pin id="227" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="shl_ln1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="0"/>
<pin id="231" dir="0" index="1" bw="63" slack="0"/>
<pin id="232" dir="0" index="2" bw="1" slack="0"/>
<pin id="233" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_5_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="0"/>
<pin id="239" dir="0" index="1" bw="64" slack="0"/>
<pin id="240" dir="0" index="2" bw="64" slack="0"/>
<pin id="241" dir="0" index="3" bw="1" slack="1"/>
<pin id="242" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="add_ln40_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="0"/>
<pin id="248" dir="0" index="1" bw="64" slack="0"/>
<pin id="249" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/2 "/>
</bind>
</comp>

<comp id="254" class="1005" name="i_2_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="4" slack="0"/>
<pin id="256" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="261" class="1005" name="zext_ln40_cast_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="63" slack="1"/>
<pin id="263" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln40_cast "/>
</bind>
</comp>

<comp id="269" class="1005" name="trunc_ln34_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="1"/>
<pin id="271" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln34 "/>
</bind>
</comp>

<comp id="274" class="1005" name="tmp_4_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="279" class="1005" name="arr_addr_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="3" slack="1"/>
<pin id="281" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="arr_addr "/>
</bind>
</comp>

<comp id="285" class="1005" name="arr_1_addr_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="3" slack="1"/>
<pin id="287" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="arr_1_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="18" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="20" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="16" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="20" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="36" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="0" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="36" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="129"><net_src comp="106" pin="3"/><net_sink comp="120" pin=2"/></net>

<net id="139"><net_src comp="113" pin="3"/><net_sink comp="130" pin=2"/></net>

<net id="147"><net_src comp="64" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="22" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="160"><net_src comp="153" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="24" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="165"><net_src comp="153" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="26" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="153" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="174"><net_src comp="18" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="175"><net_src comp="28" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="179"><net_src comp="166" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="181"><net_src comp="176" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="185"><net_src comp="153" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="30" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="182" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="204"><net_src comp="32" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="205"><net_src comp="34" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="206"><net_src comp="34" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="207"><net_src comp="100" pin="2"/><net_sink comp="192" pin=3"/></net>

<net id="208"><net_src comp="94" pin="2"/><net_sink comp="192" pin=4"/></net>

<net id="209"><net_src comp="88" pin="2"/><net_sink comp="192" pin=5"/></net>

<net id="210"><net_src comp="82" pin="2"/><net_sink comp="192" pin=6"/></net>

<net id="211"><net_src comp="76" pin="2"/><net_sink comp="192" pin=7"/></net>

<net id="212"><net_src comp="70" pin="2"/><net_sink comp="192" pin=8"/></net>

<net id="213"><net_src comp="186" pin="2"/><net_sink comp="192" pin=9"/></net>

<net id="218"><net_src comp="153" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="38" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="214" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="225" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="234"><net_src comp="54" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="140" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="56" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="243"><net_src comp="58" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="120" pin="7"/><net_sink comp="237" pin=1"/></net>

<net id="245"><net_src comp="130" pin="7"/><net_sink comp="237" pin=2"/></net>

<net id="250"><net_src comp="237" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="229" pin="3"/><net_sink comp="246" pin=1"/></net>

<net id="252"><net_src comp="246" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="253"><net_src comp="246" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="257"><net_src comp="60" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="260"><net_src comp="254" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="264"><net_src comp="144" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="272"><net_src comp="162" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="237" pin=3"/></net>

<net id="277"><net_src comp="192" pin="10"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="282"><net_src comp="106" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="284"><net_src comp="279" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="288"><net_src comp="113" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="290"><net_src comp="285" pin="1"/><net_sink comp="130" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arr_1 | {2 }
	Port: arr | {2 }
 - Input state : 
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arr_1 | {1 2 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arr | {1 2 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_2_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_3_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_4_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_5_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_6_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_7_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : zext_ln40 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln34 : 2
		br_ln34 : 3
		trunc_ln34 : 2
		lshr_ln22_2 : 2
		zext_ln22 : 3
		empty : 2
		sub_ln37 : 3
		tmp_4 : 4
		arr_addr : 4
		arr_1_addr : 4
		arr_load : 5
		arr_1_load : 5
		br_ln40 : 3
		add_ln34 : 2
		store_ln34 : 3
	State 2
		mul_ln40 : 1
		shl_ln1 : 2
		tmp_5 : 1
		add_ln40 : 3
		store_ln40 : 4
		store_ln40 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|    add   |          add_ln34_fu_214         |    0    |    0    |    12   |
|          |          add_ln40_fu_246         |    0    |    0    |    71   |
|----------|----------------------------------|---------|---------|---------|
|    mux   |           tmp_4_fu_192           |    0    |    0    |    43   |
|          |           tmp_5_fu_237           |    0    |    0    |    9    |
|----------|----------------------------------|---------|---------|---------|
|    mul   |          mul_ln40_fu_140         |    4    |    0    |    20   |
|----------|----------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln34_fu_156         |    0    |    0    |    12   |
|----------|----------------------------------|---------|---------|---------|
|    sub   |          sub_ln37_fu_186         |    0    |    0    |    10   |
|----------|----------------------------------|---------|---------|---------|
|          |     zext_ln40_read_read_fu_64    |    0    |    0    |    0    |
|          |  arg1_r_7_reload_read_read_fu_70 |    0    |    0    |    0    |
|          |  arg1_r_6_reload_read_read_fu_76 |    0    |    0    |    0    |
|   read   |  arg1_r_5_reload_read_read_fu_82 |    0    |    0    |    0    |
|          |  arg1_r_4_reload_read_read_fu_88 |    0    |    0    |    0    |
|          |  arg1_r_3_reload_read_read_fu_94 |    0    |    0    |    0    |
|          | arg1_r_2_reload_read_read_fu_100 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |       zext_ln40_cast_fu_144      |    0    |    0    |    0    |
|   zext   |         zext_ln22_fu_176         |    0    |    0    |    0    |
|          |        zext_ln40_1_fu_225        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln34_fu_162        |    0    |    0    |    0    |
|          |           empty_fu_182           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|partselect|        lshr_ln22_2_fu_166        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|bitconcatenate|          shl_ln1_fu_229          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    4    |    0    |   177   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  arr_1_addr_reg_285  |    3   |
|   arr_addr_reg_279   |    3   |
|      i_2_reg_254     |    4   |
|     tmp_4_reg_274    |   32   |
|  trunc_ln34_reg_269  |    1   |
|zext_ln40_cast_reg_261|   63   |
+----------------------+--------+
|         Total        |   106  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_120 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_130 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    0   ||  0.854  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   177  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   106  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    0   |   106  |   195  |
+-----------+--------+--------+--------+--------+
