// Seed: 2782525412
module module_0 (
    output wire id_0,
    input  tri  id_1
);
  wire [1 : -1] id_3;
  assign id_0 = id_3;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    output supply0 id_2,
    input wor id_3,
    output logic id_4,
    input supply0 id_5,
    input tri0 id_6,
    output tri0 id_7
);
  parameter id_9 = 1;
  logic id_10;
  module_0 modCall_1 (
      id_7,
      id_5
  );
  initial begin : LABEL_0
    if (1) begin : LABEL_1
      id_4 <= $realtime;
    end
  end
endmodule
