// Seed: 986141753
module module_0 (
    output uwire id_0,
    input  uwire id_1
);
  wire id_3;
endmodule
module module_1 (
    output wand id_0,
    output logic id_1,
    input supply0 id_2,
    input wand id_3,
    input logic id_4,
    input wor id_5,
    input logic id_6,
    input tri id_7,
    output tri1 id_8
);
  supply1 id_10 = id_3;
  module_0 modCall_1 (
      id_10,
      id_5
  );
  assign modCall_1.type_0 = 0;
  always_comb #1 begin : LABEL_0
    if (1) id_1 <= id_6;
    else begin : LABEL_0
      for (id_8 = 1 - 1 | 1; id_2; id_8 = 1)
      while (id_6) begin : LABEL_0
        id_1 = id_4;
      end
      id_1 <= 1;
      $display(1);
    end
  end
endmodule
