Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Oct  5 17:30:25 2023
| Host         : Valkyrie running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Differental_Phasemeter_wrapper_timing_summary_routed.rpt -pb Differental_Phasemeter_wrapper_timing_summary_routed.pb -rpx Differental_Phasemeter_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Differental_Phasemeter_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      1           
TIMING-7   Critical Warning  No common node between related clocks               1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
DPIR-1     Warning           Asynchronous driver check                           768         
LUTAR-1    Warning           LUT drives async reset alert                        7           
TIMING-16  Warning           Large setup violation                               36          
TIMING-18  Warning           Missing input or output delay                       30          
ULMTCS-1   Warning           Control Sets use limits recommend reduction         1           
XDCC-5     Warning           User Non-Timing constraint/property overwritten     4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.221     -196.668                    362                29479        0.011        0.000                      0                29449        1.845        0.000                       0                 12037  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                          ------------         ----------      --------------
Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_Differental_Phasemeter_clk_wiz_0_0                  {0.000 2.000}        4.000           250.000         
  clkfbout_Differental_Phasemeter_clk_wiz_0_0                  {0.000 4.000}        8.000           125.000         
adc_clk                                                        {0.000 4.000}        8.000           125.000         
clk_fpga_0                                                     {0.000 4.000}        8.000           125.000         
clk_fpga_1                                                     {0.000 3.281}        6.562           152.393         
rx_clk                                                         {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_Differental_Phasemeter_clk_wiz_0_0                                                                                                                                                                    1.845        0.000                       0                     4  
  clkfbout_Differental_Phasemeter_clk_wiz_0_0                                                                                                                                                                    5.845        0.000                       0                     3  
adc_clk                                                             -1.221     -196.009                    355                13821        0.023        0.000                      0                13807        2.750        0.000                       0                  5832  
clk_fpga_0                                                           0.069        0.000                      0                13318        0.011        0.000                      0                13318        3.020        0.000                       0                  6197  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk            -0.531       -6.860                     43                 2026        0.140        0.000                      0                 2018  
adc_clk       clk_fpga_0          6.655        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  adc_clk            adc_clk                  0.682        0.000                      0                 1765        0.137        0.000                      0                 1765  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0    adc_clk       
(none)                      clk_fpga_0    
(none)        adc_clk       clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                   From Clock                                   To Clock                                   
----------                                   ----------                                   --------                                   
(none)                                       adc_clk                                                                                   
(none)                                       clk_out1_Differental_Phasemeter_clk_wiz_0_0                                               
(none)                                       clkfbout_Differental_Phasemeter_clk_wiz_0_0                                               
(none)                                                                                    adc_clk                                      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clk_in1
  To Clock:  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Differental_Phasemeter_clk_wiz_0_0
  To Clock:  clk_out1_Differental_Phasemeter_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Differental_Phasemeter_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Differental_Phasemeter_clk_wiz_0_0
  To Clock:  clkfbout_Differental_Phasemeter_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Differental_Phasemeter_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :          355  Failing Endpoints,  Worst Slack       -1.221ns,  Total Violation     -196.009ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.221ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/output_register_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        9.182ns  (logic 7.194ns (78.349%)  route 1.988ns (21.651%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 12.397 - 8.000 ) 
    Source Clock Delay      (SCD):    4.826ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.665     4.826    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/Clock
    SLICE_X10Y64         FDCE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/output_register_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDCE (Prop_fdce_C_Q)         0.518     5.344 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/output_register_reg[16]/Q
                         net (fo=4, routed)           1.079     6.423    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Q[16]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.459 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__7/PCOUT[47]
                         net (fo=1, routed)           0.056    10.515    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__7_n_106
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.033 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__8/P[3]
                         net (fo=1, routed)           0.853    12.886    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__8_n_102
    SLICE_X9Y69          LUT2 (Prop_lut2_I1_O)        0.124    13.010 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline[23]_i_4/O
                         net (fo=1, routed)           0.000    13.010    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline[23]_i_4_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.560 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.560    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[23]_i_1_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.674 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.674    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[27]_i_1_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.008 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.008    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[31]_i_1_n_6
    SLICE_X9Y71          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.485    12.397    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X9Y71          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[29]/C
                         clock pessimism              0.363    12.760    
                         clock uncertainty           -0.035    12.725    
    SLICE_X9Y71          FDRE (Setup_fdre_C_D)        0.062    12.787    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[29]
  -------------------------------------------------------------------
                         required time                         12.787    
                         arrival time                         -14.008    
  -------------------------------------------------------------------
                         slack                                 -1.221    

Slack (VIOLATED) :        -1.200ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/output_register_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        9.161ns  (logic 7.173ns (78.299%)  route 1.988ns (21.701%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 12.397 - 8.000 ) 
    Source Clock Delay      (SCD):    4.826ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.665     4.826    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/Clock
    SLICE_X10Y64         FDCE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/output_register_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDCE (Prop_fdce_C_Q)         0.518     5.344 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/output_register_reg[16]/Q
                         net (fo=4, routed)           1.079     6.423    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Q[16]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.459 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__7/PCOUT[47]
                         net (fo=1, routed)           0.056    10.515    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__7_n_106
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.033 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__8/P[3]
                         net (fo=1, routed)           0.853    12.886    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__8_n_102
    SLICE_X9Y69          LUT2 (Prop_lut2_I1_O)        0.124    13.010 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline[23]_i_4/O
                         net (fo=1, routed)           0.000    13.010    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline[23]_i_4_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.560 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.560    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[23]_i_1_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.674 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.674    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[27]_i_1_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.987 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.987    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[31]_i_1_n_4
    SLICE_X9Y71          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.485    12.397    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X9Y71          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[31]/C
                         clock pessimism              0.363    12.760    
                         clock uncertainty           -0.035    12.725    
    SLICE_X9Y71          FDRE (Setup_fdre_C_D)        0.062    12.787    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[31]
  -------------------------------------------------------------------
                         required time                         12.787    
                         arrival time                         -13.987    
  -------------------------------------------------------------------
                         slack                                 -1.200    

Slack (VIOLATED) :        -1.190ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/output_register_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/I_Pipeline_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        9.064ns  (logic 7.097ns (78.302%)  route 1.967ns (21.698%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 12.399 - 8.000 ) 
    Source Clock Delay      (SCD):    4.815ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.654     4.815    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Clock
    SLICE_X33Y24         FDCE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/output_register_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDCE (Prop_fdce_C_Q)         0.456     5.271 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/output_register_reg[7]_replica/Q
                         net (fo=3, routed)           0.631     5.902    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/Q[7]_repN_alias
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     9.938 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG/PCOUT[47]
                         net (fo=1, routed)           0.002     9.940    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.458 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__0/P[1]
                         net (fo=1, routed)           1.324    12.783    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__0_n_104
    SLICE_X14Y24         LUT2 (Prop_lut2_I1_O)        0.124    12.907 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/I_Pipeline[19]_i_2/O
                         net (fo=1, routed)           0.000    12.907    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/I_Pipeline[19]_i_2_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.308 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/I_Pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.009    13.317    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/I_Pipeline_reg[19]_i_1_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.431 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/I_Pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.431    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/I_Pipeline_reg[23]_i_1_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.545 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/I_Pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.545    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/I_Pipeline_reg[27]_i_1_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.879 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/I_Pipeline_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.879    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/I_Pipeline_reg[31]_i_1_n_6
    SLICE_X14Y27         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/I_Pipeline_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.487    12.399    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/Clock
    SLICE_X14Y27         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/I_Pipeline_reg[29]/C
                         clock pessimism              0.263    12.663    
                         clock uncertainty           -0.035    12.627    
    SLICE_X14Y27         FDRE (Setup_fdre_C_D)        0.062    12.689    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/I_Pipeline_reg[29]
  -------------------------------------------------------------------
                         required time                         12.689    
                         arrival time                         -13.879    
  -------------------------------------------------------------------
                         slack                                 -1.190    

Slack (VIOLATED) :        -1.169ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/output_register_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/I_Pipeline_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        9.043ns  (logic 7.076ns (78.251%)  route 1.967ns (21.749%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 12.399 - 8.000 ) 
    Source Clock Delay      (SCD):    4.815ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.654     4.815    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Clock
    SLICE_X33Y24         FDCE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/output_register_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDCE (Prop_fdce_C_Q)         0.456     5.271 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/output_register_reg[7]_replica/Q
                         net (fo=3, routed)           0.631     5.902    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/Q[7]_repN_alias
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     9.938 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG/PCOUT[47]
                         net (fo=1, routed)           0.002     9.940    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.458 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__0/P[1]
                         net (fo=1, routed)           1.324    12.783    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__0_n_104
    SLICE_X14Y24         LUT2 (Prop_lut2_I1_O)        0.124    12.907 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/I_Pipeline[19]_i_2/O
                         net (fo=1, routed)           0.000    12.907    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/I_Pipeline[19]_i_2_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.308 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/I_Pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.009    13.317    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/I_Pipeline_reg[19]_i_1_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.431 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/I_Pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.431    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/I_Pipeline_reg[23]_i_1_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.545 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/I_Pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.545    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/I_Pipeline_reg[27]_i_1_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.858 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/I_Pipeline_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.858    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/I_Pipeline_reg[31]_i_1_n_4
    SLICE_X14Y27         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/I_Pipeline_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.487    12.399    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/Clock
    SLICE_X14Y27         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/I_Pipeline_reg[31]/C
                         clock pessimism              0.263    12.663    
                         clock uncertainty           -0.035    12.627    
    SLICE_X14Y27         FDRE (Setup_fdre_C_D)        0.062    12.689    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/I_Pipeline_reg[31]
  -------------------------------------------------------------------
                         required time                         12.689    
                         arrival time                         -13.858    
  -------------------------------------------------------------------
                         slack                                 -1.169    

Slack (VIOLATED) :        -1.166ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/output_register_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_Pipeline_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        9.168ns  (logic 7.107ns (77.522%)  route 2.061ns (22.478%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 12.389 - 8.000 ) 
    Source Clock Delay      (SCD):    4.824ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.663     4.824    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Clock
    SLICE_X35Y54         FDCE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/output_register_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDCE (Prop_fdce_C_Q)         0.456     5.280 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/output_register_reg[2]/Q
                         net (fo=4, routed)           1.105     6.385    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Q[2]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036    10.421 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__7/PCOUT[47]
                         net (fo=1, routed)           0.002    10.423    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__7_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.941 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__8/P[3]
                         net (fo=1, routed)           0.954    12.895    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__8_n_102
    SLICE_X28Y69         LUT2 (Prop_lut2_I1_O)        0.124    13.019 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_Pipeline[23]_i_4/O
                         net (fo=1, routed)           0.000    13.019    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_Pipeline[23]_i_4_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.552 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_Pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.552    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_Pipeline_reg[23]_i_1_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.669 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_Pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.669    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_Pipeline_reg[27]_i_1_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.992 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_Pipeline_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.992    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_Pipeline_reg[31]_i_1_n_6
    SLICE_X28Y71         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_Pipeline_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.477    12.389    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    SLICE_X28Y71         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_Pipeline_reg[29]/C
                         clock pessimism              0.363    12.752    
                         clock uncertainty           -0.035    12.717    
    SLICE_X28Y71         FDRE (Setup_fdre_C_D)        0.109    12.826    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_Pipeline_reg[29]
  -------------------------------------------------------------------
                         required time                         12.826    
                         arrival time                         -13.992    
  -------------------------------------------------------------------
                         slack                                 -1.166    

Slack (VIOLATED) :        -1.158ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/output_register_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_Pipeline_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        9.160ns  (logic 7.099ns (77.502%)  route 2.061ns (22.498%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 12.389 - 8.000 ) 
    Source Clock Delay      (SCD):    4.824ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.663     4.824    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Clock
    SLICE_X35Y54         FDCE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/output_register_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDCE (Prop_fdce_C_Q)         0.456     5.280 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/output_register_reg[2]/Q
                         net (fo=4, routed)           1.105     6.385    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Q[2]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036    10.421 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__7/PCOUT[47]
                         net (fo=1, routed)           0.002    10.423    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__7_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.941 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__8/P[3]
                         net (fo=1, routed)           0.954    12.895    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__8_n_102
    SLICE_X28Y69         LUT2 (Prop_lut2_I1_O)        0.124    13.019 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_Pipeline[23]_i_4/O
                         net (fo=1, routed)           0.000    13.019    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_Pipeline[23]_i_4_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.552 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_Pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.552    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_Pipeline_reg[23]_i_1_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.669 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_Pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.669    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_Pipeline_reg[27]_i_1_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.984 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_Pipeline_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.984    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_Pipeline_reg[31]_i_1_n_4
    SLICE_X28Y71         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_Pipeline_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.477    12.389    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    SLICE_X28Y71         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_Pipeline_reg[31]/C
                         clock pessimism              0.363    12.752    
                         clock uncertainty           -0.035    12.717    
    SLICE_X28Y71         FDRE (Setup_fdre_C_D)        0.109    12.826    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_Pipeline_reg[31]
  -------------------------------------------------------------------
                         required time                         12.826    
                         arrival time                         -13.984    
  -------------------------------------------------------------------
                         slack                                 -1.158    

Slack (VIOLATED) :        -1.126ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/output_register_reg[11]_replica/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        9.137ns  (logic 7.642ns (83.637%)  route 1.495ns (16.363%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 12.398 - 8.000 ) 
    Source Clock Delay      (SCD):    4.824ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.663     4.824    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Clock
    SLICE_X35Y54         FDCE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/output_register_reg[11]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDCE (Prop_fdce_C_Q)         0.419     5.243 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/output_register_reg[11]_replica/Q
                         net (fo=1, routed)           0.688     5.932    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Q[11]_repN_alias
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      4.023     9.955 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.957    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.475 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2/P[0]
                         net (fo=2, routed)           0.805    12.279    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/p_1_in[17]
    SLICE_X30Y54         LUT2 (Prop_lut2_I0_O)        0.124    12.403 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000    12.403    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline[3]_i_4_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.936 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.936    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline_reg[3]_i_1_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.053 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.053    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline_reg[7]_i_1_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.170 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.170    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline_reg[11]_i_1_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.287 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.287    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline_reg[15]_i_1_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.404 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.404    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline_reg[19]_i_1_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.521 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.521    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline_reg[23]_i_1_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.638 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.638    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline_reg[27]_i_1_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.961 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    13.961    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline_reg[31]_i_2_n_6
    SLICE_X30Y61         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.486    12.398    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    SLICE_X30Y61         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline_reg[29]/C
                         clock pessimism              0.363    12.761    
                         clock uncertainty           -0.035    12.726    
    SLICE_X30Y61         FDRE (Setup_fdre_C_D)        0.109    12.835    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline_reg[29]
  -------------------------------------------------------------------
                         required time                         12.835    
                         arrival time                         -13.961    
  -------------------------------------------------------------------
                         slack                                 -1.126    

Slack (VIOLATED) :        -1.126ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/output_register_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        9.087ns  (logic 7.099ns (78.122%)  route 1.988ns (21.878%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 12.397 - 8.000 ) 
    Source Clock Delay      (SCD):    4.826ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.665     4.826    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/Clock
    SLICE_X10Y64         FDCE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/output_register_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDCE (Prop_fdce_C_Q)         0.518     5.344 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/output_register_reg[16]/Q
                         net (fo=4, routed)           1.079     6.423    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Q[16]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.459 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__7/PCOUT[47]
                         net (fo=1, routed)           0.056    10.515    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__7_n_106
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.033 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__8/P[3]
                         net (fo=1, routed)           0.853    12.886    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__8_n_102
    SLICE_X9Y69          LUT2 (Prop_lut2_I1_O)        0.124    13.010 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline[23]_i_4/O
                         net (fo=1, routed)           0.000    13.010    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline[23]_i_4_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.560 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.560    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[23]_i_1_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.674 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.674    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[27]_i_1_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.913 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.913    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[31]_i_1_n_5
    SLICE_X9Y71          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.485    12.397    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X9Y71          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[30]/C
                         clock pessimism              0.363    12.760    
                         clock uncertainty           -0.035    12.725    
    SLICE_X9Y71          FDRE (Setup_fdre_C_D)        0.062    12.787    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[30]
  -------------------------------------------------------------------
                         required time                         12.787    
                         arrival time                         -13.913    
  -------------------------------------------------------------------
                         slack                                 -1.126    

Slack (VIOLATED) :        -1.118ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/output_register_reg[11]_replica/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        9.129ns  (logic 7.634ns (83.623%)  route 1.495ns (16.377%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 12.398 - 8.000 ) 
    Source Clock Delay      (SCD):    4.824ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.663     4.824    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Clock
    SLICE_X35Y54         FDCE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/output_register_reg[11]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDCE (Prop_fdce_C_Q)         0.419     5.243 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/output_register_reg[11]_replica/Q
                         net (fo=1, routed)           0.688     5.932    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Q[11]_repN_alias
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      4.023     9.955 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.957    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.475 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2/P[0]
                         net (fo=2, routed)           0.805    12.279    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/p_1_in[17]
    SLICE_X30Y54         LUT2 (Prop_lut2_I0_O)        0.124    12.403 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000    12.403    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline[3]_i_4_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.936 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.936    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline_reg[3]_i_1_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.053 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.053    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline_reg[7]_i_1_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.170 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.170    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline_reg[11]_i_1_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.287 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.287    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline_reg[15]_i_1_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.404 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.404    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline_reg[19]_i_1_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.521 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.521    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline_reg[23]_i_1_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.638 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.638    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline_reg[27]_i_1_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.953 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000    13.953    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline_reg[31]_i_2_n_4
    SLICE_X30Y61         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.486    12.398    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    SLICE_X30Y61         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline_reg[31]/C
                         clock pessimism              0.363    12.761    
                         clock uncertainty           -0.035    12.726    
    SLICE_X30Y61         FDRE (Setup_fdre_C_D)        0.109    12.835    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline_reg[31]
  -------------------------------------------------------------------
                         required time                         12.835    
                         arrival time                         -13.953    
  -------------------------------------------------------------------
                         slack                                 -1.118    

Slack (VIOLATED) :        -1.110ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/output_register_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        9.071ns  (logic 7.083ns (78.084%)  route 1.988ns (21.916%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 12.397 - 8.000 ) 
    Source Clock Delay      (SCD):    4.826ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.665     4.826    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/Clock
    SLICE_X10Y64         FDCE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/output_register_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDCE (Prop_fdce_C_Q)         0.518     5.344 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/output_register_reg[16]/Q
                         net (fo=4, routed)           1.079     6.423    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Q[16]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.459 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__7/PCOUT[47]
                         net (fo=1, routed)           0.056    10.515    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__7_n_106
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.033 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__8/P[3]
                         net (fo=1, routed)           0.853    12.886    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__8_n_102
    SLICE_X9Y69          LUT2 (Prop_lut2_I1_O)        0.124    13.010 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline[23]_i_4/O
                         net (fo=1, routed)           0.000    13.010    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline[23]_i_4_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.560 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.560    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[23]_i_1_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.674 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.674    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[27]_i_1_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.897 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.897    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[31]_i_1_n_7
    SLICE_X9Y71          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.485    12.397    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X9Y71          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[28]/C
                         clock pessimism              0.363    12.760    
                         clock uncertainty           -0.035    12.725    
    SLICE_X9Y71          FDRE (Setup_fdre_C_D)        0.062    12.787    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[28]
  -------------------------------------------------------------------
                         required time                         12.787    
                         arrival time                         -13.897    
  -------------------------------------------------------------------
                         slack                                 -1.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/section_out2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/diff1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.092%)  route 0.220ns (60.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.551     1.606    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/Clock
    SLICE_X21Y20         FDCE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/section_out2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y20         FDCE (Prop_fdce_C_Q)         0.141     1.747 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/section_out2_reg[7]/Q
                         net (fo=4, routed)           0.220     1.967    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/section_out2_reg[7]
    SLICE_X25Y19         FDCE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/diff1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.818     1.964    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/Clock
    SLICE_X25Y19         FDCE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/diff1_reg[7]/C
                         clock pessimism             -0.095     1.869    
    SLICE_X25Y19         FDCE (Hold_fdce_C_D)         0.075     1.944    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/diff1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.706%)  route 0.103ns (42.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.565     1.620    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y8          FDCE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDCE (Prop_fdce_C_Q)         0.141     1.761 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.103     1.865    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X12Y8          RAMD32                                       r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.833     1.979    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X12Y8          RAMD32                                       r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.346     1.633    
    SLICE_X12Y8          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.833    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.706%)  route 0.103ns (42.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.565     1.620    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y8          FDCE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDCE (Prop_fdce_C_Q)         0.141     1.761 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.103     1.865    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X12Y8          RAMD32                                       r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.833     1.979    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X12Y8          RAMD32                                       r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.346     1.633    
    SLICE_X12Y8          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.833    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.706%)  route 0.103ns (42.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.565     1.620    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y8          FDCE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDCE (Prop_fdce_C_Q)         0.141     1.761 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.103     1.865    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X12Y8          RAMD32                                       r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.833     1.979    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X12Y8          RAMD32                                       r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
                         clock pessimism             -0.346     1.633    
    SLICE_X12Y8          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.833    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.706%)  route 0.103ns (42.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.565     1.620    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y8          FDCE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDCE (Prop_fdce_C_Q)         0.141     1.761 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.103     1.865    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X12Y8          RAMD32                                       r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.833     1.979    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X12Y8          RAMD32                                       r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
                         clock pessimism             -0.346     1.633    
    SLICE_X12Y8          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.833    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.706%)  route 0.103ns (42.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.565     1.620    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y8          FDCE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDCE (Prop_fdce_C_Q)         0.141     1.761 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.103     1.865    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X12Y8          RAMD32                                       r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.833     1.979    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X12Y8          RAMD32                                       r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
                         clock pessimism             -0.346     1.633    
    SLICE_X12Y8          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.833    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.706%)  route 0.103ns (42.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.565     1.620    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y8          FDCE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDCE (Prop_fdce_C_Q)         0.141     1.761 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.103     1.865    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X12Y8          RAMD32                                       r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.833     1.979    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X12Y8          RAMD32                                       r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
                         clock pessimism             -0.346     1.633    
    SLICE_X12Y8          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.833    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.706%)  route 0.103ns (42.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.565     1.620    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y8          FDCE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDCE (Prop_fdce_C_Q)         0.141     1.761 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.103     1.865    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X12Y8          RAMS32                                       r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.833     1.979    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X12Y8          RAMS32                                       r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
                         clock pessimism             -0.346     1.633    
    SLICE_X12Y8          RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.833    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.706%)  route 0.103ns (42.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.565     1.620    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y8          FDCE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDCE (Prop_fdce_C_Q)         0.141     1.761 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.103     1.865    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X12Y8          RAMS32                                       r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.833     1.979    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X12Y8          RAMS32                                       r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
                         clock pessimism             -0.346     1.633    
    SLICE_X12Y8          RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.833    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.231%)  route 0.145ns (50.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.565     1.620    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y8          FDCE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDCE (Prop_fdce_C_Q)         0.141     1.761 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.145     1.907    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X12Y8          RAMD32                                       r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.833     1.979    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X12Y8          RAMD32                                       r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.346     1.633    
    SLICE_X12Y8          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.873    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.687         8.000       4.313      DSP48_X1Y34   Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         8.000       4.313      DSP48_X0Y1    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Mixer/Dout_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y15  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Oscilator/databuffer_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y15  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Oscilator/databuffer_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y13  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Oscilator/databuffer_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y13  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Oscilator/databuffer_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y13  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Oscilator/databuffer_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y13  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Oscilator/databuffer_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y14  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Oscilator/databuffer_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y14  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Oscilator/databuffer_reg_3/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y13  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y13  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y13  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y13  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y13  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y13  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y13  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y13  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y13  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y13  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y13  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y13  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y13  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y13  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y13  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y13  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y13  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y13  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y13  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y13  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_Integrator_Reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.863ns  (logic 1.262ns (18.389%)  route 5.601ns (81.611%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 10.781 - 8.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.649     2.957    Differental_Phasemeter_i/GPIO_Interface/GPIO_Integrator_Reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X32Y71         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Integrator_Reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.518     3.475 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Integrator_Reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/Q
                         net (fo=2, routed)           1.325     4.800    Differental_Phasemeter_i/GPIO_Interface/GPIO_Integrator_Reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_awready
    SLICE_X30Y63         LUT6 (Prop_lut6_I1_O)        0.124     4.924 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Integrator_Reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.461     5.385    Differental_Phasemeter_i/PS7/axi_interconnect_1/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[3]
    SLICE_X26Y63         LUT5 (Prop_lut5_I4_O)        0.124     5.509 f  Differental_Phasemeter_i/PS7/axi_interconnect_1/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.818     6.327    Differental_Phasemeter_i/PS7/axi_interconnect_1/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_2
    SLICE_X29Y62         LUT6 (Prop_lut6_I4_O)        0.124     6.451 f  Differental_Phasemeter_i/PS7/axi_interconnect_1/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.323     6.774    Differental_Phasemeter_i/PS7/axi_interconnect_1/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]
    SLICE_X26Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.898 r  Differental_Phasemeter_i/PS7/axi_interconnect_1/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           1.157     8.055    Differental_Phasemeter_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[0]
    SLICE_X19Y49         LUT6 (Prop_lut6_I5_O)        0.124     8.179 f  Differental_Phasemeter_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           1.198     9.377    Differental_Phasemeter_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X0Y45          LUT5 (Prop_lut5_I1_O)        0.124     9.501 r  Differental_Phasemeter_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.319     9.820    Differental_Phasemeter_i/PS7/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.589    10.781    Differental_Phasemeter_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.116    10.897    
                         clock uncertainty           -0.125    10.772    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883     9.889    Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          9.889    
                         arrival time                          -9.820    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.117ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.491ns  (logic 2.592ns (34.603%)  route 4.899ns (65.397%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 10.740 - 8.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.754     3.062    Differental_Phasemeter_i/PS7/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1ARID[2])
                                                      1.440     4.502 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ARID[2]
                         net (fo=17, routed)          1.384     5.885    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[2]
    SLICE_X3Y48          LUT6 (Prop_lut6_I2_O)        0.124     6.009 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_70_carry_i_4/O
                         net (fo=1, routed)           0.000     6.009    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_70_carry_i_4_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.541 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_70_carry/CO[3]
                         net (fo=3, routed)           1.045     7.587    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_70
    SLICE_X5Y48          LUT4 (Prop_lut4_I1_O)        0.124     7.711 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_9/O
                         net (fo=1, routed)           0.798     8.509    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_9_n_0
    SLICE_X5Y49          LUT6 (Prop_lut6_I3_O)        0.124     8.633 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5/O
                         net (fo=8, routed)           0.465     9.097    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5_n_0
    SLICE_X3Y49          LUT4 (Prop_lut4_I1_O)        0.124     9.221 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_target[1]_i_2/O
                         net (fo=17, routed)          0.731     9.952    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0
    SLICE_X3Y47          LUT5 (Prop_lut5_I4_O)        0.124    10.076 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_2/O
                         net (fo=1, routed)           0.476    10.553    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_2_n_0
    SLICE_X1Y47          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.548    10.740    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X1Y47          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3]/C
                         clock pessimism              0.116    10.856    
                         clock uncertainty           -0.125    10.731    
    SLICE_X1Y47          FDRE (Setup_fdre_C_D)       -0.062    10.669    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         10.669    
                         arrival time                         -10.553    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.334ns  (logic 2.592ns (35.341%)  route 4.742ns (64.659%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 10.745 - 8.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.754     3.062    Differental_Phasemeter_i/PS7/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1ARID[2])
                                                      1.440     4.502 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ARID[2]
                         net (fo=17, routed)          1.384     5.885    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[2]
    SLICE_X3Y48          LUT6 (Prop_lut6_I2_O)        0.124     6.009 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_70_carry_i_4/O
                         net (fo=1, routed)           0.000     6.009    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_70_carry_i_4_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.541 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_70_carry/CO[3]
                         net (fo=3, routed)           1.045     7.587    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_70
    SLICE_X5Y48          LUT4 (Prop_lut4_I1_O)        0.124     7.711 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_9/O
                         net (fo=1, routed)           0.798     8.509    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_9_n_0
    SLICE_X5Y49          LUT6 (Prop_lut6_I3_O)        0.124     8.633 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5/O
                         net (fo=8, routed)           0.469     9.102    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5_n_0
    SLICE_X5Y49          LUT5 (Prop_lut5_I3_O)        0.124     9.226 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_target[9]_i_1/O
                         net (fo=17, routed)          0.516     9.741    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_1
    SLICE_X4Y49          LUT4 (Prop_lut4_I3_O)        0.124     9.865 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_1/O
                         net (fo=4, routed)           0.531    10.396    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_10
    SLICE_X4Y48          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.552    10.744    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X4Y48          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[8]/C
                         clock pessimism              0.116    10.860    
                         clock uncertainty           -0.125    10.735    
    SLICE_X4Y48          FDRE (Setup_fdre_C_CE)      -0.169    10.566    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         10.566    
                         arrival time                         -10.396    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.334ns  (logic 2.592ns (35.341%)  route 4.742ns (64.659%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 10.745 - 8.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.754     3.062    Differental_Phasemeter_i/PS7/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1ARID[2])
                                                      1.440     4.502 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ARID[2]
                         net (fo=17, routed)          1.384     5.885    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[2]
    SLICE_X3Y48          LUT6 (Prop_lut6_I2_O)        0.124     6.009 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_70_carry_i_4/O
                         net (fo=1, routed)           0.000     6.009    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_70_carry_i_4_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.541 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_70_carry/CO[3]
                         net (fo=3, routed)           1.045     7.587    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_70
    SLICE_X5Y48          LUT4 (Prop_lut4_I1_O)        0.124     7.711 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_9/O
                         net (fo=1, routed)           0.798     8.509    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_9_n_0
    SLICE_X5Y49          LUT6 (Prop_lut6_I3_O)        0.124     8.633 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5/O
                         net (fo=8, routed)           0.469     9.102    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5_n_0
    SLICE_X5Y49          LUT5 (Prop_lut5_I3_O)        0.124     9.226 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_target[9]_i_1/O
                         net (fo=17, routed)          0.516     9.741    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_1
    SLICE_X4Y49          LUT4 (Prop_lut4_I3_O)        0.124     9.865 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_1/O
                         net (fo=4, routed)           0.531    10.396    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_10
    SLICE_X4Y48          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.552    10.744    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X4Y48          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[9]/C
                         clock pessimism              0.116    10.860    
                         clock uncertainty           -0.125    10.735    
    SLICE_X4Y48          FDRE (Setup_fdre_C_CE)      -0.169    10.566    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         10.566    
                         arrival time                         -10.396    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.275ns  (logic 2.592ns (35.627%)  route 4.683ns (64.373%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 10.743 - 8.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.754     3.062    Differental_Phasemeter_i/PS7/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1ARID[2])
                                                      1.440     4.502 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ARID[2]
                         net (fo=17, routed)          1.384     5.885    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[2]
    SLICE_X3Y48          LUT6 (Prop_lut6_I2_O)        0.124     6.009 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_70_carry_i_4/O
                         net (fo=1, routed)           0.000     6.009    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_70_carry_i_4_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.541 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_70_carry/CO[3]
                         net (fo=3, routed)           1.045     7.587    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_70
    SLICE_X5Y48          LUT4 (Prop_lut4_I1_O)        0.124     7.711 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_9/O
                         net (fo=1, routed)           0.798     8.509    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_9_n_0
    SLICE_X5Y49          LUT6 (Prop_lut6_I3_O)        0.124     8.633 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5/O
                         net (fo=8, routed)           0.652     9.285    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5_n_0
    SLICE_X5Y46          LUT5 (Prop_lut5_I3_O)        0.124     9.409 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[49]_i_1/O
                         net (fo=17, routed)          0.202     9.611    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_6
    SLICE_X5Y46          LUT4 (Prop_lut4_I3_O)        0.124     9.735 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_1/O
                         net (fo=4, routed)           0.602    10.337    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_15
    SLICE_X5Y46          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.551    10.743    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X5Y46          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[48]/C
                         clock pessimism              0.116    10.859    
                         clock uncertainty           -0.125    10.734    
    SLICE_X5Y46          FDRE (Setup_fdre_C_CE)      -0.205    10.529    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[48]
  -------------------------------------------------------------------
                         required time                         10.529    
                         arrival time                         -10.337    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.275ns  (logic 2.592ns (35.627%)  route 4.683ns (64.373%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 10.743 - 8.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.754     3.062    Differental_Phasemeter_i/PS7/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1ARID[2])
                                                      1.440     4.502 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ARID[2]
                         net (fo=17, routed)          1.384     5.885    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[2]
    SLICE_X3Y48          LUT6 (Prop_lut6_I2_O)        0.124     6.009 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_70_carry_i_4/O
                         net (fo=1, routed)           0.000     6.009    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_70_carry_i_4_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.541 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_70_carry/CO[3]
                         net (fo=3, routed)           1.045     7.587    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_70
    SLICE_X5Y48          LUT4 (Prop_lut4_I1_O)        0.124     7.711 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_9/O
                         net (fo=1, routed)           0.798     8.509    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_9_n_0
    SLICE_X5Y49          LUT6 (Prop_lut6_I3_O)        0.124     8.633 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5/O
                         net (fo=8, routed)           0.652     9.285    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5_n_0
    SLICE_X5Y46          LUT5 (Prop_lut5_I3_O)        0.124     9.409 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[49]_i_1/O
                         net (fo=17, routed)          0.202     9.611    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_6
    SLICE_X5Y46          LUT4 (Prop_lut4_I3_O)        0.124     9.735 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_1/O
                         net (fo=4, routed)           0.602    10.337    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_15
    SLICE_X5Y46          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.551    10.743    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X5Y46          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49]/C
                         clock pessimism              0.116    10.859    
                         clock uncertainty           -0.125    10.734    
    SLICE_X5Y46          FDRE (Setup_fdre_C_CE)      -0.205    10.529    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49]
  -------------------------------------------------------------------
                         required time                         10.529    
                         arrival time                         -10.337    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.184ns  (logic 2.592ns (36.078%)  route 4.592ns (63.922%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.754     3.062    Differental_Phasemeter_i/PS7/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1ARID[2])
                                                      1.440     4.502 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ARID[2]
                         net (fo=17, routed)          1.384     5.885    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[2]
    SLICE_X3Y48          LUT6 (Prop_lut6_I2_O)        0.124     6.009 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_70_carry_i_4/O
                         net (fo=1, routed)           0.000     6.009    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_70_carry_i_4_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.541 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_70_carry/CO[3]
                         net (fo=3, routed)           1.045     7.587    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_70
    SLICE_X5Y48          LUT4 (Prop_lut4_I1_O)        0.124     7.711 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_9/O
                         net (fo=1, routed)           0.798     8.509    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_9_n_0
    SLICE_X5Y49          LUT6 (Prop_lut6_I3_O)        0.124     8.633 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5/O
                         net (fo=8, routed)           0.691     9.324    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5_n_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I4_O)        0.124     9.448 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1/O
                         net (fo=17, routed)          0.351     9.799    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_7
    SLICE_X11Y48         LUT4 (Prop_lut4_I3_O)        0.124     9.923 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_1/O
                         net (fo=4, routed)           0.323    10.246    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_16
    SLICE_X13Y48         FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.508    10.700    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X13Y48         FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[56]/C
                         clock pessimism              0.116    10.816    
                         clock uncertainty           -0.125    10.691    
    SLICE_X13Y48         FDRE (Setup_fdre_C_CE)      -0.205    10.486    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[56]
  -------------------------------------------------------------------
                         required time                         10.486    
                         arrival time                         -10.246    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.184ns  (logic 2.592ns (36.078%)  route 4.592ns (63.922%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.754     3.062    Differental_Phasemeter_i/PS7/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1ARID[2])
                                                      1.440     4.502 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ARID[2]
                         net (fo=17, routed)          1.384     5.885    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[2]
    SLICE_X3Y48          LUT6 (Prop_lut6_I2_O)        0.124     6.009 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_70_carry_i_4/O
                         net (fo=1, routed)           0.000     6.009    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_70_carry_i_4_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.541 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_70_carry/CO[3]
                         net (fo=3, routed)           1.045     7.587    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_70
    SLICE_X5Y48          LUT4 (Prop_lut4_I1_O)        0.124     7.711 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_9/O
                         net (fo=1, routed)           0.798     8.509    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_9_n_0
    SLICE_X5Y49          LUT6 (Prop_lut6_I3_O)        0.124     8.633 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5/O
                         net (fo=8, routed)           0.691     9.324    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5_n_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I4_O)        0.124     9.448 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1/O
                         net (fo=17, routed)          0.351     9.799    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_7
    SLICE_X11Y48         LUT4 (Prop_lut4_I3_O)        0.124     9.923 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_1/O
                         net (fo=4, routed)           0.323    10.246    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_16
    SLICE_X13Y48         FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.508    10.700    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X13Y48         FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[57]/C
                         clock pessimism              0.116    10.816    
                         clock uncertainty           -0.125    10.691    
    SLICE_X13Y48         FDRE (Setup_fdre_C_CE)      -0.205    10.486    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[57]
  -------------------------------------------------------------------
                         required time                         10.486    
                         arrival time                         -10.246    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.184ns  (logic 2.592ns (36.078%)  route 4.592ns (63.922%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.754     3.062    Differental_Phasemeter_i/PS7/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1ARID[2])
                                                      1.440     4.502 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ARID[2]
                         net (fo=17, routed)          1.384     5.885    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[2]
    SLICE_X3Y48          LUT6 (Prop_lut6_I2_O)        0.124     6.009 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_70_carry_i_4/O
                         net (fo=1, routed)           0.000     6.009    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_70_carry_i_4_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.541 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_70_carry/CO[3]
                         net (fo=3, routed)           1.045     7.587    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_70
    SLICE_X5Y48          LUT4 (Prop_lut4_I1_O)        0.124     7.711 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_9/O
                         net (fo=1, routed)           0.798     8.509    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_9_n_0
    SLICE_X5Y49          LUT6 (Prop_lut6_I3_O)        0.124     8.633 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5/O
                         net (fo=8, routed)           0.691     9.324    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5_n_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I4_O)        0.124     9.448 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1/O
                         net (fo=17, routed)          0.351     9.799    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_7
    SLICE_X11Y48         LUT4 (Prop_lut4_I3_O)        0.124     9.923 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_1/O
                         net (fo=4, routed)           0.323    10.246    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_16
    SLICE_X13Y48         FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.508    10.700    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X13Y48         FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58]/C
                         clock pessimism              0.116    10.816    
                         clock uncertainty           -0.125    10.691    
    SLICE_X13Y48         FDRE (Setup_fdre_C_CE)      -0.205    10.486    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58]
  -------------------------------------------------------------------
                         required time                         10.486    
                         arrival time                         -10.246    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.184ns  (logic 2.592ns (36.078%)  route 4.592ns (63.922%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.754     3.062    Differental_Phasemeter_i/PS7/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1ARID[2])
                                                      1.440     4.502 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ARID[2]
                         net (fo=17, routed)          1.384     5.885    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[2]
    SLICE_X3Y48          LUT6 (Prop_lut6_I2_O)        0.124     6.009 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_70_carry_i_4/O
                         net (fo=1, routed)           0.000     6.009    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_70_carry_i_4_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.541 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_70_carry/CO[3]
                         net (fo=3, routed)           1.045     7.587    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_70
    SLICE_X5Y48          LUT4 (Prop_lut4_I1_O)        0.124     7.711 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_9/O
                         net (fo=1, routed)           0.798     8.509    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_9_n_0
    SLICE_X5Y49          LUT6 (Prop_lut6_I3_O)        0.124     8.633 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5/O
                         net (fo=8, routed)           0.691     9.324    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5_n_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I4_O)        0.124     9.448 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1/O
                         net (fo=17, routed)          0.351     9.799    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_7
    SLICE_X11Y48         LUT4 (Prop_lut4_I3_O)        0.124     9.923 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_1/O
                         net (fo=4, routed)           0.323    10.246    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_16
    SLICE_X13Y48         FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.508    10.700    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X13Y48         FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59]/C
                         clock pessimism              0.116    10.816    
                         clock uncertainty           -0.125    10.691    
    SLICE_X13Y48         FDRE (Setup_fdre_C_CE)      -0.205    10.486    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59]
  -------------------------------------------------------------------
                         required time                         10.486    
                         arrival time                         -10.246    
  -------------------------------------------------------------------
                         slack                                  0.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/ip2bus_data_i_D1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.515%)  route 0.199ns (58.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.555     0.896    Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/s_axi_aclk
    SLICE_X21Y62         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/ip2bus_data_i_D1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y62         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/ip2bus_data_i_D1_reg[7]/Q
                         net (fo=1, routed)           0.199     1.235    Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[24]
    SLICE_X24Y61         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.825     1.195    Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X24Y61         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X24Y61         FDRE (Hold_fdre_C_D)         0.063     1.224    Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (44.024%)  route 0.163ns (55.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.556     0.897    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_aclk
    SLICE_X22Y34         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.128     1.025 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.163     1.187    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d3[2]
    SLICE_X20Y34         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.824     1.194    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X20Y34         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[2]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X20Y34         FDRE (Hold_fdre_C_D)         0.010     1.170    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.arready_d7_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.arready_d8_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.943%)  route 0.221ns (61.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.558     0.899    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X23Y38         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.arready_d7_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y38         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.arready_d7_reg/Q
                         net (fo=1, routed)           0.221     1.261    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.arready_d7
    SLICE_X18Y39         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.arready_d8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.829     1.199    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X18Y39         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.arready_d8_reg/C
                         clock pessimism             -0.034     1.165    
    SLICE_X18Y39         FDRE (Hold_fdre_C_D)         0.072     1.237    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.arready_d8_reg
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/ip2bus_data_i_D1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.816%)  route 0.222ns (61.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.554     0.895    Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/s_axi_aclk
    SLICE_X21Y63         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/ip2bus_data_i_D1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y63         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/ip2bus_data_i_D1_reg[9]/Q
                         net (fo=1, routed)           0.222     1.258    Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[22]
    SLICE_X24Y61         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.825     1.195    Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X24Y61         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X24Y61         FDRE (Hold_fdre_C_D)         0.063     1.224    Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[31].reg1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/ip2bus_data_i_D1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.246ns (62.446%)  route 0.148ns (37.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.554     0.895    Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y63         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[31].reg1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y63         FDRE (Prop_fdre_C_Q)         0.148     1.043 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[31].reg1_reg[31]/Q
                         net (fo=1, routed)           0.148     1.191    Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[31].reg1_reg
    SLICE_X23Y61         LUT6 (Prop_lut6_I1_O)        0.098     1.289 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/gpio_core_1/ip2bus_data_i_D1[31]_i_1/O
                         net (fo=1, routed)           0.000     1.289    Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/ip2bus_data[31]
    SLICE_X23Y61         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/ip2bus_data_i_D1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.825     1.195    Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/s_axi_aclk
    SLICE_X23Y61         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/ip2bus_data_i_D1_reg[31]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X23Y61         FDRE (Hold_fdre_C_D)         0.092     1.253    Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/ip2bus_data_i_D1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[26].reg1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/ip2bus_data_i_D1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.503%)  route 0.206ns (52.497%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.558     0.899    Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y56         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[26].reg1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y56         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[26].reg1_reg[26]/Q
                         net (fo=1, routed)           0.206     1.245    Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[26].reg1_reg
    SLICE_X23Y58         LUT6 (Prop_lut6_I1_O)        0.045     1.290 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/gpio_core_1/ip2bus_data_i_D1[26]_i_1/O
                         net (fo=1, routed)           0.000     1.290    Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/ip2bus_data[26]
    SLICE_X23Y58         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/ip2bus_data_i_D1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.826     1.196    Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/s_axi_aclk
    SLICE_X23Y58         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/ip2bus_data_i_D1_reg[26]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X23Y58         FDRE (Hold_fdre_C_D)         0.092     1.254    Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/ip2bus_data_i_D1_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/ip2bus_data_i_D1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.588%)  route 0.212ns (56.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.556     0.897    Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/s_axi_aclk
    SLICE_X20Y61         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/ip2bus_data_i_D1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y61         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/ip2bus_data_i_D1_reg[24]/Q
                         net (fo=1, routed)           0.212     1.273    Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[7]
    SLICE_X23Y57         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.826     1.196    Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X23Y57         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X23Y57         FDRE (Hold_fdre_C_D)         0.072     1.234    Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/ip2bus_data_i_D1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.821%)  route 0.210ns (56.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.557     0.898    Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/s_axi_aclk
    SLICE_X20Y59         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/ip2bus_data_i_D1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y59         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/ip2bus_data_i_D1_reg[15]/Q
                         net (fo=1, routed)           0.210     1.272    Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[16]
    SLICE_X22Y60         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.825     1.195    Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y60         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X22Y60         FDRE (Hold_fdre_C_D)         0.070     1.231    Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[21].reg1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/ip2bus_data_i_D1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.246ns (60.877%)  route 0.158ns (39.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.554     0.895    Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y64         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[21].reg1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y64         FDRE (Prop_fdre_C_Q)         0.148     1.043 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[21].reg1_reg[21]/Q
                         net (fo=1, routed)           0.158     1.201    Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[21].reg1_reg
    SLICE_X22Y62         LUT6 (Prop_lut6_I1_O)        0.098     1.299 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/gpio_core_1/ip2bus_data_i_D1[21]_i_1/O
                         net (fo=1, routed)           0.000     1.299    Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/ip2bus_data[21]
    SLICE_X22Y62         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/ip2bus_data_i_D1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.823     1.193    Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/s_axi_aclk
    SLICE_X22Y62         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/ip2bus_data_i_D1_reg[21]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X22Y62         FDRE (Hold_fdre_C_D)         0.092     1.251    Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/ip2bus_data_i_D1_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (40.963%)  route 0.184ns (59.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.553     0.894    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_aclk
    SLICE_X22Y31         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.184     1.206    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d3[4]
    SLICE_X20Y31         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.821     1.191    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X20Y31         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X20Y31         FDRE (Hold_fdre_C_D)        -0.001     1.156    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y4    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y3    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X41Y66   Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/ip2bus_data_i_D1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X42Y65   Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/ip2bus_data_i_D1_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X42Y65   Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/ip2bus_data_i_D1_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X41Y60   Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/ip2bus_data_i_D1_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X41Y62   Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/ip2bus_data_i_D1_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X41Y60   Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/ip2bus_data_i_D1_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X41Y62   Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/ip2bus_data_i_D1_reg[15]/C
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X10Y39   Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X10Y39   Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y38    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y38    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y38    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y38    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y39    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y39    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y41    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y41    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X10Y39   Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X10Y39   Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y38    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y38    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y38    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y38    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y39    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y39    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y41    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y41    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :           43  Failing Endpoints,  Worst Slack       -0.531ns,  Total Violation       -6.860ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.531ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_KiiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.949ns  (logic 7.692ns (77.314%)  route 2.257ns (22.686%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=2 LUT2=1)
  Clock Path Skew:        1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.667     2.975    Differental_Phasemeter_i/GPIO_Interface/GPIO_KiiB/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y88          FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KiiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.456     3.431 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KiiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/Q
                         net (fo=2, routed)           0.526     3.957    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Control_Kii[12]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     7.993 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002     7.995    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.513 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6/P[0]
                         net (fo=2, routed)           1.728    11.241    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6_n_105
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124    11.365 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000    11.365    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline[3]_i_4_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.898 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.898    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[3]_i_1_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.015 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.015    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[7]_i_1_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.132 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.133    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[11]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.250 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.250    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[15]_i_1_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.367 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.367    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[19]_i_1_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.484 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.484    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[23]_i_1_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.601 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.601    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[27]_i_1_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.924 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.924    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[31]_i_1_n_6
    SLICE_X10Y54         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.497    12.409    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X10Y54         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[29]/C
                         clock pessimism              0.000    12.409    
                         clock uncertainty           -0.125    12.284    
    SLICE_X10Y54         FDRE (Setup_fdre_C_D)        0.109    12.393    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[29]
  -------------------------------------------------------------------
                         required time                         12.393    
                         arrival time                         -12.924    
  -------------------------------------------------------------------
                         slack                                 -0.531    

Slack (VIOLATED) :        -0.523ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_KiiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.941ns  (logic 7.684ns (77.296%)  route 2.257ns (22.704%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=2 LUT2=1)
  Clock Path Skew:        1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.667     2.975    Differental_Phasemeter_i/GPIO_Interface/GPIO_KiiB/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y88          FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KiiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.456     3.431 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KiiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/Q
                         net (fo=2, routed)           0.526     3.957    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Control_Kii[12]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     7.993 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002     7.995    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.513 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6/P[0]
                         net (fo=2, routed)           1.728    11.241    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6_n_105
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124    11.365 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000    11.365    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline[3]_i_4_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.898 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.898    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[3]_i_1_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.015 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.015    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[7]_i_1_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.132 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.133    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[11]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.250 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.250    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[15]_i_1_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.367 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.367    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[19]_i_1_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.484 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.484    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[23]_i_1_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.601 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.601    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[27]_i_1_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.916 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.916    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[31]_i_1_n_4
    SLICE_X10Y54         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.497    12.409    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X10Y54         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[31]/C
                         clock pessimism              0.000    12.409    
                         clock uncertainty           -0.125    12.284    
    SLICE_X10Y54         FDRE (Setup_fdre_C_D)        0.109    12.393    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[31]
  -------------------------------------------------------------------
                         required time                         12.393    
                         arrival time                         -12.916    
  -------------------------------------------------------------------
                         slack                                 -0.523    

Slack (VIOLATED) :        -0.447ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_KiiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.865ns  (logic 7.608ns (77.121%)  route 2.257ns (22.879%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=2 LUT2=1)
  Clock Path Skew:        1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.667     2.975    Differental_Phasemeter_i/GPIO_Interface/GPIO_KiiB/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y88          FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KiiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.456     3.431 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KiiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/Q
                         net (fo=2, routed)           0.526     3.957    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Control_Kii[12]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     7.993 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002     7.995    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.513 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6/P[0]
                         net (fo=2, routed)           1.728    11.241    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6_n_105
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124    11.365 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000    11.365    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline[3]_i_4_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.898 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.898    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[3]_i_1_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.015 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.015    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[7]_i_1_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.132 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.133    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[11]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.250 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.250    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[15]_i_1_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.367 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.367    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[19]_i_1_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.484 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.484    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[23]_i_1_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.601 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.601    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[27]_i_1_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.840 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.840    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[31]_i_1_n_5
    SLICE_X10Y54         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.497    12.409    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X10Y54         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[30]/C
                         clock pessimism              0.000    12.409    
                         clock uncertainty           -0.125    12.284    
    SLICE_X10Y54         FDRE (Setup_fdre_C_D)        0.109    12.393    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[30]
  -------------------------------------------------------------------
                         required time                         12.393    
                         arrival time                         -12.840    
  -------------------------------------------------------------------
                         slack                                 -0.447    

Slack (VIOLATED) :        -0.427ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_KiiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.845ns  (logic 7.588ns (77.075%)  route 2.257ns (22.925%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=2 LUT2=1)
  Clock Path Skew:        1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.667     2.975    Differental_Phasemeter_i/GPIO_Interface/GPIO_KiiB/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y88          FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KiiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.456     3.431 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KiiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/Q
                         net (fo=2, routed)           0.526     3.957    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Control_Kii[12]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     7.993 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002     7.995    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.513 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6/P[0]
                         net (fo=2, routed)           1.728    11.241    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6_n_105
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124    11.365 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000    11.365    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline[3]_i_4_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.898 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.898    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[3]_i_1_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.015 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.015    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[7]_i_1_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.132 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.133    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[11]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.250 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.250    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[15]_i_1_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.367 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.367    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[19]_i_1_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.484 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.484    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[23]_i_1_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.601 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.601    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[27]_i_1_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.820 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.820    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[31]_i_1_n_7
    SLICE_X10Y54         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.497    12.409    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X10Y54         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[28]/C
                         clock pessimism              0.000    12.409    
                         clock uncertainty           -0.125    12.284    
    SLICE_X10Y54         FDRE (Setup_fdre_C_D)        0.109    12.393    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[28]
  -------------------------------------------------------------------
                         required time                         12.393    
                         arrival time                         -12.820    
  -------------------------------------------------------------------
                         slack                                 -0.427    

Slack (VIOLATED) :        -0.414ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_KiiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.832ns  (logic 7.575ns (77.044%)  route 2.257ns (22.956%))
  Logic Levels:           10  (CARRY4=7 DSP48E1=2 LUT2=1)
  Clock Path Skew:        1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.667     2.975    Differental_Phasemeter_i/GPIO_Interface/GPIO_KiiB/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y88          FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KiiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.456     3.431 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KiiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/Q
                         net (fo=2, routed)           0.526     3.957    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Control_Kii[12]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     7.993 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002     7.995    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.513 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6/P[0]
                         net (fo=2, routed)           1.728    11.241    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6_n_105
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124    11.365 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000    11.365    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline[3]_i_4_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.898 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.898    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[3]_i_1_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.015 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.015    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[7]_i_1_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.132 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.133    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[11]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.250 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.250    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[15]_i_1_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.367 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.367    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[19]_i_1_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.484 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.484    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[23]_i_1_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.807 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.807    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[27]_i_1_n_6
    SLICE_X10Y53         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.497    12.409    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X10Y53         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[25]/C
                         clock pessimism              0.000    12.409    
                         clock uncertainty           -0.125    12.284    
    SLICE_X10Y53         FDRE (Setup_fdre_C_D)        0.109    12.393    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[25]
  -------------------------------------------------------------------
                         required time                         12.393    
                         arrival time                         -12.807    
  -------------------------------------------------------------------
                         slack                                 -0.414    

Slack (VIOLATED) :        -0.406ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_KiiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.824ns  (logic 7.567ns (77.026%)  route 2.257ns (22.974%))
  Logic Levels:           10  (CARRY4=7 DSP48E1=2 LUT2=1)
  Clock Path Skew:        1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.667     2.975    Differental_Phasemeter_i/GPIO_Interface/GPIO_KiiB/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y88          FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KiiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.456     3.431 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KiiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/Q
                         net (fo=2, routed)           0.526     3.957    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Control_Kii[12]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     7.993 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002     7.995    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.513 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6/P[0]
                         net (fo=2, routed)           1.728    11.241    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6_n_105
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124    11.365 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000    11.365    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline[3]_i_4_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.898 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.898    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[3]_i_1_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.015 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.015    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[7]_i_1_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.132 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.133    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[11]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.250 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.250    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[15]_i_1_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.367 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.367    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[19]_i_1_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.484 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.484    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[23]_i_1_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.799 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.799    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[27]_i_1_n_4
    SLICE_X10Y53         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.497    12.409    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X10Y53         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[27]/C
                         clock pessimism              0.000    12.409    
                         clock uncertainty           -0.125    12.284    
    SLICE_X10Y53         FDRE (Setup_fdre_C_D)        0.109    12.393    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[27]
  -------------------------------------------------------------------
                         required time                         12.393    
                         arrival time                         -12.799    
  -------------------------------------------------------------------
                         slack                                 -0.406    

Slack (VIOLATED) :        -0.330ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_KiiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.748ns  (logic 7.491ns (76.846%)  route 2.257ns (23.154%))
  Logic Levels:           10  (CARRY4=7 DSP48E1=2 LUT2=1)
  Clock Path Skew:        1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.667     2.975    Differental_Phasemeter_i/GPIO_Interface/GPIO_KiiB/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y88          FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KiiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.456     3.431 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KiiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/Q
                         net (fo=2, routed)           0.526     3.957    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Control_Kii[12]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     7.993 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002     7.995    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.513 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6/P[0]
                         net (fo=2, routed)           1.728    11.241    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6_n_105
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124    11.365 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000    11.365    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline[3]_i_4_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.898 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.898    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[3]_i_1_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.015 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.015    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[7]_i_1_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.132 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.133    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[11]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.250 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.250    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[15]_i_1_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.367 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.367    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[19]_i_1_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.484 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.484    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[23]_i_1_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.723 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.723    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[27]_i_1_n_5
    SLICE_X10Y53         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.497    12.409    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X10Y53         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[26]/C
                         clock pessimism              0.000    12.409    
                         clock uncertainty           -0.125    12.284    
    SLICE_X10Y53         FDRE (Setup_fdre_C_D)        0.109    12.393    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[26]
  -------------------------------------------------------------------
                         required time                         12.393    
                         arrival time                         -12.723    
  -------------------------------------------------------------------
                         slack                                 -0.330    

Slack (VIOLATED) :        -0.310ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_KiiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.728ns  (logic 7.471ns (76.799%)  route 2.257ns (23.201%))
  Logic Levels:           10  (CARRY4=7 DSP48E1=2 LUT2=1)
  Clock Path Skew:        1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.667     2.975    Differental_Phasemeter_i/GPIO_Interface/GPIO_KiiB/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y88          FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KiiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.456     3.431 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KiiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/Q
                         net (fo=2, routed)           0.526     3.957    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Control_Kii[12]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     7.993 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002     7.995    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.513 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6/P[0]
                         net (fo=2, routed)           1.728    11.241    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6_n_105
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124    11.365 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000    11.365    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline[3]_i_4_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.898 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.898    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[3]_i_1_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.015 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.015    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[7]_i_1_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.132 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.133    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[11]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.250 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.250    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[15]_i_1_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.367 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.367    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[19]_i_1_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.484 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.484    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[23]_i_1_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.703 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.703    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[27]_i_1_n_7
    SLICE_X10Y53         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.497    12.409    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X10Y53         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[24]/C
                         clock pessimism              0.000    12.409    
                         clock uncertainty           -0.125    12.284    
    SLICE_X10Y53         FDRE (Setup_fdre_C_D)        0.109    12.393    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[24]
  -------------------------------------------------------------------
                         required time                         12.393    
                         arrival time                         -12.703    
  -------------------------------------------------------------------
                         slack                                 -0.310    

Slack (VIOLATED) :        -0.296ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_KiiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.715ns  (logic 7.458ns (76.768%)  route 2.257ns (23.232%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=2 LUT2=1)
  Clock Path Skew:        1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.667     2.975    Differental_Phasemeter_i/GPIO_Interface/GPIO_KiiB/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y88          FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KiiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.456     3.431 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KiiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/Q
                         net (fo=2, routed)           0.526     3.957    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Control_Kii[12]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     7.993 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002     7.995    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.513 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6/P[0]
                         net (fo=2, routed)           1.728    11.241    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6_n_105
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124    11.365 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000    11.365    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline[3]_i_4_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.898 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.898    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[3]_i_1_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.015 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.015    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[7]_i_1_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.132 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.133    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[11]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.250 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.250    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[15]_i_1_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.367 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.367    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[19]_i_1_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.690 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.690    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[23]_i_1_n_6
    SLICE_X10Y52         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.498    12.410    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X10Y52         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[21]/C
                         clock pessimism              0.000    12.410    
                         clock uncertainty           -0.125    12.285    
    SLICE_X10Y52         FDRE (Setup_fdre_C_D)        0.109    12.394    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[21]
  -------------------------------------------------------------------
                         required time                         12.394    
                         arrival time                         -12.690    
  -------------------------------------------------------------------
                         slack                                 -0.296    

Slack (VIOLATED) :        -0.288ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_KiiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.707ns  (logic 7.450ns (76.749%)  route 2.257ns (23.251%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=2 LUT2=1)
  Clock Path Skew:        1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.667     2.975    Differental_Phasemeter_i/GPIO_Interface/GPIO_KiiB/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y88          FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KiiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.456     3.431 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KiiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/Q
                         net (fo=2, routed)           0.526     3.957    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Control_Kii[12]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     7.993 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002     7.995    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.513 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6/P[0]
                         net (fo=2, routed)           1.728    11.241    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6_n_105
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124    11.365 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000    11.365    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline[3]_i_4_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.898 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.898    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[3]_i_1_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.015 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.015    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[7]_i_1_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.132 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.133    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[11]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.250 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.250    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[15]_i_1_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.367 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.367    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[19]_i_1_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.682 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.682    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[23]_i_1_n_4
    SLICE_X10Y52         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.498    12.410    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X10Y52         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[23]/C
                         clock pessimism              0.000    12.410    
                         clock uncertainty           -0.125    12.285    
    SLICE_X10Y52         FDRE (Setup_fdre_C_D)        0.109    12.394    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[23]
  -------------------------------------------------------------------
                         required time                         12.394    
                         arrival time                         -12.682    
  -------------------------------------------------------------------
                         slack                                 -0.288    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.443ns  (logic 0.820ns (56.823%)  route 0.623ns (43.177%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.557     0.898    Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y65         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y65         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]/Q
                         net (fo=3, routed)           0.375     1.414    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Control_Kp[18]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_B[1]_P[14])
                                                      0.571     1.985 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__7/P[14]
                         net (fo=1, routed)           0.248     2.233    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__7_n_91
    SLICE_X9Y67          LUT2 (Prop_lut2_I1_O)        0.045     2.278 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline[15]_i_2/O
                         net (fo=1, routed)           0.000     2.278    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline[15]_i_2_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.341 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.341    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[15]_i_1_n_4
    SLICE_X9Y67          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.825     1.971    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X9Y67          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[15]/C
                         clock pessimism              0.000     1.971    
                         clock uncertainty            0.125     2.096    
    SLICE_X9Y67          FDRE (Hold_fdre_C_D)         0.105     2.201    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.443ns  (logic 0.822ns (56.961%)  route 0.621ns (43.039%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.557     0.898    Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y65         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y65         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]/Q
                         net (fo=3, routed)           0.375     1.414    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Control_Kp[18]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_B[1]_P[16])
                                                      0.571     1.985 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__7/P[16]
                         net (fo=1, routed)           0.246     2.231    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__7_n_89
    SLICE_X9Y68          LUT2 (Prop_lut2_I1_O)        0.045     2.276 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline[19]_i_4/O
                         net (fo=1, routed)           0.000     2.276    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline[19]_i_4_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.341 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.341    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[19]_i_1_n_6
    SLICE_X9Y68          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.824     1.970    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X9Y68          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[17]/C
                         clock pessimism              0.000     1.970    
                         clock uncertainty            0.125     2.095    
    SLICE_X9Y68          FDRE (Hold_fdre_C_D)         0.105     2.200    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.256ns (17.653%)  route 1.194ns (82.347%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.561     0.902    Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y53         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=5, routed)           1.194     2.237    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/PLL_Guess_Freq[16]
    SLICE_X18Y53         LUT4 (Prop_lut4_I2_O)        0.045     2.282 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/PLL_Freq0__0_carry__3_i_8/O
                         net (fo=1, routed)           0.000     2.282    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller_n_78
    SLICE_X18Y53         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.352 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq0__0_carry__3/O[0]
                         net (fo=1, routed)           0.000     2.352    Differental_Phasemeter_i/Costa_Demodulator_1/inst/p_0_in_0[16]
    SLICE_X18Y53         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.830     1.976    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Clock
    SLICE_X18Y53         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[16]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X18Y53         FDRE (Hold_fdre_C_D)         0.105     2.206    Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_fKiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/I_Pipeline_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.845ns (58.114%)  route 0.609ns (41.886%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.564     0.905    Differental_Phasemeter_i/GPIO_Interface/GPIO_fKiB/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y38         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_fKiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_fKiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=3, routed)           0.319     1.388    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/Control_fKi[30]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[13]_P[4])
                                                      0.571     1.959 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG/P[4]
                         net (fo=1, routed)           0.290     2.249    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG_n_101
    SLICE_X9Y38          LUT2 (Prop_lut2_I1_O)        0.045     2.294 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/I_Pipeline[7]_i_4/O
                         net (fo=1, routed)           0.000     2.294    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/I_Pipeline[7]_i_4_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.359 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/I_Pipeline_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.359    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/I_Pipeline_reg[7]_i_1_n_6
    SLICE_X9Y38          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/I_Pipeline_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.832     1.978    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/Clock
    SLICE_X9Y38          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/I_Pipeline_reg[5]/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.125     2.103    
    SLICE_X9Y38          FDRE (Hold_fdre_C_D)         0.105     2.208    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/I_Pipeline_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_fKiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/I_Pipeline_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.845ns (58.114%)  route 0.609ns (41.886%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.564     0.905    Differental_Phasemeter_i/GPIO_Interface/GPIO_fKiB/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y38         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_fKiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_fKiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=3, routed)           0.319     1.388    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/Control_fKi[30]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[13]_P[8])
                                                      0.571     1.959 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG/P[8]
                         net (fo=1, routed)           0.290     2.249    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG_n_97
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.045     2.294 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/I_Pipeline[11]_i_4/O
                         net (fo=1, routed)           0.000     2.294    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/I_Pipeline[11]_i_4_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.359 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/I_Pipeline_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.359    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/I_Pipeline_reg[11]_i_1_n_6
    SLICE_X9Y39          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/I_Pipeline_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.832     1.978    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/Clock
    SLICE_X9Y39          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/I_Pipeline_reg[9]/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.125     2.103    
    SLICE_X9Y39          FDRE (Hold_fdre_C_D)         0.105     2.208    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/I_Pipeline_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/PLL_Freq_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.456ns  (logic 0.249ns (17.098%)  route 1.207ns (82.902%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.561     0.902    Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y55         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.207     2.250    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/PLL_Guess_Freq[1]
    SLICE_X33Y56         LUT6 (Prop_lut6_I5_O)        0.045     2.295 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/PLL_Freq0__0_carry__6_i_4/O
                         net (fo=1, routed)           0.000     2.295    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller_n_1
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.358 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/PLL_Freq0__0_carry__6/O[3]
                         net (fo=1, routed)           0.000     2.358    Differental_Phasemeter_i/Costa_Demodulator_0/inst/p_0_in_0[31]
    SLICE_X33Y56         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/PLL_Freq_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.830     1.976    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Clock
    SLICE_X33Y56         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/PLL_Freq_reg[31]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X33Y56         FDRE (Hold_fdre_C_D)         0.105     2.206    Differental_Phasemeter_i/Costa_Demodulator_0/inst/PLL_Freq_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_fKiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/I_Pipeline_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.845ns (58.114%)  route 0.609ns (41.886%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.564     0.905    Differental_Phasemeter_i/GPIO_Interface/GPIO_fKiB/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y38         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_fKiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_fKiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=3, routed)           0.319     1.388    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/Control_fKi[30]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[13]_P[0])
                                                      0.571     1.959 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG/P[0]
                         net (fo=1, routed)           0.290     2.249    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG_n_105
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.045     2.294 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/I_Pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000     2.294    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/I_Pipeline[3]_i_4_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.359 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/I_Pipeline_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.359    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/I_Pipeline_reg[3]_i_1_n_6
    SLICE_X9Y37          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/I_Pipeline_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.830     1.976    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/Clock
    SLICE_X9Y37          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/I_Pipeline_reg[1]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X9Y37          FDRE (Hold_fdre_C_D)         0.105     2.206    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/I_Pipeline_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.275ns (18.812%)  route 1.187ns (81.188%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.558     0.899    Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/s_axi_aclk
    SLICE_X24Y56         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y56         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=5, routed)           1.187     2.249    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/PLL_Guess_Freq[30]
    SLICE_X18Y56         LUT4 (Prop_lut4_I3_O)        0.045     2.294 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/PLL_Freq0__0_carry__6_i_5/O
                         net (fo=1, routed)           0.000     2.294    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller_n_34
    SLICE_X18Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.360 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq0__0_carry__6/O[2]
                         net (fo=1, routed)           0.000     2.360    Differental_Phasemeter_i/Costa_Demodulator_1/inst/p_0_in_0[30]
    SLICE_X18Y56         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.830     1.976    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Clock
    SLICE_X18Y56         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[30]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X18Y56         FDRE (Hold_fdre_C_D)         0.105     2.206    Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.883ns (59.176%)  route 0.609ns (40.824%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.557     0.898    Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y63         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=3, routed)           0.218     1.280    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Control_Ki[29]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_A[12]_P[4])
                                                      0.609     1.889 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__0/P[4]
                         net (fo=1, routed)           0.391     2.280    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__0_n_101
    SLICE_X30Y59         LUT2 (Prop_lut2_I1_O)        0.045     2.325 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline[23]_i_3/O
                         net (fo=1, routed)           0.000     2.325    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline[23]_i_3_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.390 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.390    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline_reg[23]_i_1_n_5
    SLICE_X30Y59         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.829     1.975    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    SLICE_X30Y59         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline_reg[22]/C
                         clock pessimism              0.000     1.975    
                         clock uncertainty            0.125     2.100    
    SLICE_X30Y59         FDRE (Hold_fdre_C_D)         0.134     2.234    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.234    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.865ns (59.160%)  route 0.597ns (40.840%))
  Logic Levels:           2  (CARRY4=1 DSP48E1=1)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.558     0.899    Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y67         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/Q
                         net (fo=2, routed)           0.228     1.267    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Control_Kp[14]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[16])
                                                      0.609     1.876 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__9/P[16]
                         net (fo=1, routed)           0.369     2.246    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__9_n_89
    SLICE_X9Y64          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.361 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.361    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[3]_i_1_n_7
    SLICE_X9Y64          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.828     1.974    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X9Y64          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[0]/C
                         clock pessimism              0.000     1.974    
                         clock uncertainty            0.125     2.099    
    SLICE_X9Y64          FDRE (Hold_fdre_C_D)         0.105     2.204    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.157    





---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.655ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.655ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.127ns  (logic 0.419ns (37.178%)  route 0.708ns (62.822%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19                                       0.000     0.000 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.708     1.127    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X10Y23         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X10Y23         FDRE (Setup_fdre_C_D)       -0.218     7.782    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -1.127    
  -------------------------------------------------------------------
                         slack                                  6.655    

Slack (MET) :             6.781ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.172ns  (logic 0.456ns (38.900%)  route 0.716ns (61.100%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19                                       0.000     0.000 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.716     1.172    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X12Y22         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X12Y22         FDRE (Setup_fdre_C_D)       -0.047     7.953    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -1.172    
  -------------------------------------------------------------------
                         slack                                  6.781    

Slack (MET) :             6.817ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.090ns  (logic 0.456ns (41.829%)  route 0.634ns (58.172%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11                                       0.000     0.000 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.634     1.090    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X2Y12          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X2Y12          FDRE (Setup_fdre_C_D)       -0.093     7.907    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -1.090    
  -------------------------------------------------------------------
                         slack                                  6.817    

Slack (MET) :             6.835ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.945ns  (logic 0.419ns (44.341%)  route 0.526ns (55.659%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19                                       0.000     0.000 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.526     0.945    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X12Y22         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X12Y22         FDRE (Setup_fdre_C_D)       -0.220     7.780    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.780    
                         arrival time                          -0.945    
  -------------------------------------------------------------------
                         slack                                  6.835    

Slack (MET) :             6.842ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.940ns  (logic 0.478ns (50.864%)  route 0.462ns (49.136%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12                                       0.000     0.000 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.462     0.940    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X0Y13          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X0Y13          FDRE (Setup_fdre_C_D)       -0.218     7.782    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -0.940    
  -------------------------------------------------------------------
                         slack                                  6.842    

Slack (MET) :             6.867ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.086ns  (logic 0.456ns (41.987%)  route 0.630ns (58.013%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19                                       0.000     0.000 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.630     1.086    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X10Y23         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X10Y23         FDRE (Setup_fdre_C_D)       -0.047     7.953    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -1.086    
  -------------------------------------------------------------------
                         slack                                  6.867    

Slack (MET) :             6.924ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.981ns  (logic 0.518ns (52.779%)  route 0.463ns (47.221%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12                                       0.000     0.000 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.463     0.981    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X2Y12          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X2Y12          FDRE (Setup_fdre_C_D)       -0.095     7.905    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -0.981    
  -------------------------------------------------------------------
                         slack                                  6.924    

Slack (MET) :             6.930ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.025ns  (logic 0.456ns (44.491%)  route 0.569ns (55.509%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13                                       0.000     0.000 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.569     1.025    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X0Y13          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X0Y13          FDRE (Setup_fdre_C_D)       -0.045     7.955    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.955    
                         arrival time                          -1.025    
  -------------------------------------------------------------------
                         slack                                  6.930    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.682ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.682ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.N_FIO.scope_fifo_i[8].fifo_0/RST
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 0.456ns (9.460%)  route 4.364ns (90.540%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 12.448 - 8.000 ) 
    Source Clock Delay      (SCD):    4.906ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.745     4.906    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X36Y34         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.456     5.362 f  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica_1/Q
                         net (fo=304, routed)         4.364     9.727    Differental_Phasemeter_i/DATA_LOGGER_0/inst/Reset_repN_1_alias
    RAMB36_X1Y0          FIFO36E1                                     f  Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.N_FIO.scope_fifo_i[8].fifo_0/RST
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.536    12.448    Differental_Phasemeter_i/DATA_LOGGER_0/inst/m_axis_aclk
    RAMB36_X1Y0          FIFO36E1                                     r  Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.N_FIO.scope_fifo_i[8].fifo_0/RDCLK
                         clock pessimism              0.364    12.811    
                         clock uncertainty           -0.035    12.776    
    RAMB36_X1Y0          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    10.408    Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.N_FIO.scope_fifo_i[8].fifo_0
  -------------------------------------------------------------------
                         required time                         10.408    
                         arrival time                          -9.727    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.N_FIO.scope_fifo_i[9].fifo_0/RST
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.791ns  (logic 0.456ns (9.517%)  route 4.335ns (90.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.449ns = ( 12.449 - 8.000 ) 
    Source Clock Delay      (SCD):    4.906ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.745     4.906    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X36Y34         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.456     5.362 f  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica_1/Q
                         net (fo=304, routed)         4.335     9.697    Differental_Phasemeter_i/DATA_LOGGER_0/inst/Reset_repN_1_alias
    RAMB36_X2Y0          FIFO36E1                                     f  Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.N_FIO.scope_fifo_i[9].fifo_0/RST
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.537    12.449    Differental_Phasemeter_i/DATA_LOGGER_0/inst/m_axis_aclk
    RAMB36_X2Y0          FIFO36E1                                     r  Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.N_FIO.scope_fifo_i[9].fifo_0/RDCLK
                         clock pessimism              0.364    12.812    
                         clock uncertainty           -0.035    12.777    
    RAMB36_X2Y0          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    10.409    Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.N_FIO.scope_fifo_i[9].fifo_0
  -------------------------------------------------------------------
                         required time                         10.409    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             1.415ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.N_FIO.scope_fifo_i[5].fifo_0/RST
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.085ns  (logic 0.456ns (11.162%)  route 3.629ns (88.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 12.446 - 8.000 ) 
    Source Clock Delay      (SCD):    4.906ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.745     4.906    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X36Y34         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.456     5.362 f  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica_1/Q
                         net (fo=304, routed)         3.629     8.991    Differental_Phasemeter_i/DATA_LOGGER_0/inst/Reset_repN_1_alias
    RAMB36_X1Y1          FIFO36E1                                     f  Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.N_FIO.scope_fifo_i[5].fifo_0/RST
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.534    12.446    Differental_Phasemeter_i/DATA_LOGGER_0/inst/m_axis_aclk
    RAMB36_X1Y1          FIFO36E1                                     r  Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.N_FIO.scope_fifo_i[5].fifo_0/RDCLK
                         clock pessimism              0.364    12.809    
                         clock uncertainty           -0.035    12.774    
    RAMB36_X1Y1          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    10.406    Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.N_FIO.scope_fifo_i[5].fifo_0
  -------------------------------------------------------------------
                         required time                         10.406    
                         arrival time                          -8.991    
  -------------------------------------------------------------------
                         slack                                  1.415    

Slack (MET) :             1.466ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica_3/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/output_register_reg[15]_replica_2/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.037ns  (logic 0.518ns (8.581%)  route 5.519ns (91.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 12.384 - 8.000 ) 
    Source Clock Delay      (SCD):    4.804ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.643     4.804    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X34Y75         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.518     5.322 f  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica_3/Q
                         net (fo=243, routed)         5.519    10.841    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Reset_repN_3_alias
    SLICE_X31Y74         FDCE                                         f  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/output_register_reg[15]_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.472    12.384    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Clock
    SLICE_X31Y74         FDCE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/output_register_reg[15]_replica_2/C
                         clock pessimism              0.363    12.747    
                         clock uncertainty           -0.035    12.712    
    SLICE_X31Y74         FDCE (Recov_fdce_C_CLR)     -0.405    12.307    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/output_register_reg[15]_replica_2
  -------------------------------------------------------------------
                         required time                         12.307    
                         arrival time                         -10.841    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.466ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica_3/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/output_register_reg[3]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.037ns  (logic 0.518ns (8.581%)  route 5.519ns (91.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 12.384 - 8.000 ) 
    Source Clock Delay      (SCD):    4.804ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.643     4.804    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X34Y75         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.518     5.322 f  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica_3/Q
                         net (fo=243, routed)         5.519    10.841    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Reset_repN_3_alias
    SLICE_X31Y74         FDCE                                         f  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/output_register_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.472    12.384    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Clock
    SLICE_X31Y74         FDCE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/output_register_reg[3]/C
                         clock pessimism              0.363    12.747    
                         clock uncertainty           -0.035    12.712    
    SLICE_X31Y74         FDCE (Recov_fdce_C_CLR)     -0.405    12.307    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/output_register_reg[3]
  -------------------------------------------------------------------
                         required time                         12.307    
                         arrival time                         -10.841    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.552ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica_3/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/diff2_reg[8]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.037ns  (logic 0.518ns (8.581%)  route 5.519ns (91.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 12.384 - 8.000 ) 
    Source Clock Delay      (SCD):    4.804ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.643     4.804    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X34Y75         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.518     5.322 f  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica_3/Q
                         net (fo=243, routed)         5.519    10.841    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Reset_repN_3_alias
    SLICE_X30Y74         FDCE                                         f  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/diff2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.472    12.384    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Clock
    SLICE_X30Y74         FDCE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/diff2_reg[8]/C
                         clock pessimism              0.363    12.747    
                         clock uncertainty           -0.035    12.712    
    SLICE_X30Y74         FDCE (Recov_fdce_C_CLR)     -0.319    12.393    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/diff2_reg[8]
  -------------------------------------------------------------------
                         required time                         12.393    
                         arrival time                         -10.841    
  -------------------------------------------------------------------
                         slack                                  1.552    

Slack (MET) :             1.749ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.transfer_count_reg[12]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.833ns  (logic 0.456ns (7.818%)  route 5.377ns (92.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.478ns = ( 12.478 - 8.000 ) 
    Source Clock Delay      (SCD):    4.906ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.745     4.906    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X36Y34         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.456     5.362 f  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica_1/Q
                         net (fo=304, routed)         5.377    10.739    Differental_Phasemeter_i/DATA_LOGGER_0/inst/Reset_repN_1_alias
    SLICE_X42Y18         FDCE                                         f  Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.transfer_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.566    12.478    Differental_Phasemeter_i/DATA_LOGGER_0/inst/m_axis_aclk
    SLICE_X42Y18         FDCE                                         r  Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.transfer_count_reg[12]/C
                         clock pessimism              0.364    12.842    
                         clock uncertainty           -0.035    12.807    
    SLICE_X42Y18         FDCE (Recov_fdce_C_CLR)     -0.319    12.488    Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.transfer_count_reg[12]
  -------------------------------------------------------------------
                         required time                         12.488    
                         arrival time                         -10.739    
  -------------------------------------------------------------------
                         slack                                  1.749    

Slack (MET) :             1.749ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.transfer_count_reg[13]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.833ns  (logic 0.456ns (7.818%)  route 5.377ns (92.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.478ns = ( 12.478 - 8.000 ) 
    Source Clock Delay      (SCD):    4.906ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.745     4.906    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X36Y34         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.456     5.362 f  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica_1/Q
                         net (fo=304, routed)         5.377    10.739    Differental_Phasemeter_i/DATA_LOGGER_0/inst/Reset_repN_1_alias
    SLICE_X42Y18         FDCE                                         f  Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.transfer_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.566    12.478    Differental_Phasemeter_i/DATA_LOGGER_0/inst/m_axis_aclk
    SLICE_X42Y18         FDCE                                         r  Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.transfer_count_reg[13]/C
                         clock pessimism              0.364    12.842    
                         clock uncertainty           -0.035    12.807    
    SLICE_X42Y18         FDCE (Recov_fdce_C_CLR)     -0.319    12.488    Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.transfer_count_reg[13]
  -------------------------------------------------------------------
                         required time                         12.488    
                         arrival time                         -10.739    
  -------------------------------------------------------------------
                         slack                                  1.749    

Slack (MET) :             1.819ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica_3/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/diff2_reg[9]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.685ns  (logic 0.518ns (9.112%)  route 5.167ns (90.888%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 12.385 - 8.000 ) 
    Source Clock Delay      (SCD):    4.804ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.643     4.804    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X34Y75         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.518     5.322 f  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica_3/Q
                         net (fo=243, routed)         5.167    10.489    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Reset_repN_3_alias
    SLICE_X33Y75         FDCE                                         f  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/diff2_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.473    12.385    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Clock
    SLICE_X33Y75         FDCE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/diff2_reg[9]/C
                         clock pessimism              0.363    12.748    
                         clock uncertainty           -0.035    12.713    
    SLICE_X33Y75         FDCE (Recov_fdce_C_CLR)     -0.405    12.308    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/diff2_reg[9]
  -------------------------------------------------------------------
                         required time                         12.308    
                         arrival time                         -10.489    
  -------------------------------------------------------------------
                         slack                                  1.819    

Slack (MET) :             1.903ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.output_data_reg[0]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.603ns  (logic 0.456ns (8.139%)  route 5.147ns (91.861%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 12.488 - 8.000 ) 
    Source Clock Delay      (SCD):    4.906ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.745     4.906    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X36Y34         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.456     5.362 f  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica_1/Q
                         net (fo=304, routed)         5.147    10.509    Differental_Phasemeter_i/DATA_LOGGER_0/inst/Reset_repN_1_alias
    SLICE_X40Y4          FDCE                                         f  Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.output_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.576    12.488    Differental_Phasemeter_i/DATA_LOGGER_0/inst/m_axis_aclk
    SLICE_X40Y4          FDCE                                         r  Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.output_data_reg[0]/C
                         clock pessimism              0.364    12.852    
                         clock uncertainty           -0.035    12.817    
    SLICE_X40Y4          FDCE (Recov_fdce_C_CLR)     -0.405    12.412    Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.output_data_reg[0]
  -------------------------------------------------------------------
                         required time                         12.412    
                         arrival time                         -10.509    
  -------------------------------------------------------------------
                         slack                                  1.903    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/cic_pipeline3_reg[0]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.336%)  route 0.192ns (57.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.552     1.607    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X22Y19         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.141     1.748 f  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica/Q
                         net (fo=182, routed)         0.192     1.940    Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/Reset_repN_alias
    SLICE_X20Y19         FDCE                                         f  Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/cic_pipeline3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.820     1.966    Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/Clock
    SLICE_X20Y19         FDCE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/cic_pipeline3_reg[0]/C
                         clock pessimism             -0.095     1.871    
    SLICE_X20Y19         FDCE (Remov_fdce_C_CLR)     -0.067     1.804    Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/cic_pipeline3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/cic_pipeline3_reg[1]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.336%)  route 0.192ns (57.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.552     1.607    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X22Y19         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.141     1.748 f  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica/Q
                         net (fo=182, routed)         0.192     1.940    Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/Reset_repN_alias
    SLICE_X20Y19         FDCE                                         f  Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/cic_pipeline3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.820     1.966    Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/Clock
    SLICE_X20Y19         FDCE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/cic_pipeline3_reg[1]/C
                         clock pessimism             -0.095     1.871    
    SLICE_X20Y19         FDCE (Remov_fdce_C_CLR)     -0.067     1.804    Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/cic_pipeline3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/cic_pipeline3_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.336%)  route 0.192ns (57.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.552     1.607    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X22Y19         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.141     1.748 f  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica/Q
                         net (fo=182, routed)         0.192     1.940    Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/Reset_repN_alias
    SLICE_X20Y19         FDCE                                         f  Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/cic_pipeline3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.820     1.966    Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/Clock
    SLICE_X20Y19         FDCE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/cic_pipeline3_reg[2]/C
                         clock pessimism             -0.095     1.871    
    SLICE_X20Y19         FDCE (Remov_fdce_C_CLR)     -0.067     1.804    Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/cic_pipeline3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/cic_pipeline3_reg[3]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.336%)  route 0.192ns (57.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.552     1.607    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X22Y19         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.141     1.748 f  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica/Q
                         net (fo=182, routed)         0.192     1.940    Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/Reset_repN_alias
    SLICE_X20Y19         FDCE                                         f  Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/cic_pipeline3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.820     1.966    Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/Clock
    SLICE_X20Y19         FDCE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/cic_pipeline3_reg[3]/C
                         clock pessimism             -0.095     1.871    
    SLICE_X20Y19         FDCE (Remov_fdce_C_CLR)     -0.067     1.804    Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/cic_pipeline3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/diff1_reg[0]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.336%)  route 0.192ns (57.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.552     1.607    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X22Y19         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.141     1.748 f  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica/Q
                         net (fo=182, routed)         0.192     1.940    Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/Reset_repN_alias
    SLICE_X20Y19         FDCE                                         f  Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/diff1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.820     1.966    Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/Clock
    SLICE_X20Y19         FDCE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/diff1_reg[0]/C
                         clock pessimism             -0.095     1.871    
    SLICE_X20Y19         FDCE (Remov_fdce_C_CLR)     -0.067     1.804    Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/diff1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/diff1_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.336%)  route 0.192ns (57.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.552     1.607    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X22Y19         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.141     1.748 f  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica/Q
                         net (fo=182, routed)         0.192     1.940    Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/Reset_repN_alias
    SLICE_X20Y19         FDCE                                         f  Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/diff1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.820     1.966    Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/Clock
    SLICE_X20Y19         FDCE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/diff1_reg[2]/C
                         clock pessimism             -0.095     1.871    
    SLICE_X20Y19         FDCE (Remov_fdce_C_CLR)     -0.067     1.804    Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/diff1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/diff1_reg[3]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.336%)  route 0.192ns (57.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.552     1.607    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X22Y19         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.141     1.748 f  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica/Q
                         net (fo=182, routed)         0.192     1.940    Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/Reset_repN_alias
    SLICE_X20Y19         FDCE                                         f  Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/diff1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.820     1.966    Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/Clock
    SLICE_X20Y19         FDCE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/diff1_reg[3]/C
                         clock pessimism             -0.095     1.871    
    SLICE_X20Y19         FDCE (Remov_fdce_C_CLR)     -0.067     1.804    Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/diff1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/section_out2_reg[0]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.336%)  route 0.192ns (57.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.552     1.607    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X22Y19         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.141     1.748 f  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica/Q
                         net (fo=182, routed)         0.192     1.940    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/Reset_repN_alias
    SLICE_X21Y19         FDCE                                         f  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/section_out2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.820     1.966    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/Clock
    SLICE_X21Y19         FDCE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/section_out2_reg[0]/C
                         clock pessimism             -0.095     1.871    
    SLICE_X21Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.779    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/section_out2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/section_out2_reg[1]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.336%)  route 0.192ns (57.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.552     1.607    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X22Y19         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.141     1.748 f  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica/Q
                         net (fo=182, routed)         0.192     1.940    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/Reset_repN_alias
    SLICE_X21Y19         FDCE                                         f  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/section_out2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.820     1.966    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/Clock
    SLICE_X21Y19         FDCE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/section_out2_reg[1]/C
                         clock pessimism             -0.095     1.871    
    SLICE_X21Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.779    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/section_out2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/section_out2_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.336%)  route 0.192ns (57.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.552     1.607    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X22Y19         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.141     1.748 f  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg_replica/Q
                         net (fo=182, routed)         0.192     1.940    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/Reset_repN_alias
    SLICE_X21Y19         FDCE                                         f  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/section_out2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.820     1.966    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/Clock
    SLICE_X21Y19         FDCE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/section_out2_reg[2]/C
                         clock pessimism             -0.095     1.871    
    SLICE_X21Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.779    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Quadrature_Filter/section_out2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.162    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Max Delay            20 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.364ns  (logic 0.580ns (6.934%)  route 7.784ns (93.066%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.710     3.018    Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X2Y23          FDRE                                         r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.456     3.474 r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.080     5.554    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X5Y9           LUT1 (Prop_lut1_I0_O)        0.124     5.678 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=327, routed)         5.704    11.382    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X36Y5          FDPE                                         f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.575     4.487    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y5          FDPE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.364ns  (logic 0.580ns (6.934%)  route 7.784ns (93.066%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.710     3.018    Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X2Y23          FDRE                                         r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.456     3.474 r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.080     5.554    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X5Y9           LUT1 (Prop_lut1_I0_O)        0.124     5.678 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=327, routed)         5.704    11.382    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X36Y5          FDPE                                         f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.575     4.487    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y5          FDPE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.311ns  (logic 0.580ns (6.978%)  route 7.731ns (93.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.489ns
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.710     3.018    Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X2Y23          FDRE                                         r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.456     3.474 r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.080     5.554    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X5Y9           LUT1 (Prop_lut1_I0_O)        0.124     5.678 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=327, routed)         5.651    11.329    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X41Y0          FDPE                                         f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.577     4.489    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y0          FDPE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.311ns  (logic 0.580ns (6.978%)  route 7.731ns (93.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.489ns
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.710     3.018    Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X2Y23          FDRE                                         r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.456     3.474 r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.080     5.554    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X5Y9           LUT1 (Prop_lut1_I0_O)        0.124     5.678 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=327, routed)         5.651    11.329    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X41Y0          FDPE                                         f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.577     4.489    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y0          FDPE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.661ns  (logic 0.580ns (8.708%)  route 6.081ns (91.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.710     3.018    Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X2Y23          FDRE                                         r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.456     3.474 r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.080     5.554    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X5Y9           LUT1 (Prop_lut1_I0_O)        0.124     5.678 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=327, routed)         4.001     9.679    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X17Y0          FDPE                                         f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.501     4.413    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X17Y0          FDPE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.661ns  (logic 0.580ns (8.708%)  route 6.081ns (91.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.710     3.018    Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X2Y23          FDRE                                         r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.456     3.474 r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.080     5.554    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X5Y9           LUT1 (Prop_lut1_I0_O)        0.124     5.678 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=327, routed)         4.001     9.679    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X17Y0          FDPE                                         f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.501     4.413    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X17Y0          FDPE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.654ns  (logic 0.580ns (8.716%)  route 6.074ns (91.284%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.710     3.018    Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X2Y23          FDRE                                         r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.456     3.474 r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.080     5.554    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X5Y9           LUT1 (Prop_lut1_I0_O)        0.124     5.678 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=327, routed)         3.994     9.672    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X19Y0          FDPE                                         f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.501     4.413    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X19Y0          FDPE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.654ns  (logic 0.580ns (8.716%)  route 6.074ns (91.284%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.710     3.018    Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X2Y23          FDRE                                         r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.456     3.474 r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.080     5.554    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X5Y9           LUT1 (Prop_lut1_I0_O)        0.124     5.678 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=327, routed)         3.994     9.672    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X19Y0          FDPE                                         f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.501     4.413    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X19Y0          FDPE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.479ns  (logic 0.580ns (8.952%)  route 5.899ns (91.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.710     3.018    Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X2Y23          FDRE                                         r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.456     3.474 r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.080     5.554    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X5Y9           LUT1 (Prop_lut1_I0_O)        0.124     5.678 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=327, routed)         3.819     9.497    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X13Y0          FDPE                                         f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.508     4.420    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y0          FDPE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.479ns  (logic 0.580ns (8.952%)  route 5.899ns (91.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.710     3.018    Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X2Y23          FDRE                                         r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.456     3.474 r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.080     5.554    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X5Y9           LUT1 (Prop_lut1_I0_O)        0.124     5.678 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=327, routed)         3.819     9.497    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X13Y0          FDPE                                         f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.508     4.420    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y0          FDPE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.426%)  route 0.156ns (52.574%))
  Logic Levels:           0  
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.561     0.901    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X7Y16          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141     1.043 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.156     1.199    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X9Y16          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.827     1.973    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y16          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_sec_neg_edge_plus_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.733%)  route 0.167ns (54.267%))
  Logic Levels:           0  
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.559     0.900    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/out
    SLICE_X26Y15         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_sec_neg_edge_plus_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y15         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_sec_neg_edge_plus_delay_reg/Q
                         net (fo=1, routed)           0.167     1.208    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/prmry_in
    SLICE_X27Y15         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.825     1.971    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/m_axi_s2mm_aclk
    SLICE_X27Y15         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.627%)  route 0.155ns (52.373%))
  Logic Levels:           0  
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.581     0.922    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X3Y14          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.155     1.218    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X4Y14          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.848     1.994    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y14          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.583%)  route 0.190ns (57.417%))
  Logic Levels:           0  
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.559     0.900    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axi_lite_aclk
    SLICE_X26Y15         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y15         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_i_reg/Q
                         net (fo=1, routed)           0.190     1.231    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/prmry_in
    SLICE_X33Y15         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.825     1.971    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/m_axi_s2mm_aclk
    SLICE_X33Y15         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.809%)  route 0.196ns (58.191%))
  Logic Levels:           0  
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.561     0.901    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X7Y16          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141     1.043 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.196     1.239    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X9Y16          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.827     1.973    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y16          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.338%)  route 0.197ns (60.662%))
  Logic Levels:           0  
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.581     0.922    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X3Y14          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.128     1.050 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.197     1.247    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X2Y13          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.848     1.994    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X2Y13          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.439%)  route 0.233ns (64.561%))
  Logic Levels:           0  
  Clock Path Skew:        1.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.561     0.901    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X7Y16          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.128     1.030 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.233     1.263    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X9Y19          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.824     1.970    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y19          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.128ns (34.758%)  route 0.240ns (65.242%))
  Logic Levels:           0  
  Clock Path Skew:        1.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.561     0.901    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X7Y16          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.128     1.030 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.240     1.270    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X5Y16          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.846     1.992    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y16          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.898%)  route 0.347ns (71.102%))
  Logic Levels:           0  
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.553     0.894    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X19Y28         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.347     1.381    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X17Y21         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.819     1.965    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X17Y21         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.419%)  route 0.338ns (70.581%))
  Logic Levels:           0  
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.581     0.922    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X3Y14          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.338     1.401    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X4Y14          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.848     1.994    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y14          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.825ns  (logic 0.124ns (6.796%)  route 1.701ns (93.204%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.257     1.257    Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X2Y28          LUT1 (Prop_lut1_I0_O)        0.124     1.381 r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.444     1.825    Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X2Y26          FDRE                                         r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.536     2.728    Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X2Y26          FDRE                                         r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.045ns (6.801%)  route 0.617ns (93.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.450     0.450    Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X2Y28          LUT1 (Prop_lut1_I0_O)        0.045     0.495 r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.167     0.662    Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X2Y26          FDRE                                         r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.838     1.208    Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X2Y26          FDRE                                         r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  adc_clk
  To Clock:  clk_fpga_0

Max Delay            70 Endpoints
Min Delay            78 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SYNC_PRIM2SEC_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.048ns  (logic 0.419ns (20.459%)  route 1.629ns (79.541%))
  Logic Levels:           0  
  Clock Path Skew:        -2.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    4.828ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.667     4.828    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X33Y15         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDRE (Prop_fdre_C_Q)         0.419     5.247 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/Q
                         net (fo=17, routed)          1.629     6.876    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SYNC_PRIM2SEC_RST/prmry_in
    SLICE_X17Y20         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SYNC_PRIM2SEC_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.489     2.681    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SYNC_PRIM2SEC_RST/out
    SLICE_X17Y20         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SYNC_PRIM2SEC_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.N_FIO.scope_fifo_i[1].fifo_0/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_LoggerStatus1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.762ns  (logic 0.919ns (52.160%)  route 0.843ns (47.840%))
  Logic Levels:           0  
  Clock Path Skew:        -2.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    4.874ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.712     4.874    Differental_Phasemeter_i/DATA_LOGGER_0/inst/m_axis_aclk
    RAMB36_X0Y6          FIFO36E1                                     r  Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.N_FIO.scope_fifo_i[1].fifo_0/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          FIFO36E1 (Prop_fifo36e1_WRCLK_ALMOSTFULL)
                                                      0.919     5.793 r  Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.N_FIO.scope_fifo_i[1].fifo_0/ALMOSTFULL
                         net (fo=1, routed)           0.843     6.635    Differental_Phasemeter_i/GPIO_Interface/GPIO_LoggerStatus1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X6Y34          FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_LoggerStatus1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.500     2.693    Differental_Phasemeter_i/GPIO_Interface/GPIO_LoggerStatus1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X6Y34          FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_LoggerStatus1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_halt_cmplt_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/GEN_FOR_ASYNC.REG_TO_SECONDARY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.725ns  (logic 0.456ns (26.435%)  route 1.269ns (73.565%))
  Logic Levels:           0  
  Clock Path Skew:        -2.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.671     4.832    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X27Y10         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_halt_cmplt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y10         FDRE (Prop_fdre_C_Q)         0.456     5.288 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_halt_cmplt_reg/Q
                         net (fo=3, routed)           1.269     6.557    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/GEN_FOR_ASYNC.REG_TO_SECONDARY/prmry_in
    SLICE_X17Y24         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/GEN_FOR_ASYNC.REG_TO_SECONDARY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.483     2.675    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/GEN_FOR_ASYNC.REG_TO_SECONDARY/s_axi_lite_aclk
    SLICE_X17Y24         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/GEN_FOR_ASYNC.REG_TO_SECONDARY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.514ns  (logic 0.518ns (34.213%)  route 0.996ns (65.787%))
  Logic Levels:           0  
  Clock Path Skew:        -2.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.668     4.829    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X12Y20         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDRE (Prop_fdre_C_Q)         0.518     5.347 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=19, routed)          0.996     6.343    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X17Y26         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.485     2.677    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X17Y26         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.307ns  (logic 0.518ns (39.620%)  route 0.789ns (60.380%))
  Logic Levels:           0  
  Clock Path Skew:        -2.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.741     4.902    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Clock
    SLICE_X42Y60         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.518     5.420 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[21]/Q
                         net (fo=1, routed)           0.789     6.210    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[21]
    SLICE_X43Y66         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.559     2.751    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y66         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.150ns  (logic 0.518ns (45.052%)  route 0.632ns (54.948%))
  Logic Levels:           0  
  Clock Path Skew:        -2.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.741     4.902    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Clock
    SLICE_X38Y54         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     5.420 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[2]/Q
                         net (fo=1, routed)           0.632     6.052    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X40Y55         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.566     2.758    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y55         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.225ns  (logic 0.456ns (37.230%)  route 0.769ns (62.770%))
  Logic Levels:           0  
  Clock Path Skew:        -2.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns
    Source Clock Delay      (SCD):    4.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.654     4.815    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Clock
    SLICE_X19Y67         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y67         FDRE (Prop_fdre_C_Q)         0.456     5.271 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[16]/Q
                         net (fo=1, routed)           0.769     6.040    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[16]
    SLICE_X17Y69         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.479     2.671    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X17Y69         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.214ns  (logic 0.456ns (37.565%)  route 0.758ns (62.435%))
  Logic Levels:           0  
  Clock Path Skew:        -2.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    4.817ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.656     4.817    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Clock
    SLICE_X19Y65         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y65         FDRE (Prop_fdre_C_Q)         0.456     5.273 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[11]/Q
                         net (fo=1, routed)           0.758     6.031    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[11]
    SLICE_X11Y68         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.487     2.679    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X11Y68         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.192ns  (logic 0.456ns (38.271%)  route 0.736ns (61.729%))
  Logic Levels:           0  
  Clock Path Skew:        -2.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.669     4.830    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X17Y13         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y13         FDRE (Prop_fdre_C_Q)         0.456     5.286 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.736     6.022    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X13Y15         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.501     2.693    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X13Y15         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.119ns  (logic 0.478ns (42.723%)  route 0.641ns (57.277%))
  Logic Levels:           0  
  Clock Path Skew:        -2.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns
    Source Clock Delay      (SCD):    4.900ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.739     4.900    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Clock
    SLICE_X38Y60         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.478     5.378 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[18]/Q
                         net (fo=1, routed)           0.641     6.019    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[18]
    SLICE_X42Y62         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.562     2.754    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X42Y62         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.236ns  (logic 0.141ns (59.702%)  route 0.095ns (40.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.555     1.610    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Clock
    SLICE_X19Y67         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y67         FDRE (Prop_fdre_C_Q)         0.141     1.751 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[17]/Q
                         net (fo=1, routed)           0.095     1.846    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[17]
    SLICE_X17Y67         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.822     1.192    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X17Y67         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.236ns  (logic 0.141ns (59.641%)  route 0.095ns (40.359%))
  Logic Levels:           0  
  Clock Path Skew:        -0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.555     1.610    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Clock
    SLICE_X19Y67         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y67         FDRE (Prop_fdre_C_Q)         0.141     1.751 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[19]/Q
                         net (fo=1, routed)           0.095     1.847    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[19]
    SLICE_X17Y68         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.821     1.191    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X17Y68         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.045%)  route 0.106ns (42.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.555     1.610    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Clock
    SLICE_X19Y67         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y67         FDRE (Prop_fdre_C_Q)         0.141     1.751 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[18]/Q
                         net (fo=1, routed)           0.106     1.857    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[18]
    SLICE_X19Y68         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.821     1.191    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X19Y68         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.045%)  route 0.106ns (42.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.557     1.612    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Clock
    SLICE_X19Y65         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y65         FDRE (Prop_fdre_C_Q)         0.141     1.753 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[12]/Q
                         net (fo=1, routed)           0.106     1.859    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[12]
    SLICE_X19Y66         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.823     1.193    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X19Y66         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.587%)  route 0.108ns (43.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.557     1.612    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Clock
    SLICE_X17Y64         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y64         FDRE (Prop_fdre_C_Q)         0.141     1.753 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[4]/Q
                         net (fo=1, routed)           0.108     1.861    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X17Y65         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.824     1.194    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X17Y65         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.581     1.636    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Clock
    SLICE_X41Y70         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141     1.777 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[30]/Q
                         net (fo=1, routed)           0.104     1.881    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[30]
    SLICE_X41Y69         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.850     1.220    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y69         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.464%)  route 0.100ns (41.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.589     1.644    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Clock
    SLICE_X37Y50         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141     1.785 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[0]/Q
                         net (fo=1, routed)           0.100     1.885    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X38Y50         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.859     1.229    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y50         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.391%)  route 0.114ns (44.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.581     1.636    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Clock
    SLICE_X41Y70         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141     1.777 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[24]/Q
                         net (fo=1, routed)           0.114     1.891    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[24]
    SLICE_X40Y69         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.850     1.220    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y69         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.128ns (45.569%)  route 0.153ns (54.431%))
  Logic Levels:           0  
  Clock Path Skew:        -0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.555     1.610    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Clock
    SLICE_X19Y67         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y67         FDRE (Prop_fdre_C_Q)         0.128     1.738 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[20]/Q
                         net (fo=1, routed)           0.153     1.891    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[20]
    SLICE_X17Y69         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.820     1.190    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X17Y69         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.376%)  route 0.118ns (45.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.578     1.633    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Clock
    SLICE_X39Y72         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.141     1.774 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[31]/Q
                         net (fo=1, routed)           0.118     1.893    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[31]
    SLICE_X40Y72         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.847     1.217    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y72         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            86 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.656ns  (logic 1.078ns (23.152%)  route 3.578ns (76.848%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.668     2.976    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X22Y41         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.419     3.395 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.836     4.231    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[38]
    SLICE_X20Y40         LUT3 (Prop_lut3_I2_O)        0.328     4.559 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_2/O
                         net (fo=10, routed)          2.081     6.640    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_2_n_0
    SLICE_X23Y37         LUT6 (Prop_lut6_I2_O)        0.331     6.971 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[7]_INST_0/O
                         net (fo=1, routed)           0.661     7.632    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_araddr[7]
    SLICE_X22Y34         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.489     2.681    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_aclk
    SLICE_X22Y34         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.112ns  (logic 0.704ns (17.122%)  route 3.408ns (82.878%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.672     2.980    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X21Y42         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=16, routed)          1.167     4.603    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_araddr[11]
    SLICE_X16Y41         LUT4 (Prop_lut4_I2_O)        0.124     4.727 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_araddr[11]_INST_0_i_3/O
                         net (fo=10, routed)          1.749     6.476    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_1
    SLICE_X20Y37         LUT6 (Prop_lut6_I5_O)        0.124     6.600 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[0]_INST_0/O
                         net (fo=1, routed)           0.491     7.092    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_araddr[0]
    SLICE_X20Y35         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.494     2.686    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_aclk
    SLICE_X20Y35         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.057ns  (logic 0.704ns (17.352%)  route 3.353ns (82.648%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.672     2.980    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X21Y42         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=16, routed)          1.167     4.603    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_araddr[11]
    SLICE_X16Y41         LUT4 (Prop_lut4_I2_O)        0.124     4.727 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_araddr[11]_INST_0_i_3/O
                         net (fo=10, routed)          1.564     6.291    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_1
    SLICE_X22Y37         LUT6 (Prop_lut6_I5_O)        0.124     6.415 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[2]_INST_0/O
                         net (fo=1, routed)           0.622     7.037    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_araddr[2]
    SLICE_X22Y34         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.489     2.681    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_aclk
    SLICE_X22Y34         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.004ns  (logic 1.078ns (26.926%)  route 2.926ns (73.074%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.668     2.976    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X22Y41         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.419     3.395 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.836     4.231    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[38]
    SLICE_X20Y40         LUT3 (Prop_lut3_I2_O)        0.328     4.559 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_2/O
                         net (fo=10, routed)          1.471     6.030    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_2_n_0
    SLICE_X24Y38         LUT6 (Prop_lut6_I2_O)        0.331     6.361 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[3]_INST_0/O
                         net (fo=1, routed)           0.619     6.980    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_araddr[3]
    SLICE_X23Y36         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.490     2.682    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_aclk
    SLICE_X23Y36         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.912ns  (logic 0.842ns (21.524%)  route 3.070ns (78.476%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.668     2.976    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X22Y41         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.419     3.395 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.836     4.231    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[38]
    SLICE_X20Y40         LUT2 (Prop_lut2_I0_O)        0.299     4.530 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=10, routed)          1.429     5.959    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1_n_0
    SLICE_X22Y37         LUT6 (Prop_lut6_I0_O)        0.124     6.083 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[6]_INST_0/O
                         net (fo=1, routed)           0.804     6.888    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_araddr[6]
    SLICE_X22Y31         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.485     2.677    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_aclk
    SLICE_X22Y31         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.897ns  (logic 0.704ns (18.066%)  route 3.193ns (81.934%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.672     2.980    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X21Y42         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=16, routed)          1.167     4.603    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_araddr[11]
    SLICE_X16Y41         LUT4 (Prop_lut4_I2_O)        0.124     4.727 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_araddr[11]_INST_0_i_3/O
                         net (fo=10, routed)          1.521     6.248    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_1
    SLICE_X22Y37         LUT6 (Prop_lut6_I5_O)        0.124     6.372 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[1]_INST_0/O
                         net (fo=1, routed)           0.505     6.877    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_araddr[1]
    SLICE_X23Y36         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.490     2.682    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_aclk
    SLICE_X23Y36         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.849ns  (logic 0.704ns (18.290%)  route 3.145ns (81.710%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.672     2.980    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X21Y42         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=16, routed)          1.167     4.603    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_araddr[11]
    SLICE_X16Y41         LUT4 (Prop_lut4_I2_O)        0.124     4.727 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_araddr[11]_INST_0_i_3/O
                         net (fo=10, routed)          1.316     6.043    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_1
    SLICE_X22Y37         LUT6 (Prop_lut6_I5_O)        0.124     6.167 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[4]_INST_0/O
                         net (fo=1, routed)           0.662     6.829    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_araddr[4]
    SLICE_X22Y31         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.485     2.677    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_aclk
    SLICE_X22Y31         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.833ns  (logic 0.704ns (18.365%)  route 3.129ns (81.635%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.672     2.980    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X21Y42         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=16, routed)          1.167     4.603    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_araddr[11]
    SLICE_X16Y41         LUT4 (Prop_lut4_I2_O)        0.124     4.727 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_araddr[11]_INST_0_i_3/O
                         net (fo=10, routed)          1.102     5.829    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_1
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     5.953 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[5]_INST_0/O
                         net (fo=1, routed)           0.860     6.813    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_araddr[5]
    SLICE_X23Y31         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.485     2.677    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_aclk
    SLICE_X23Y31         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.691ns  (logic 1.532ns (41.505%)  route 2.159ns (58.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.754     3.062    Differental_Phasemeter_i/PS7/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WDATA[26])
                                                      1.532     4.594 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1WDATA[26]
                         net (fo=1, routed)           2.159     6.753    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[26]
    SLICE_X4Y29          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.540     2.733    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_aclk
    SLICE_X4Y29          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.677ns  (logic 1.532ns (41.667%)  route 2.145ns (58.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.754     3.062    Differental_Phasemeter_i/PS7/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WDATA[28])
                                                      1.532     4.594 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1WDATA[28]
                         net (fo=1, routed)           2.145     6.739    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[28]
    SLICE_X4Y29          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        1.540     2.733    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_aclk
    SLICE_X4Y29          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.590%)  route 0.168ns (54.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.556     0.896    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X7Y21          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.141     1.038 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27]/Q
                         net (fo=1, routed)           0.168     1.206    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/Q[27]
    SLICE_X7Y24          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.818     1.188    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X7Y24          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.678%)  route 0.182ns (56.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.558     0.899    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X22Y53         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y53         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg/Q
                         net (fo=1, routed)           0.182     1.221    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/prmry_in
    SLICE_X22Y49         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.829     1.199    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/s_axi_lite_aclk
    SLICE_X22Y49         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.352%)  route 0.168ns (50.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.556     0.896    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X6Y21          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.164     1.061 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[2]/Q
                         net (fo=1, routed)           0.168     1.229    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/Q[2]
    SLICE_X6Y24          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.818     1.188    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X6Y24          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.244%)  route 0.178ns (55.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.573     0.914    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X5Y26          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.141     1.054 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[28]/Q
                         net (fo=1, routed)           0.178     1.232    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/Q[28]
    SLICE_X5Y27          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.840     1.210    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X5Y27          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG2_WREADY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.338%)  route 0.192ns (57.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.561     0.902    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X21Y47         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_cdc_from_reg/Q
                         net (fo=2, routed)           0.192     1.235    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG2_WREADY/prmry_in
    SLICE_X22Y49         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG2_WREADY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.829     1.199    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG2_WREADY/s_axi_lite_aclk
    SLICE_X22Y49         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG2_WREADY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.wvalid_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.WVLD_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.917%)  route 0.204ns (59.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.558     0.899    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X23Y53         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.wvalid_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y53         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.wvalid_cdc_from_reg/Q
                         net (fo=2, routed)           0.204     1.243    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.WVLD_CDC_TO/prmry_in
    SLICE_X23Y48         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.WVLD_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.829     1.199    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.WVLD_CDC_TO/s_axi_lite_aclk
    SLICE_X23Y48         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.WVLD_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.612%)  route 0.224ns (61.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.558     0.899    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X7Y19          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.141     1.039 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]/Q
                         net (fo=1, routed)           0.224     1.264    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/Q[11]
    SLICE_X6Y23          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.819     1.189    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X6Y23          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.510%)  route 0.225ns (61.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.558     0.899    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X7Y19          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.141     1.039 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]/Q
                         net (fo=1, routed)           0.225     1.265    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/Q[5]
    SLICE_X8Y21          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.822     1.192    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X8Y21          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.738%)  route 0.233ns (62.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.572     0.913    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X5Y24          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.141     1.054 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]/Q
                         net (fo=1, routed)           0.233     1.286    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/Q[24]
    SLICE_X3Y26          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.838     1.208    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X3Y26          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.330%)  route 0.227ns (61.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.578     0.919    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X5Y18          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     1.059 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]/Q
                         net (fo=1, routed)           0.227     1.286    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/Q[8]
    SLICE_X4Y26          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6198, routed)        0.838     1.208    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X4Y26          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  adc_clk
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[0].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.730ns  (logic 3.729ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.759     8.921    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y86         ODDR                                         f  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[0].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         ODDR (Prop_oddr_C_Q)         0.472     9.393 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[0].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.394    dac_dat_o_OBUF[0]
    M19                  OBUF (Prop_obuf_I_O)         3.257    12.650 r  dac_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.650    dac_dat_o[0]
    M19                                                               r  dac_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[1].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.720ns  (logic 3.719ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.759     8.921    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y85         ODDR                                         f  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[1].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y85         ODDR (Prop_oddr_C_Q)         0.472     9.393 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[1].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.394    dac_dat_o_OBUF[1]
    M20                  OBUF (Prop_obuf_I_O)         3.247    12.641 r  dac_dat_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.641    dac_dat_o[1]
    M20                                                               r  dac_dat_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[3].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.695ns  (logic 3.694ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.755     8.917    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y81         ODDR                                         f  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[3].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y81         ODDR (Prop_oddr_C_Q)         0.472     9.389 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[3].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.390    dac_dat_o_OBUF[3]
    L20                  OBUF (Prop_obuf_I_O)         3.222    12.611 r  dac_dat_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.611    dac_dat_o[3]
    L20                                                               r  dac_dat_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[2].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.693ns  (logic 3.692ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.755     8.917    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y82         ODDR                                         f  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[2].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y82         ODDR (Prop_oddr_C_Q)         0.472     9.389 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[2].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.390    dac_dat_o_OBUF[2]
    L19                  OBUF (Prop_obuf_I_O)         3.220    12.610 r  dac_dat_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.610    dac_dat_o[2]
    L19                                                               r  dac_dat_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[5].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.675ns  (logic 3.674ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.751     8.913    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y79         ODDR                                         f  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[5].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y79         ODDR (Prop_oddr_C_Q)         0.472     9.385 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[5].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.386    dac_dat_o_OBUF[5]
    J19                  OBUF (Prop_obuf_I_O)         3.202    12.587 r  dac_dat_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.587    dac_dat_o[5]
    J19                                                               r  dac_dat_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.763     8.925    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y92         ODDR                                         f  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.398    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         3.188    12.585 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.585    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_rst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.763     8.925    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y58         ODDR                                         f  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_rst/Q
                         net (fo=1, routed)           0.001     9.398    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.188    12.585 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.585    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[4].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.672ns  (logic 3.671ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.751     8.913    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y80         ODDR                                         f  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[4].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         ODDR (Prop_oddr_C_Q)         0.472     9.385 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[4].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.386    dac_dat_o_OBUF[4]
    K19                  OBUF (Prop_obuf_I_O)         3.199    12.584 r  dac_dat_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.584    dac_dat_o[4]
    K19                                                               r  dac_dat_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.659ns  (logic 3.658ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.763     8.925    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y91         ODDR                                         f  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.398    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         3.186    12.583 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.583    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_sel/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_sel_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.658ns  (logic 3.657ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.763     8.925    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y57         ODDR                                         f  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_sel/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_sel/Q
                         net (fo=1, routed)           0.001     9.398    dac_sel_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.185    12.583 r  dac_sel_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.583    dac_sel_o
    N16                                                               r  dac_sel_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[7].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.515ns  (logic 1.514ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.578     1.633    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y65         ODDR                                         r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[7].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y65         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[7].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[7]
    H20                  OBUF (Prop_obuf_I_O)         1.337     3.148 r  dac_dat_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.148    dac_dat_o[7]
    H20                                                               r  dac_dat_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[11].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.519ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.574     1.629    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y69         ODDR                                         r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[11].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y69         ODDR (Prop_oddr_C_Q)         0.177     1.806 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[11].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.807    dac_dat_o_OBUF[11]
    F20                  OBUF (Prop_obuf_I_O)         1.342     3.149 r  dac_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.149    dac_dat_o[11]
    F20                                                               r  dac_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[10].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.519ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.574     1.629    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y70         ODDR                                         r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[10].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y70         ODDR (Prop_oddr_C_Q)         0.177     1.806 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[10].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.807    dac_dat_o_OBUF[10]
    F19                  OBUF (Prop_obuf_I_O)         1.342     3.149 r  dac_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.149    dac_dat_o[10]
    F19                                                               r  dac_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[6].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.517ns  (logic 1.516ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.578     1.633    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y66         ODDR                                         r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[6].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y66         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[6].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[6]
    J20                  OBUF (Prop_obuf_I_O)         1.339     3.150 r  dac_dat_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.150    dac_dat_o[6]
    J20                                                               r  dac_dat_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[9].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.518ns  (logic 1.517ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.578     1.633    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y63         ODDR                                         r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[9].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y63         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[9].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[9]
    G20                  OBUF (Prop_obuf_I_O)         1.340     3.151 r  dac_dat_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.151    dac_dat_o[9]
    G20                                                               r  dac_dat_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[8].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.521ns  (logic 1.520ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.578     1.633    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y64         ODDR                                         r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[8].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y64         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[8].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         1.343     3.154 r  dac_dat_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.154    dac_dat_o[8]
    G19                                                               r  dac_dat_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_sel/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_sel_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.527ns  (logic 1.526ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.580     1.635    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y57         ODDR                                         r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_sel/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_sel/Q
                         net (fo=1, routed)           0.001     1.813    dac_sel_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.349     3.162 r  dac_sel_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.162    dac_sel_o
    N16                                                               r  dac_sel_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.528ns  (logic 1.527ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.580     1.635    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y91         ODDR                                         r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.813    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         1.350     3.163 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.163    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_rst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.529ns  (logic 1.528ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.580     1.635    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y58         ODDR                                         r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_rst/Q
                         net (fo=1, routed)           0.001     1.813    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.351     3.165 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.165    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.530ns  (logic 1.529ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.580     1.635    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y92         ODDR                                         r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.813    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         1.352     3.165 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.165    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_Differental_Phasemeter_clk_wiz_0_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_Differental_Phasemeter_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.725ns  (logic 3.724ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Differental_Phasemeter_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.677     3.677    Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     0.139 f  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.899    Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clk_out1_Differental_Phasemeter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.000 f  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.758     3.758    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ddr_clk
    OLOGIC_X0Y84         ODDR                                         f  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.472     4.230 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     4.231    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         3.252     7.483 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.483    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_Differental_Phasemeter_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.718ns  (logic 3.717ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Differental_Phasemeter_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.677     3.677    Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     0.139 f  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.899    Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clk_out1_Differental_Phasemeter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.000 f  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.758     3.758    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         f  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.472     4.230 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     4.231    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.245     7.477 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.477    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_Differental_Phasemeter_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.587ns  (logic 1.586ns (99.937%)  route 0.001ns (0.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Differental_Phasemeter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.546     0.546    Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clk_out1_Differental_Phasemeter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.578     0.578    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.177     0.755 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     0.756    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         1.409     2.164 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.164    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_Differental_Phasemeter_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.593ns  (logic 1.592ns (99.937%)  route 0.001ns (0.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Differental_Phasemeter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.546     0.546    Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clk_out1_Differental_Phasemeter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.578     0.578    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ddr_clk
    OLOGIC_X0Y84         ODDR                                         r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.177     0.755 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     0.756    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         1.415     2.171 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.171    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_Differental_Phasemeter_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_Differental_Phasemeter_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_Differental_Phasemeter_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     4.000 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.677     5.677    Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     2.139 f  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     3.899    Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clkfbout_Differental_Phasemeter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.000 f  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677     5.677    Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clkfbout_buf_Differental_Phasemeter_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_Differental_Phasemeter_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_Differental_Phasemeter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        0.546     0.546    Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.508 r  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.026    Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clkfbout_Differental_Phasemeter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.546    Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clkfbout_buf_Differental_Phasemeter_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  adc_clk

Max Delay           432 Endpoints
Min Delay           432 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5/ACOUT[29]
                            (internal pin)
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.052ns  (logic 5.321ns (75.458%)  route 1.731ns (24.542%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y35          DSP48E1                      0.000     0.000 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5_n_24
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6/P[0]
                         net (fo=2, routed)           1.728     5.369    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6_n_105
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124     5.493 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000     5.493    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline[3]_i_4_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.026 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.026    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[3]_i_1_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.143    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[7]_i_1_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.261    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[11]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.378 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.378    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[15]_i_1_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.495 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.495    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[19]_i_1_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.612 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.612    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[23]_i_1_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.729 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.729    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[27]_i_1_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.052 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.052    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[31]_i_1_n_6
    SLICE_X10Y54         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.497     4.409    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X10Y54         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[29]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5/ACOUT[29]
                            (internal pin)
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.044ns  (logic 5.313ns (75.431%)  route 1.731ns (24.569%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y35          DSP48E1                      0.000     0.000 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5_n_24
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6/P[0]
                         net (fo=2, routed)           1.728     5.369    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6_n_105
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124     5.493 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000     5.493    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline[3]_i_4_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.026 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.026    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[3]_i_1_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.143    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[7]_i_1_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.261    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[11]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.378 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.378    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[15]_i_1_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.495 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.495    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[19]_i_1_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.612 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.612    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[23]_i_1_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.729 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.729    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[27]_i_1_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.044 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.044    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[31]_i_1_n_4
    SLICE_X10Y54         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.497     4.409    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X10Y54         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[31]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5/ACOUT[29]
                            (internal pin)
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.968ns  (logic 5.237ns (75.163%)  route 1.731ns (24.837%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y35          DSP48E1                      0.000     0.000 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5_n_24
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6/P[0]
                         net (fo=2, routed)           1.728     5.369    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6_n_105
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124     5.493 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000     5.493    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline[3]_i_4_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.026 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.026    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[3]_i_1_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.143    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[7]_i_1_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.261    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[11]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.378 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.378    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[15]_i_1_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.495 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.495    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[19]_i_1_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.612 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.612    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[23]_i_1_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.729 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.729    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[27]_i_1_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.968 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.968    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[31]_i_1_n_5
    SLICE_X10Y54         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.497     4.409    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X10Y54         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[30]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5/ACOUT[29]
                            (internal pin)
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.948ns  (logic 5.217ns (75.091%)  route 1.731ns (24.909%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y35          DSP48E1                      0.000     0.000 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5_n_24
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6/P[0]
                         net (fo=2, routed)           1.728     5.369    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6_n_105
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124     5.493 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000     5.493    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline[3]_i_4_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.026 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.026    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[3]_i_1_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.143    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[7]_i_1_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.261    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[11]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.378 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.378    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[15]_i_1_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.495 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.495    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[19]_i_1_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.612 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.612    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[23]_i_1_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.729 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.729    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[27]_i_1_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.948 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.948    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[31]_i_1_n_7
    SLICE_X10Y54         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.497     4.409    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X10Y54         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[28]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5/ACOUT[29]
                            (internal pin)
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.935ns  (logic 5.204ns (75.044%)  route 1.731ns (24.956%))
  Logic Levels:           9  (CARRY4=7 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y35          DSP48E1                      0.000     0.000 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5_n_24
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6/P[0]
                         net (fo=2, routed)           1.728     5.369    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6_n_105
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124     5.493 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000     5.493    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline[3]_i_4_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.026 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.026    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[3]_i_1_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.143    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[7]_i_1_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.261    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[11]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.378 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.378    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[15]_i_1_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.495 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.495    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[19]_i_1_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.612 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.612    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[23]_i_1_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.935 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.935    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[27]_i_1_n_6
    SLICE_X10Y53         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.497     4.409    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X10Y53         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[25]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5/ACOUT[29]
                            (internal pin)
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.927ns  (logic 5.196ns (75.016%)  route 1.731ns (24.984%))
  Logic Levels:           9  (CARRY4=7 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y35          DSP48E1                      0.000     0.000 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5_n_24
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6/P[0]
                         net (fo=2, routed)           1.728     5.369    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6_n_105
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124     5.493 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000     5.493    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline[3]_i_4_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.026 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.026    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[3]_i_1_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.143    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[7]_i_1_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.261    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[11]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.378 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.378    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[15]_i_1_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.495 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.495    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[19]_i_1_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.612 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.612    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[23]_i_1_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.927 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.927    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[27]_i_1_n_4
    SLICE_X10Y53         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.497     4.409    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X10Y53         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[27]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5/ACOUT[29]
                            (internal pin)
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.851ns  (logic 5.120ns (74.738%)  route 1.731ns (25.262%))
  Logic Levels:           9  (CARRY4=7 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y35          DSP48E1                      0.000     0.000 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5_n_24
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6/P[0]
                         net (fo=2, routed)           1.728     5.369    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6_n_105
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124     5.493 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000     5.493    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline[3]_i_4_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.026 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.026    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[3]_i_1_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.143    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[7]_i_1_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.261    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[11]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.378 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.378    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[15]_i_1_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.495 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.495    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[19]_i_1_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.612 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.612    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[23]_i_1_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.851 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.851    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[27]_i_1_n_5
    SLICE_X10Y53         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.497     4.409    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X10Y53         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[26]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5/ACOUT[29]
                            (internal pin)
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.831ns  (logic 5.100ns (74.664%)  route 1.731ns (25.336%))
  Logic Levels:           9  (CARRY4=7 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y35          DSP48E1                      0.000     0.000 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5_n_24
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6/P[0]
                         net (fo=2, routed)           1.728     5.369    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6_n_105
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124     5.493 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000     5.493    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline[3]_i_4_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.026 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.026    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[3]_i_1_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.143    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[7]_i_1_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.261    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[11]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.378 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.378    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[15]_i_1_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.495 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.495    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[19]_i_1_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.612 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.612    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[23]_i_1_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.831 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.831    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[27]_i_1_n_7
    SLICE_X10Y53         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.497     4.409    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X10Y53         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[24]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5/ACOUT[29]
                            (internal pin)
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.818ns  (logic 5.087ns (74.616%)  route 1.731ns (25.384%))
  Logic Levels:           8  (CARRY4=6 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y35          DSP48E1                      0.000     0.000 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5_n_24
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6/P[0]
                         net (fo=2, routed)           1.728     5.369    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6_n_105
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124     5.493 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000     5.493    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline[3]_i_4_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.026 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.026    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[3]_i_1_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.143    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[7]_i_1_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.261    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[11]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.378 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.378    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[15]_i_1_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.495 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.495    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[19]_i_1_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.818 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.818    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[23]_i_1_n_6
    SLICE_X10Y52         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.498     4.410    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X10Y52         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[21]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5/ACOUT[29]
                            (internal pin)
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.810ns  (logic 5.079ns (74.586%)  route 1.731ns (25.414%))
  Logic Levels:           8  (CARRY4=6 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y35          DSP48E1                      0.000     0.000 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5_n_24
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6/P[0]
                         net (fo=2, routed)           1.728     5.369    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6_n_105
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124     5.493 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000     5.493    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline[3]_i_4_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.026 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.026    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[3]_i_1_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.143    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[7]_i_1_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.261    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[11]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.378 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.378    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[15]_i_1_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.495 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.495    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[19]_i_1_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.810 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.810    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[23]_i_1_n_4
    SLICE_X10Y52         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.498     4.410    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X10Y52         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/II_Pipeline_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout0__0/ACOUT[0]
                            (internal pin)
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout_reg/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y33          DSP48E1                      0.000     0.000 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout0__0/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout0__0_n_53
    DSP48_X1Y34          DSP48E1                                      r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout_reg/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.748     4.909    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Clock
    DSP48_X1Y34          DSP48E1                                      r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout_reg/CLK

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout0__0/ACOUT[10]
                            (internal pin)
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout_reg/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y33          DSP48E1                      0.000     0.000 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout0__0/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout0__0_n_43
    DSP48_X1Y34          DSP48E1                                      r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout_reg/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.748     4.909    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Clock
    DSP48_X1Y34          DSP48E1                                      r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout_reg/CLK

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout0__0/ACOUT[11]
                            (internal pin)
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout_reg/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y33          DSP48E1                      0.000     0.000 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout0__0/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout0__0_n_42
    DSP48_X1Y34          DSP48E1                                      r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout_reg/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.748     4.909    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Clock
    DSP48_X1Y34          DSP48E1                                      r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout_reg/CLK

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout0__0/ACOUT[12]
                            (internal pin)
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout_reg/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y33          DSP48E1                      0.000     0.000 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout0__0/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout0__0_n_41
    DSP48_X1Y34          DSP48E1                                      r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout_reg/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.748     4.909    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Clock
    DSP48_X1Y34          DSP48E1                                      r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout_reg/CLK

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout0__0/ACOUT[13]
                            (internal pin)
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout_reg/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y33          DSP48E1                      0.000     0.000 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout0__0/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout0__0_n_40
    DSP48_X1Y34          DSP48E1                                      r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout_reg/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.748     4.909    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Clock
    DSP48_X1Y34          DSP48E1                                      r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout_reg/CLK

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout0__0/ACOUT[14]
                            (internal pin)
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout_reg/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y33          DSP48E1                      0.000     0.000 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout0__0/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout0__0_n_39
    DSP48_X1Y34          DSP48E1                                      r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout_reg/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.748     4.909    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Clock
    DSP48_X1Y34          DSP48E1                                      r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout_reg/CLK

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout0__0/ACOUT[15]
                            (internal pin)
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout_reg/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y33          DSP48E1                      0.000     0.000 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout0__0/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout0__0_n_38
    DSP48_X1Y34          DSP48E1                                      r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout_reg/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.748     4.909    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Clock
    DSP48_X1Y34          DSP48E1                                      r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout_reg/CLK

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout0__0/ACOUT[16]
                            (internal pin)
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout_reg/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y33          DSP48E1                      0.000     0.000 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout0__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout0__0_n_37
    DSP48_X1Y34          DSP48E1                                      r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout_reg/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.748     4.909    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Clock
    DSP48_X1Y34          DSP48E1                                      r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout_reg/CLK

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout0__0/ACOUT[17]
                            (internal pin)
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout_reg/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y33          DSP48E1                      0.000     0.000 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout0__0/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout0__0_n_36
    DSP48_X1Y34          DSP48E1                                      r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout_reg/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.748     4.909    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Clock
    DSP48_X1Y34          DSP48E1                                      r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout_reg/CLK

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout0__0/ACOUT[18]
                            (internal pin)
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout_reg/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y33          DSP48E1                      0.000     0.000 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout0__0/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout0__0_n_35
    DSP48_X1Y34          DSP48E1                                      r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout_reg/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5849, routed)        1.748     4.909    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Clock
    DSP48_X1Y34          DSP48E1                                      r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout_reg/CLK





