Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Thu Sep 22 11:15:11 2016
| Host              : com1647 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file ALU_timing_summary_routed.rpt -rpx ALU_timing_summary_routed.rpx
| Design            : ALU
| Device            : 7a100t-csg324
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.667        0.000                      0                   78        0.254        0.000                      0                   78        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.667        0.000                      0                   78        0.254        0.000                      0                   78        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.667ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.667ns  (required time - arrival time)
  Source:                 A0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.334ns  (logic 2.841ns (38.737%)  route 4.493ns (61.263%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.725     5.084    clk_IBUF_BUFG
    SLICE_X87Y65                                                      r  A0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y65         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  A0_reg[3]/Q
                         net (fo=46, routed)          1.837     7.376    n_0_A0_reg[3]
    SLICE_X79Y68         LUT6 (Prop_lut6_I2_O)        0.124     7.500 r  A0[6]_i_67/O
                         net (fo=1, routed)           0.437     7.937    n_0_A0[6]_i_67
    SLICE_X81Y67         LUT6 (Prop_lut6_I5_O)        0.124     8.061 r  A0[6]_i_57/O
                         net (fo=1, routed)           0.000     8.061    n_0_A0[6]_i_57
    SLICE_X81Y67         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.641 r  A0_reg[6]_i_35/O[2]
                         net (fo=2, routed)           1.019     9.660    n_5_A0_reg[6]_i_35
    SLICE_X83Y66         LUT3 (Prop_lut3_I1_O)        0.332     9.992 r  B0[7]_i_5/O
                         net (fo=2, routed)           0.617    10.609    n_0_B0[7]_i_5
    SLICE_X83Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    11.197 r  B0_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.197    n_0_B0_reg[7]_i_4
    SLICE_X83Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.531 r  A0_reg[6]_i_3/O[1]
                         net (fo=1, routed)           0.584    12.115    data2[4]
    SLICE_X84Y64         LUT6 (Prop_lut6_I1_O)        0.303    12.418 r  A0[4]_i_1/O
                         net (fo=1, routed)           0.000    12.418    A0[4]
    SLICE_X84Y64         FDRE                                         r  A0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.605    14.791    clk_IBUF_BUFG
    SLICE_X84Y64                                                      r  A0_reg[4]/C
                         clock pessimism              0.252    15.043    
                         clock uncertainty           -0.035    15.007    
    SLICE_X84Y64         FDRE (Setup_fdre_C_D)        0.077    15.084    A0_reg[4]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -12.418    
  -------------------------------------------------------------------
                         slack                                  2.667    

Slack (MET) :             2.668ns  (required time - arrival time)
  Source:                 A0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.326ns  (logic 2.823ns (38.537%)  route 4.503ns (61.463%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.725     5.084    clk_IBUF_BUFG
    SLICE_X87Y65                                                      r  A0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y65         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  A0_reg[3]/Q
                         net (fo=46, routed)          1.837     7.376    n_0_A0_reg[3]
    SLICE_X79Y68         LUT6 (Prop_lut6_I2_O)        0.124     7.500 r  A0[6]_i_67/O
                         net (fo=1, routed)           0.437     7.937    n_0_A0[6]_i_67
    SLICE_X81Y67         LUT6 (Prop_lut6_I5_O)        0.124     8.061 r  A0[6]_i_57/O
                         net (fo=1, routed)           0.000     8.061    n_0_A0[6]_i_57
    SLICE_X81Y67         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.641 r  A0_reg[6]_i_35/O[2]
                         net (fo=2, routed)           1.019     9.660    n_5_A0_reg[6]_i_35
    SLICE_X83Y66         LUT3 (Prop_lut3_I1_O)        0.332     9.992 r  B0[7]_i_5/O
                         net (fo=2, routed)           0.617    10.609    n_0_B0[7]_i_5
    SLICE_X83Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    11.197 r  B0_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.197    n_0_B0_reg[7]_i_4
    SLICE_X83Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.510 r  A0_reg[6]_i_3/O[3]
                         net (fo=1, routed)           0.593    12.103    data2[6]
    SLICE_X87Y65         LUT6 (Prop_lut6_I1_O)        0.306    12.409 r  A0[6]_i_1/O
                         net (fo=1, routed)           0.000    12.409    A0[6]
    SLICE_X87Y65         FDRE                                         r  A0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.606    14.792    clk_IBUF_BUFG
    SLICE_X87Y65                                                      r  A0_reg[6]/C
                         clock pessimism              0.292    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X87Y65         FDRE (Setup_fdre_C_D)        0.029    15.077    A0_reg[6]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -12.409    
  -------------------------------------------------------------------
                         slack                                  2.668    

Slack (MET) :             2.762ns  (required time - arrival time)
  Source:                 A0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.194ns  (logic 2.745ns (38.158%)  route 4.449ns (61.842%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.725     5.084    clk_IBUF_BUFG
    SLICE_X87Y65                                                      r  A0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y65         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  A0_reg[3]/Q
                         net (fo=46, routed)          1.837     7.376    n_0_A0_reg[3]
    SLICE_X79Y68         LUT6 (Prop_lut6_I2_O)        0.124     7.500 r  A0[6]_i_67/O
                         net (fo=1, routed)           0.437     7.937    n_0_A0[6]_i_67
    SLICE_X81Y67         LUT6 (Prop_lut6_I5_O)        0.124     8.061 r  A0[6]_i_57/O
                         net (fo=1, routed)           0.000     8.061    n_0_A0[6]_i_57
    SLICE_X81Y67         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.641 r  A0_reg[6]_i_35/O[2]
                         net (fo=2, routed)           1.019     9.660    n_5_A0_reg[6]_i_35
    SLICE_X83Y66         LUT3 (Prop_lut3_I1_O)        0.332     9.992 r  B0[7]_i_5/O
                         net (fo=2, routed)           0.617    10.609    n_0_B0[7]_i_5
    SLICE_X83Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    11.197 r  B0_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.197    n_0_B0_reg[7]_i_4
    SLICE_X83Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.436 r  A0_reg[6]_i_3/O[2]
                         net (fo=1, routed)           0.540    11.976    data2[5]
    SLICE_X85Y64         LUT6 (Prop_lut6_I1_O)        0.302    12.278 r  A0[5]_i_1/O
                         net (fo=1, routed)           0.000    12.278    A0[5]
    SLICE_X85Y64         FDRE                                         r  A0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.605    14.791    clk_IBUF_BUFG
    SLICE_X85Y64                                                      r  A0_reg[5]/C
                         clock pessimism              0.252    15.043    
                         clock uncertainty           -0.035    15.007    
    SLICE_X85Y64         FDRE (Setup_fdre_C_D)        0.032    15.039    A0_reg[5]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -12.278    
  -------------------------------------------------------------------
                         slack                                  2.762    

Slack (MET) :             2.900ns  (required time - arrival time)
  Source:                 A0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.047ns  (logic 2.839ns (40.287%)  route 4.208ns (59.713%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.725     5.084    clk_IBUF_BUFG
    SLICE_X87Y65                                                      r  A0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y65         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  A0_reg[3]/Q
                         net (fo=46, routed)          1.837     7.376    n_0_A0_reg[3]
    SLICE_X79Y68         LUT6 (Prop_lut6_I2_O)        0.124     7.500 r  A0[6]_i_67/O
                         net (fo=1, routed)           0.437     7.937    n_0_A0[6]_i_67
    SLICE_X81Y67         LUT6 (Prop_lut6_I5_O)        0.124     8.061 r  A0[6]_i_57/O
                         net (fo=1, routed)           0.000     8.061    n_0_A0[6]_i_57
    SLICE_X81Y67         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.641 r  A0_reg[6]_i_35/O[2]
                         net (fo=2, routed)           1.019     9.660    n_5_A0_reg[6]_i_35
    SLICE_X83Y66         LUT3 (Prop_lut3_I1_O)        0.332     9.992 r  B0[7]_i_5/O
                         net (fo=2, routed)           0.617    10.609    n_0_B0[7]_i_5
    SLICE_X83Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    11.197 r  B0_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.197    n_0_B0_reg[7]_i_4
    SLICE_X83Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.311 r  A0_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.311    n_0_A0_reg[6]_i_3
    SLICE_X83Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.533 r  A0_reg[7]_i_4/O[0]
                         net (fo=1, routed)           0.299    11.832    data2[7]
    SLICE_X83Y69         LUT6 (Prop_lut6_I1_O)        0.299    12.131 r  A0[7]_i_2/O
                         net (fo=1, routed)           0.000    12.131    A0[7]
    SLICE_X83Y69         FDRE                                         r  A0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.599    14.785    clk_IBUF_BUFG
    SLICE_X83Y69                                                      r  A0_reg[7]/C
                         clock pessimism              0.252    15.037    
                         clock uncertainty           -0.035    15.001    
    SLICE_X83Y69         FDRE (Setup_fdre_C_D)        0.029    15.030    A0_reg[7]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -12.131    
  -------------------------------------------------------------------
                         slack                                  2.900    

Slack (MET) :             2.921ns  (required time - arrival time)
  Source:                 A0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.074ns  (logic 2.725ns (38.520%)  route 4.349ns (61.480%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.725     5.084    clk_IBUF_BUFG
    SLICE_X87Y65                                                      r  A0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y65         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  A0_reg[3]/Q
                         net (fo=46, routed)          1.837     7.376    n_0_A0_reg[3]
    SLICE_X79Y68         LUT6 (Prop_lut6_I2_O)        0.124     7.500 r  A0[6]_i_67/O
                         net (fo=1, routed)           0.437     7.937    n_0_A0[6]_i_67
    SLICE_X81Y67         LUT6 (Prop_lut6_I5_O)        0.124     8.061 r  A0[6]_i_57/O
                         net (fo=1, routed)           0.000     8.061    n_0_A0[6]_i_57
    SLICE_X81Y67         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.641 r  A0_reg[6]_i_35/O[2]
                         net (fo=2, routed)           1.019     9.660    n_5_A0_reg[6]_i_35
    SLICE_X83Y66         LUT3 (Prop_lut3_I1_O)        0.332     9.992 r  B0[7]_i_5/O
                         net (fo=2, routed)           0.617    10.609    n_0_B0[7]_i_5
    SLICE_X83Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    11.197 r  B0_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.197    n_0_B0_reg[7]_i_4
    SLICE_X83Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.419 r  A0_reg[6]_i_3/O[0]
                         net (fo=1, routed)           0.440    11.859    data2[3]
    SLICE_X87Y65         LUT6 (Prop_lut6_I1_O)        0.299    12.158 r  A0[3]_i_1/O
                         net (fo=1, routed)           0.000    12.158    A0[3]
    SLICE_X87Y65         FDRE                                         r  A0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.606    14.792    clk_IBUF_BUFG
    SLICE_X87Y65                                                      r  A0_reg[3]/C
                         clock pessimism              0.292    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X87Y65         FDRE (Setup_fdre_C_D)        0.031    15.079    A0_reg[3]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -12.158    
  -------------------------------------------------------------------
                         slack                                  2.921    

Slack (MET) :             3.025ns  (required time - arrival time)
  Source:                 B0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.965ns  (logic 3.065ns (44.003%)  route 3.900ns (55.997%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.723     5.082    clk_IBUF_BUFG
    SLICE_X84Y65                                                      r  B0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y65         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  B0_reg[4]/Q
                         net (fo=30, routed)          1.318     6.918    n_0_B0_reg[4]
    SLICE_X80Y66         LUT6 (Prop_lut6_I0_O)        0.124     7.042 r  B0[7]_i_31/O
                         net (fo=1, routed)           0.622     7.664    n_0_B0[7]_i_31
    SLICE_X81Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.049 r  B0_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.049    n_0_B0_reg[7]_i_15
    SLICE_X81Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.271 r  A0_reg[6]_i_35/O[0]
                         net (fo=2, routed)           1.033     9.304    n_7_A0_reg[6]_i_35
    SLICE_X83Y66         LUT3 (Prop_lut3_I1_O)        0.327     9.631 r  B0[7]_i_7/O
                         net (fo=2, routed)           0.469    10.099    n_0_B0[7]_i_7
    SLICE_X83Y66         LUT4 (Prop_lut4_I3_O)        0.326    10.425 r  B0[7]_i_11/O
                         net (fo=1, routed)           0.000    10.425    n_0_B0[7]_i_11
    SLICE_X83Y66         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.065 r  B0_reg[7]_i_4/O[3]
                         net (fo=1, routed)           0.459    11.524    data2[2]
    SLICE_X86Y65         LUT6 (Prop_lut6_I1_O)        0.306    11.830 r  A0[2]_i_4/O
                         net (fo=1, routed)           0.000    11.830    n_0_A0[2]_i_4
    SLICE_X86Y65         MUXF7 (Prop_muxf7_I1_O)      0.217    12.047 r  A0_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    12.047    A0[2]
    SLICE_X86Y65         FDRE                                         r  A0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.606    14.792    clk_IBUF_BUFG
    SLICE_X86Y65                                                      r  A0_reg[2]/C
                         clock pessimism              0.252    15.044    
                         clock uncertainty           -0.035    15.008    
    SLICE_X86Y65         FDRE (Setup_fdre_C_D)        0.064    15.072    A0_reg[2]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -12.047    
  -------------------------------------------------------------------
                         slack                                  3.025    

Slack (MET) :             3.120ns  (required time - arrival time)
  Source:                 B0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.886ns  (logic 3.001ns (43.581%)  route 3.885ns (56.419%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.723     5.082    clk_IBUF_BUFG
    SLICE_X84Y65                                                      r  B0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y65         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  B0_reg[4]/Q
                         net (fo=30, routed)          1.318     6.918    n_0_B0_reg[4]
    SLICE_X80Y66         LUT6 (Prop_lut6_I0_O)        0.124     7.042 r  B0[7]_i_31/O
                         net (fo=1, routed)           0.622     7.664    n_0_B0[7]_i_31
    SLICE_X81Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.049 r  B0_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.049    n_0_B0_reg[7]_i_15
    SLICE_X81Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.271 r  A0_reg[6]_i_35/O[0]
                         net (fo=2, routed)           1.033     9.304    n_7_A0_reg[6]_i_35
    SLICE_X83Y66         LUT3 (Prop_lut3_I1_O)        0.327     9.631 r  B0[7]_i_7/O
                         net (fo=2, routed)           0.469    10.099    n_0_B0[7]_i_7
    SLICE_X83Y66         LUT4 (Prop_lut4_I3_O)        0.326    10.425 r  B0[7]_i_11/O
                         net (fo=1, routed)           0.000    10.425    n_0_B0[7]_i_11
    SLICE_X83Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.005 r  B0_reg[7]_i_4/O[2]
                         net (fo=1, routed)           0.443    11.449    data2[1]
    SLICE_X85Y64         LUT5 (Prop_lut5_I1_O)        0.302    11.751 r  A0[1]_i_3/O
                         net (fo=1, routed)           0.000    11.751    n_0_A0[1]_i_3
    SLICE_X85Y64         MUXF7 (Prop_muxf7_I1_O)      0.217    11.968 r  A0_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.968    A0[1]
    SLICE_X85Y64         FDRE                                         r  A0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.605    14.791    clk_IBUF_BUFG
    SLICE_X85Y64                                                      r  A0_reg[1]/C
                         clock pessimism              0.268    15.059    
                         clock uncertainty           -0.035    15.023    
    SLICE_X85Y64         FDRE (Setup_fdre_C_D)        0.064    15.087    A0_reg[1]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -11.968    
  -------------------------------------------------------------------
                         slack                                  3.120    

Slack (MET) :             3.393ns  (required time - arrival time)
  Source:                 A0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.480ns  (logic 2.650ns (40.898%)  route 3.830ns (59.102%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.725     5.084    clk_IBUF_BUFG
    SLICE_X87Y65                                                      r  A0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y65         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  A0_reg[3]/Q
                         net (fo=46, routed)          1.349     6.889    n_0_A0_reg[3]
    SLICE_X82Y63         LUT2 (Prop_lut2_I0_O)        0.152     7.041 r  B0[2]_i_10/O
                         net (fo=1, routed)           0.578     7.619    n_0_B0[2]_i_10
    SLICE_X82Y64         LUT6 (Prop_lut6_I1_O)        0.326     7.945 r  B0[2]_i_6/O
                         net (fo=1, routed)           0.000     7.945    n_0_B0[2]_i_6
    SLICE_X82Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.346 r  B0_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.346    n_0_B0_reg[2]_i_2
    SLICE_X82Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.680 r  B0_reg[7]_i_14/O[1]
                         net (fo=2, routed)           0.426     9.106    n_6_B0_reg[7]_i_14
    SLICE_X83Y64         LUT2 (Prop_lut2_I1_O)        0.303     9.409 r  B0[6]_i_3/O
                         net (fo=2, routed)           0.412     9.821    n_0_B0[6]_i_3
    SLICE_X83Y65         LUT4 (Prop_lut4_I3_O)        0.124     9.945 r  B0[6]_i_6/O
                         net (fo=1, routed)           0.000     9.945    n_0_B0[6]_i_6
    SLICE_X83Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.193 r  B0_reg[6]_i_2/O[3]
                         net (fo=1, routed)           0.545    10.738    n_4_B0_reg[6]_i_2
    SLICE_X87Y65         LUT4 (Prop_lut4_I0_O)        0.306    11.044 r  B0[6]_i_1/O
                         net (fo=1, routed)           0.519    11.563    B0[6]
    SLICE_X87Y66         FDRE                                         r  B0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.605    14.791    clk_IBUF_BUFG
    SLICE_X87Y66                                                      r  B0_reg[6]/C
                         clock pessimism              0.268    15.059    
                         clock uncertainty           -0.035    15.023    
    SLICE_X87Y66         FDRE (Setup_fdre_C_D)       -0.067    14.956    B0_reg[6]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -11.563    
  -------------------------------------------------------------------
                         slack                                  3.393    

Slack (MET) :             3.513ns  (required time - arrival time)
  Source:                 A0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.522ns  (logic 3.348ns (51.334%)  route 3.174ns (48.666%))
  Logic Levels:           10  (CARRY4=4 LUT2=2 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.725     5.084    clk_IBUF_BUFG
    SLICE_X87Y65                                                      r  A0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y65         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  A0_reg[3]/Q
                         net (fo=46, routed)          1.349     6.889    n_0_A0_reg[3]
    SLICE_X82Y63         LUT2 (Prop_lut2_I0_O)        0.152     7.041 r  B0[2]_i_10/O
                         net (fo=1, routed)           0.578     7.619    n_0_B0[2]_i_10
    SLICE_X82Y64         LUT6 (Prop_lut6_I1_O)        0.326     7.945 r  B0[2]_i_6/O
                         net (fo=1, routed)           0.000     7.945    n_0_B0[2]_i_6
    SLICE_X82Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.346 r  B0_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.346    n_0_B0_reg[2]_i_2
    SLICE_X82Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.680 r  B0_reg[7]_i_14/O[1]
                         net (fo=2, routed)           0.426     9.106    n_6_B0_reg[7]_i_14
    SLICE_X83Y64         LUT2 (Prop_lut2_I1_O)        0.303     9.409 r  B0[6]_i_3/O
                         net (fo=2, routed)           0.412     9.821    n_0_B0[6]_i_3
    SLICE_X83Y65         LUT4 (Prop_lut4_I3_O)        0.124     9.945 r  B0[6]_i_6/O
                         net (fo=1, routed)           0.000     9.945    n_0_B0[6]_i_6
    SLICE_X83Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.346 r  B0_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.346    n_0_B0_reg[6]_i_2
    SLICE_X83Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.680 r  B0_reg[7]_i_4/O[1]
                         net (fo=1, routed)           0.409    11.089    data2[0]
    SLICE_X84Y66         LUT5 (Prop_lut5_I1_O)        0.303    11.392 r  A0[0]_i_3/O
                         net (fo=1, routed)           0.000    11.392    n_0_A0[0]_i_3
    SLICE_X84Y66         MUXF7 (Prop_muxf7_I1_O)      0.214    11.606 r  A0_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.606    A0[0]
    SLICE_X84Y66         FDRE                                         r  A0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.603    14.789    clk_IBUF_BUFG
    SLICE_X84Y66                                                      r  A0_reg[0]/C
                         clock pessimism              0.252    15.041    
                         clock uncertainty           -0.035    15.005    
    SLICE_X84Y66         FDRE (Setup_fdre_C_D)        0.113    15.118    A0_reg[0]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -11.606    
  -------------------------------------------------------------------
                         slack                                  3.513    

Slack (MET) :             3.794ns  (required time - arrival time)
  Source:                 A0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 3.019ns (48.668%)  route 3.184ns (51.332%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.725     5.084    clk_IBUF_BUFG
    SLICE_X87Y65                                                      r  A0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y65         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  A0_reg[3]/Q
                         net (fo=46, routed)          1.349     6.889    n_0_A0_reg[3]
    SLICE_X82Y63         LUT2 (Prop_lut2_I0_O)        0.152     7.041 r  B0[2]_i_10/O
                         net (fo=1, routed)           0.578     7.619    n_0_B0[2]_i_10
    SLICE_X82Y64         LUT6 (Prop_lut6_I1_O)        0.326     7.945 r  B0[2]_i_6/O
                         net (fo=1, routed)           0.000     7.945    n_0_B0[2]_i_6
    SLICE_X82Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.346 r  B0_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.346    n_0_B0_reg[2]_i_2
    SLICE_X82Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.680 r  B0_reg[7]_i_14/O[1]
                         net (fo=2, routed)           0.426     9.106    n_6_B0_reg[7]_i_14
    SLICE_X83Y64         LUT2 (Prop_lut2_I1_O)        0.303     9.409 r  B0[6]_i_3/O
                         net (fo=2, routed)           0.412     9.821    n_0_B0[6]_i_3
    SLICE_X83Y65         LUT4 (Prop_lut4_I3_O)        0.124     9.945 r  B0[6]_i_6/O
                         net (fo=1, routed)           0.000     9.945    n_0_B0[6]_i_6
    SLICE_X83Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.346 r  B0_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.346    n_0_B0_reg[6]_i_2
    SLICE_X83Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.569 r  B0_reg[7]_i_4/O[0]
                         net (fo=1, routed)           0.419    10.988    n_7_B0_reg[7]_i_4
    SLICE_X84Y67         LUT4 (Prop_lut4_I0_O)        0.299    11.287 r  B0[7]_i_2/O
                         net (fo=1, routed)           0.000    11.287    B0[7]
    SLICE_X84Y67         FDRE                                         r  B0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.602    14.788    clk_IBUF_BUFG
    SLICE_X84Y67                                                      r  B0_reg[7]/C
                         clock pessimism              0.252    15.040    
                         clock uncertainty           -0.035    15.004    
    SLICE_X84Y67         FDRE (Setup_fdre_C_D)        0.077    15.081    B0_reg[7]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -11.287    
  -------------------------------------------------------------------
                         slack                                  3.794    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.603     1.436    clk_IBUF_BUFG
    SLICE_X88Y65                                                      r  clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y65         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  clkdiv_reg[2]/Q
                         net (fo=1, routed)           0.114     1.715    n_0_clkdiv_reg[2]
    SLICE_X88Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.825 r  clkdiv_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.825    n_5_clkdiv_reg[0]_i_1
    SLICE_X88Y65         FDRE                                         r  clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.873     1.942    clk_IBUF_BUFG
    SLICE_X88Y65                                                      r  clkdiv_reg[2]/C
                         clock pessimism             -0.505     1.436    
    SLICE_X88Y65         FDRE (Hold_fdre_C_D)         0.134     1.570    clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clkdiv_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.600     1.433    clk_IBUF_BUFG
    SLICE_X88Y68                                                      r  clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y68         FDRE (Prop_fdre_C_Q)         0.164     1.597 r  clkdiv_reg[14]/Q
                         net (fo=1, routed)           0.114     1.712    n_0_clkdiv_reg[14]
    SLICE_X88Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.822 r  clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.822    n_5_clkdiv_reg[12]_i_1
    SLICE_X88Y68         FDRE                                         r  clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.870     1.939    clk_IBUF_BUFG
    SLICE_X88Y68                                                      r  clkdiv_reg[14]/C
                         clock pessimism             -0.505     1.433    
    SLICE_X88Y68         FDRE (Hold_fdre_C_D)         0.134     1.567    clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clkdiv_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.601     1.434    clk_IBUF_BUFG
    SLICE_X88Y67                                                      r  clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y67         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.114     1.713    n_0_clkdiv_reg[10]
    SLICE_X88Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.823 r  clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.823    n_5_clkdiv_reg[8]_i_1
    SLICE_X88Y67         FDRE                                         r  clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.871     1.940    clk_IBUF_BUFG
    SLICE_X88Y67                                                      r  clkdiv_reg[10]/C
                         clock pessimism             -0.505     1.434    
    SLICE_X88Y67         FDRE (Hold_fdre_C_D)         0.134     1.568    clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clkdiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.602     1.435    clk_IBUF_BUFG
    SLICE_X88Y66                                                      r  clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y66         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.114     1.714    n_0_clkdiv_reg[6]
    SLICE_X88Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.824 r  clkdiv_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.824    n_5_clkdiv_reg[4]_i_1
    SLICE_X88Y66         FDRE                                         r  clkdiv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.872     1.941    clk_IBUF_BUFG
    SLICE_X88Y66                                                      r  clkdiv_reg[6]/C
                         clock pessimism             -0.505     1.435    
    SLICE_X88Y66         FDRE (Hold_fdre_C_D)         0.134     1.569    clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 neg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.600     1.433    clk_IBUF_BUFG
    SLICE_X87Y68                                                      r  neg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  neg_reg/Q
                         net (fo=2, routed)           0.168     1.743    neg_OBUF
    SLICE_X87Y68         LUT6 (Prop_lut6_I5_O)        0.045     1.788 r  neg_i_1/O
                         net (fo=1, routed)           0.000     1.788    n_0_neg_i_1
    SLICE_X87Y68         FDRE                                         r  neg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.870     1.939    clk_IBUF_BUFG
    SLICE_X87Y68                                                      r  neg_reg/C
                         clock pessimism             -0.505     1.433    
    SLICE_X87Y68         FDRE (Hold_fdre_C_D)         0.091     1.524    neg_reg
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 segB_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segB_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.186%)  route 0.170ns (47.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.599     1.432    clk_IBUF_BUFG
    SLICE_X85Y68                                                      r  segB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y68         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  segB_reg/Q
                         net (fo=18, routed)          0.170     1.744    data4
    SLICE_X85Y68         LUT5 (Prop_lut5_I4_O)        0.045     1.789 r  segB_i_1/O
                         net (fo=1, routed)           0.000     1.789    n_0_segB_i_1
    SLICE_X85Y68         FDRE                                         r  segB_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.869     1.938    clk_IBUF_BUFG
    SLICE_X85Y68                                                      r  segB_reg/C
                         clock pessimism             -0.505     1.432    
    SLICE_X85Y68         FDRE (Hold_fdre_C_D)         0.091     1.523    segB_reg
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 segA_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segA_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.311%)  route 0.184ns (49.689%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.598     1.431    clk_IBUF_BUFG
    SLICE_X86Y70                                                      r  segA_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y70         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  segA_reg/Q
                         net (fo=2, routed)           0.184     1.756    n_0_segA_reg
    SLICE_X86Y70         LUT4 (Prop_lut4_I3_O)        0.045     1.801 r  segA_i_1/O
                         net (fo=1, routed)           0.000     1.801    n_0_segA_i_1
    SLICE_X86Y70         FDRE                                         r  segA_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.868     1.937    clk_IBUF_BUFG
    SLICE_X86Y70                                                      r  segA_reg/C
                         clock pessimism             -0.505     1.431    
    SLICE_X86Y70         FDRE (Hold_fdre_C_D)         0.091     1.522    segA_reg
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 s3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.118%)  route 0.201ns (51.882%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.598     1.431    clk_IBUF_BUFG
    SLICE_X87Y70                                                      r  s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y70         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  s3_reg/Q
                         net (fo=14, routed)          0.201     1.773    s3_OBUF
    SLICE_X87Y69         LUT5 (Prop_lut5_I0_O)        0.045     1.818 r  seg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.818    out0[5]
    SLICE_X87Y69         FDSE                                         r  seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.869     1.938    clk_IBUF_BUFG
    SLICE_X87Y69                                                      r  seg_reg[1]/C
                         clock pessimism             -0.491     1.446    
    SLICE_X87Y69         FDSE (Hold_fdse_C_D)         0.092     1.538    seg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 s0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.889%)  route 0.202ns (52.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.598     1.431    clk_IBUF_BUFG
    SLICE_X89Y70                                                      r  s0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y70         FDRE (Prop_fdre_C_Q)         0.141     1.572 f  s0_reg/Q
                         net (fo=9, routed)           0.202     1.775    s0_OBUF
    SLICE_X87Y70         LUT6 (Prop_lut6_I0_O)        0.045     1.820 r  s3_i_1/O
                         net (fo=1, routed)           0.000     1.820    n_0_s3_i_1
    SLICE_X87Y70         FDRE                                         r  s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.868     1.937    clk_IBUF_BUFG
    SLICE_X87Y70                                                      r  s3_reg/C
                         clock pessimism             -0.491     1.445    
    SLICE_X87Y70         FDRE (Hold_fdre_C_D)         0.091     1.536    s3_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.603     1.436    clk_IBUF_BUFG
    SLICE_X88Y65                                                      r  clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y65         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  clkdiv_reg[2]/Q
                         net (fo=1, routed)           0.114     1.715    n_0_clkdiv_reg[2]
    SLICE_X88Y65         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.861 r  clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.861    n_4_clkdiv_reg[0]_i_1
    SLICE_X88Y65         FDRE                                         r  clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.873     1.942    clk_IBUF_BUFG
    SLICE_X88Y65                                                      r  clkdiv_reg[3]/C
                         clock pessimism             -0.505     1.436    
    SLICE_X88Y65         FDRE (Hold_fdre_C_D)         0.134     1.570    clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location        Pin                   
Min Period        n/a     BUFG/I   n/a            2.155     10.000  7.845  BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X84Y66    A0_reg[0]/C           
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X85Y64    A0_reg[1]/C           
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X86Y65    A0_reg[2]/C           
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X87Y65    A0_reg[3]/C           
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X84Y64    A0_reg[4]/C           
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X85Y64    A0_reg[5]/C           
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X87Y65    A0_reg[6]/C           
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X83Y69    A0_reg[7]/C           
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X86Y64    B0_reg[0]/C           
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X86Y65    A0_reg[2]/C           
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X87Y65    A0_reg[3]/C           
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X87Y65    A0_reg[6]/C           
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X86Y64    B0_reg[0]/C           
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X86Y64    B0_reg[0]/C           
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X86Y64    B0_reg[1]/C           
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X86Y64    B0_reg[1]/C           
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X86Y64    B0_reg[2]/C           
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X86Y64    B0_reg[2]/C           
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X87Y64    B0_reg[3]/C           
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X83Y69    A0_reg[7]/C           
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X86Y64    B0_reg[0]/C           
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X86Y64    B0_reg[1]/C           
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X86Y64    B0_reg[2]/C           
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X87Y64    B0_reg[3]/C           
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X87Y64    B0_reg[5]/C           
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X84Y66    A0_reg[0]/C           
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X85Y64    A0_reg[1]/C           
High Pulse Width  Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X85Y64    A0_reg[1]/C           
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X86Y65    A0_reg[2]/C           



