vendor_name = ModelSim
source_file = 1, C:/altera/91sp2/quartus/Adder4bit/Adder4bit.v
source_file = 1, C:/altera/91sp2/quartus/Adder4bit/Adder4bit_tb.v
source_file = 1, C:/altera/91sp2/quartus/Adder4bit/db/Adder4bit.cbx.xml
design_name = Adder4bit
instance = comp, \a[0]~I\, a[0], Adder4bit, 1
instance = comp, \b[0]~I\, b[0], Adder4bit, 1
instance = comp, \c_input~I\, c_input, Adder4bit, 1
instance = comp, \U0|S\, U0|S, Adder4bit, 1
instance = comp, \a[1]~I\, a[1], Adder4bit, 1
instance = comp, \b[1]~I\, b[1], Adder4bit, 1
instance = comp, \U1|S\, U1|S, Adder4bit, 1
instance = comp, \U1|C_out~0\, U1|C_out~0, Adder4bit, 1
instance = comp, \a[2]~I\, a[2], Adder4bit, 1
instance = comp, \b[2]~I\, b[2], Adder4bit, 1
instance = comp, \U2|S\, U2|S, Adder4bit, 1
instance = comp, \a[3]~I\, a[3], Adder4bit, 1
instance = comp, \b[3]~I\, b[3], Adder4bit, 1
instance = comp, \U3|S\, U3|S, Adder4bit, 1
instance = comp, \U3|C_out~0\, U3|C_out~0, Adder4bit, 1
instance = comp, \s[0]~I\, s[0], Adder4bit, 1
instance = comp, \s[1]~I\, s[1], Adder4bit, 1
instance = comp, \s[2]~I\, s[2], Adder4bit, 1
instance = comp, \s[3]~I\, s[3], Adder4bit, 1
instance = comp, \c_output~I\, c_output, Adder4bit, 1
