============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 21 2019  01:55:55 am
  Module:                 dsc_mul
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                             
  Gate   Instances    Area     Library   
-----------------------------------------
AND2X1           5    11.732    gscl45nm 
AOI21X1         10    28.158    gscl45nm 
BUFX2           54   126.711    gscl45nm 
DFFSR           42   433.633    gscl45nm 
HAX1            52   244.036    gscl45nm 
INVX1           84   118.264    gscl45nm 
MUX2X1          39   146.422    gscl45nm 
NAND2X1          1     1.877    gscl45nm 
NAND3X1          2     4.693    gscl45nm 
NOR3X1           2     5.632    gscl45nm 
OAI21X1          9    25.342    gscl45nm 
OR2X1            1     2.346    gscl45nm 
XOR2X1           4    18.772    gscl45nm 
-----------------------------------------
total          305  1167.618             


                                     
   Type    Instances   Area   Area % 
-------------------------------------
sequential        42  433.633   37.1 
inverter          84  118.264   10.1 
buffer            54  126.711   10.9 
logic            125  489.011   41.9 
-------------------------------------
total            305 1167.618  100.0 

