## RISC-V-SIM
RISC-V-SIM is a 5-stage pipeline simulator for the RISC-V instruction set.
Additional features are cache simulation and an integrated development environment for writing RISC-V assembly code, with added support for breakpoints when running the simulation.
RISC-V-SIM is written using Qt 5 and C++14 with added elements from QCustomPlot.

## Downloading
The easiest way to get and run the simulator, is to download the latest release for your operating system. Head over to the
[release page](https://github.com/mortbopet/02155-RISC-V-Sim/releases) for further information.

## Building

