0.7
2020.2
May 22 2024
19:03:11
C:/fpga_series/slow_signal_test/slow_signal_test.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/fpga_series/slow_signal_test/slow_signal_test.srcs/sim_1/imports/Documents/tb_slow_sig.v,1764994585,verilog,,,,tb_slow_sig,,,,,,,,
C:/fpga_series/slow_signal_test/slow_signal_test.srcs/sources_1/imports/Documents/slow_sig.v,1764994427,verilog,,C:/fpga_series/slow_signal_test/slow_signal_test.srcs/sim_1/imports/Documents/tb_slow_sig.v,,slow_sig,,,,,,,,
