1730403943 /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab13-memclass/mem_interface.sv
1728906203 /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab13-memclass/mem.sv
1730520033 /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab13-memclass/mem_test.sv
1728908091 /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab13-memclass/top.sv
