--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/d/v/dvtran/Documents/6.111/finalproject/bobateam/sound_module/sound_module.ise
-intstyle ise -v 3 -s 4 -xml lab5 lab5.ncd -o lab5.twr lab5.pcf -ucf labkit.ucf

Design file:              lab5.ncd
Physical constraint file: lab5.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ac97_bit_clock
-------------+------------+------------+--------------------+--------+
             |  Setup to  |  Hold to   |                    | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
-------------+------------+------------+--------------------+--------+
ac97_sdata_in|   -0.555(F)|    1.104(F)|analyzer1_clock_OBUF|   0.000|
-------------+------------+------------+--------------------+--------+

Setup/Hold to clock clock_27mhz
--------------+------------+------------+------------------+--------+
              |  Setup to  |  Hold to   |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
button0       |   -0.311(R)|    0.860(R)|clock_27mhz_BUFGP |   0.000|
button1       |    0.244(R)|    0.305(R)|clock_27mhz_BUFGP |   0.000|
button2       |    0.086(R)|    0.463(R)|clock_27mhz_BUFGP |   0.000|
button3       |   -0.824(R)|    1.096(R)|clock_27mhz_BUFGP |   0.000|
button_down   |   -0.329(R)|    0.878(R)|clock_27mhz_BUFGP |   0.000|
button_enter  |   -0.196(R)|    0.468(R)|clock_27mhz_BUFGP |   0.000|
button_left   |    0.019(R)|    0.530(R)|clock_27mhz_BUFGP |   0.000|
button_right  |   -0.687(R)|    1.236(R)|clock_27mhz_BUFGP |   0.000|
button_up     |    0.002(R)|    0.547(R)|clock_27mhz_BUFGP |   0.000|
flash_data<0> |    0.356(R)|   -0.084(R)|clock_27mhz_BUFGP |   0.000|
flash_data<1> |    0.698(R)|   -0.426(R)|clock_27mhz_BUFGP |   0.000|
flash_data<2> |   -0.163(R)|    0.435(R)|clock_27mhz_BUFGP |   0.000|
flash_data<3> |   -0.483(R)|    0.755(R)|clock_27mhz_BUFGP |   0.000|
flash_data<4> |    0.118(R)|    0.154(R)|clock_27mhz_BUFGP |   0.000|
flash_data<5> |    0.374(R)|   -0.102(R)|clock_27mhz_BUFGP |   0.000|
flash_data<6> |    0.510(R)|   -0.238(R)|clock_27mhz_BUFGP |   0.000|
flash_data<7> |    0.673(R)|   -0.401(R)|clock_27mhz_BUFGP |   0.000|
flash_data<8> |   -0.033(R)|    0.305(R)|clock_27mhz_BUFGP |   0.000|
flash_data<9> |    1.422(R)|   -1.150(R)|clock_27mhz_BUFGP |   0.000|
flash_data<10>|   -0.006(R)|    0.278(R)|clock_27mhz_BUFGP |   0.000|
flash_data<11>|    0.185(R)|    0.087(R)|clock_27mhz_BUFGP |   0.000|
flash_data<12>|    0.342(R)|   -0.070(R)|clock_27mhz_BUFGP |   0.000|
flash_data<13>|    0.725(R)|   -0.453(R)|clock_27mhz_BUFGP |   0.000|
flash_data<14>|    0.085(R)|    0.187(R)|clock_27mhz_BUFGP |   0.000|
flash_data<15>|    1.108(R)|   -0.836(R)|clock_27mhz_BUFGP |   0.000|
flash_sts     |    2.276(R)|   -0.475(R)|clock_27mhz_BUFGP |   0.000|
switch<7>     |   -0.552(R)|    0.824(R)|clock_27mhz_BUFGP |   0.000|
--------------+------------+------------+------------------+--------+

Clock ac97_bit_clock to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
ac97_sdata_out    |   13.586(R)|analyzer1_clock_OBUF|   0.000|
ac97_synch        |   13.866(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<1> |   18.664(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<3> |   18.308(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<8> |   15.323(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<9> |   15.883(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<10>|   14.978(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<11>|   14.843(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<12>|   13.808(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<13>|   15.417(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<14>|   15.099(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<15>|   14.802(F)|analyzer1_clock_OBUF|   0.000|
------------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
-----------------+------------+------------------+--------+
                 | clk (edge) |                  | Clock  |
Destination      |   to PAD   |Internal Clock(s) | Phase  |
-----------------+------------+------------------+--------+
analyzer1_data<0>|   13.740(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_clock  |   15.288(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<0>|   10.260(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<1>|   10.641(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<2>|   10.882(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<3>|   11.402(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<4>|   11.481(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<5>|   10.931(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<6>|   11.457(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<7>|   11.134(R)|clock_27mhz_BUFGP |   0.000|
audio_reset_b    |   12.726(R)|clock_27mhz_BUFGP |   0.000|
disp_clock       |    7.989(R)|clock_27mhz_BUFGP |   0.000|
flash_address<1> |   10.883(R)|clock_27mhz_BUFGP |   0.000|
flash_address<2> |    9.394(R)|clock_27mhz_BUFGP |   0.000|
flash_address<3> |    9.783(R)|clock_27mhz_BUFGP |   0.000|
flash_address<4> |    9.777(R)|clock_27mhz_BUFGP |   0.000|
flash_address<5> |    9.826(R)|clock_27mhz_BUFGP |   0.000|
flash_address<6> |    9.819(R)|clock_27mhz_BUFGP |   0.000|
flash_address<7> |    9.804(R)|clock_27mhz_BUFGP |   0.000|
flash_address<8> |    9.522(R)|clock_27mhz_BUFGP |   0.000|
flash_address<9> |   10.210(R)|clock_27mhz_BUFGP |   0.000|
flash_address<10>|   10.059(R)|clock_27mhz_BUFGP |   0.000|
flash_address<11>|   10.524(R)|clock_27mhz_BUFGP |   0.000|
flash_address<12>|    9.514(R)|clock_27mhz_BUFGP |   0.000|
flash_address<13>|    9.803(R)|clock_27mhz_BUFGP |   0.000|
flash_address<14>|    9.783(R)|clock_27mhz_BUFGP |   0.000|
flash_address<15>|    9.811(R)|clock_27mhz_BUFGP |   0.000|
flash_address<16>|   10.129(R)|clock_27mhz_BUFGP |   0.000|
flash_address<17>|    9.854(R)|clock_27mhz_BUFGP |   0.000|
flash_address<18>|    9.871(R)|clock_27mhz_BUFGP |   0.000|
flash_address<19>|   10.627(R)|clock_27mhz_BUFGP |   0.000|
flash_address<20>|   10.736(R)|clock_27mhz_BUFGP |   0.000|
flash_address<21>|   10.353(R)|clock_27mhz_BUFGP |   0.000|
flash_address<22>|   10.464(R)|clock_27mhz_BUFGP |   0.000|
flash_address<23>|   10.171(R)|clock_27mhz_BUFGP |   0.000|
flash_ce_b       |   10.648(R)|clock_27mhz_BUFGP |   0.000|
flash_data<0>    |   10.132(R)|clock_27mhz_BUFGP |   0.000|
flash_data<1>    |   10.456(R)|clock_27mhz_BUFGP |   0.000|
flash_data<2>    |   10.026(R)|clock_27mhz_BUFGP |   0.000|
flash_data<3>    |   10.030(R)|clock_27mhz_BUFGP |   0.000|
flash_data<4>    |   10.159(R)|clock_27mhz_BUFGP |   0.000|
flash_data<5>    |   10.158(R)|clock_27mhz_BUFGP |   0.000|
flash_data<6>    |   10.525(R)|clock_27mhz_BUFGP |   0.000|
flash_data<7>    |   10.484(R)|clock_27mhz_BUFGP |   0.000|
flash_data<8>    |   10.128(R)|clock_27mhz_BUFGP |   0.000|
flash_data<9>    |   11.370(R)|clock_27mhz_BUFGP |   0.000|
flash_data<10>   |    9.385(R)|clock_27mhz_BUFGP |   0.000|
flash_data<11>   |    9.391(R)|clock_27mhz_BUFGP |   0.000|
flash_data<12>   |   10.144(R)|clock_27mhz_BUFGP |   0.000|
flash_data<13>   |   10.150(R)|clock_27mhz_BUFGP |   0.000|
flash_data<14>   |   10.152(R)|clock_27mhz_BUFGP |   0.000|
flash_data<15>   |   11.396(R)|clock_27mhz_BUFGP |   0.000|
flash_oe_b       |    9.300(R)|clock_27mhz_BUFGP |   0.000|
flash_we_b       |    9.169(R)|clock_27mhz_BUFGP |   0.000|
led<7>           |   11.082(R)|clock_27mhz_BUFGP |   0.000|
-----------------+------------+------------------+--------+

Clock to Setup on destination clock ac97_bit_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    8.156|         |   12.467|    3.319|
clock_27mhz    |    3.673|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    3.372|         |         |         |
clock_27mhz    |   15.085|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-----------------+---------+
Source Pad     |Destination Pad  |  Delay  |
---------------+-----------------+---------+
ac97_bit_clock |analyzer1_clock  |   17.015|
ac97_sdata_in  |analyzer1_data<2>|   14.662|
button0        |led<0>           |   10.038|
button1        |led<2>           |   10.271|
button2        |led<5>           |    9.683|
button_down    |led<1>           |   10.103|
button_left    |led<4>           |    9.907|
button_right   |led<3>           |    9.973|
button_up      |led<6>           |    8.978|
---------------+-----------------+---------+


Analysis completed Tue Nov 28 19:07:48 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 377 MB



