###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        19372   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        13770   # Number of read row buffer hits
num_read_cmds                  =        19372   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         5616   # Number of ACT commands
num_pre_cmds                   =         5604   # Number of PRE commands
num_ondemand_pres              =         1175   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2899816   # Cyles of rank active rank.0
rank_active_cycles.1           =      2207532   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7100184   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7792468   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        17595   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          252   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           62   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           32   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           20   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           17   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            7   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            3   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            2   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            3   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1379   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         6757   # Read request latency (cycles)
read_latency[40-59]            =         4800   # Read request latency (cycles)
read_latency[60-79]            =         1965   # Read request latency (cycles)
read_latency[80-99]            =          899   # Read request latency (cycles)
read_latency[100-119]          =          652   # Read request latency (cycles)
read_latency[120-139]          =          472   # Read request latency (cycles)
read_latency[140-159]          =          324   # Read request latency (cycles)
read_latency[160-179]          =          257   # Read request latency (cycles)
read_latency[180-199]          =          239   # Read request latency (cycles)
read_latency[200-]             =         3007   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  7.81079e+07   # Read energy
act_energy                     =  1.53654e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.40809e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.74038e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.80949e+09   # Active standby energy rank.0
act_stb_energy.1               =   1.3775e+09   # Active standby energy rank.1
average_read_latency           =      130.295   # Average read request latency (cycles)
average_interarrival           =      516.189   # Average request interarrival latency (cycles)
total_energy                   =  1.11336e+10   # Total energy (pJ)
average_power                  =      1113.36   # Average power (mW)
average_bandwidth              =     0.165308   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        20322   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        15048   # Number of read row buffer hits
num_read_cmds                  =        20322   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         5293   # Number of ACT commands
num_pre_cmds                   =         5276   # Number of PRE commands
num_ondemand_pres              =          146   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2458944   # Cyles of rank active rank.0
rank_active_cycles.1           =      2415790   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7541056   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7584210   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        18535   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          269   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           71   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           30   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           21   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            9   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           12   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            2   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            3   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            1   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1369   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         7266   # Read request latency (cycles)
read_latency[40-59]            =         4866   # Read request latency (cycles)
read_latency[60-79]            =         1693   # Read request latency (cycles)
read_latency[80-99]            =          783   # Read request latency (cycles)
read_latency[100-119]          =          521   # Read request latency (cycles)
read_latency[120-139]          =          352   # Read request latency (cycles)
read_latency[140-159]          =          326   # Read request latency (cycles)
read_latency[160-179]          =          296   # Read request latency (cycles)
read_latency[180-199]          =          218   # Read request latency (cycles)
read_latency[200-]             =         4001   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  8.19383e+07   # Read energy
act_energy                     =  1.44816e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.61971e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.64042e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.53438e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.50745e+09   # Active standby energy rank.1
average_read_latency           =       149.47   # Average read request latency (cycles)
average_interarrival           =      492.058   # Average request interarrival latency (cycles)
total_energy                   =   1.1103e+10   # Total energy (pJ)
average_power                  =       1110.3   # Average power (mW)
average_bandwidth              =     0.173414   # Average bandwidth
