// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module myproject (
        conv2d_147_input_V_data_V_dout,
        conv2d_147_input_V_data_V_empty_n,
        conv2d_147_input_V_data_V_read,
        layer21_out_V_data_V_din,
        layer21_out_V_data_V_full_n,
        layer21_out_V_data_V_write,
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [31:0] conv2d_147_input_V_data_V_dout;
input   conv2d_147_input_V_data_V_empty_n;
output   conv2d_147_input_V_data_V_read;
output  [31:0] layer21_out_V_data_V_din;
input   layer21_out_V_data_V_full_n;
output   layer21_out_V_data_V_write;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    zeropad2d_cl_array_array_ap_fixed_1u_config22_U0_ap_start;
wire    zeropad2d_cl_array_array_ap_fixed_1u_config22_U0_ap_done;
wire    zeropad2d_cl_array_array_ap_fixed_1u_config22_U0_ap_continue;
wire    zeropad2d_cl_array_array_ap_fixed_1u_config22_U0_ap_idle;
wire    zeropad2d_cl_array_array_ap_fixed_1u_config22_U0_ap_ready;
wire    zeropad2d_cl_array_array_ap_fixed_1u_config22_U0_start_out;
wire    zeropad2d_cl_array_array_ap_fixed_1u_config22_U0_start_write;
wire    zeropad2d_cl_array_array_ap_fixed_1u_config22_U0_data_V_data_V_read;
wire   [31:0] zeropad2d_cl_array_array_ap_fixed_1u_config22_U0_res_V_data_V_din;
wire    zeropad2d_cl_array_array_ap_fixed_1u_config22_U0_res_V_data_V_write;
wire    conv_2d_cl_array_array_ap_fixed_8u_config2_U0_ap_start;
wire    conv_2d_cl_array_array_ap_fixed_8u_config2_U0_ap_done;
wire    conv_2d_cl_array_array_ap_fixed_8u_config2_U0_ap_continue;
wire    conv_2d_cl_array_array_ap_fixed_8u_config2_U0_ap_idle;
wire    conv_2d_cl_array_array_ap_fixed_8u_config2_U0_ap_ready;
wire    conv_2d_cl_array_array_ap_fixed_8u_config2_U0_start_out;
wire    conv_2d_cl_array_array_ap_fixed_8u_config2_U0_start_write;
wire    conv_2d_cl_array_array_ap_fixed_8u_config2_U0_data_V_data_V_read;
wire   [31:0] conv_2d_cl_array_array_ap_fixed_8u_config2_U0_res_V_data_0_V_din;
wire    conv_2d_cl_array_array_ap_fixed_8u_config2_U0_res_V_data_0_V_write;
wire   [31:0] conv_2d_cl_array_array_ap_fixed_8u_config2_U0_res_V_data_1_V_din;
wire    conv_2d_cl_array_array_ap_fixed_8u_config2_U0_res_V_data_1_V_write;
wire   [31:0] conv_2d_cl_array_array_ap_fixed_8u_config2_U0_res_V_data_2_V_din;
wire    conv_2d_cl_array_array_ap_fixed_8u_config2_U0_res_V_data_2_V_write;
wire   [31:0] conv_2d_cl_array_array_ap_fixed_8u_config2_U0_res_V_data_3_V_din;
wire    conv_2d_cl_array_array_ap_fixed_8u_config2_U0_res_V_data_3_V_write;
wire   [31:0] conv_2d_cl_array_array_ap_fixed_8u_config2_U0_res_V_data_4_V_din;
wire    conv_2d_cl_array_array_ap_fixed_8u_config2_U0_res_V_data_4_V_write;
wire   [31:0] conv_2d_cl_array_array_ap_fixed_8u_config2_U0_res_V_data_5_V_din;
wire    conv_2d_cl_array_array_ap_fixed_8u_config2_U0_res_V_data_5_V_write;
wire   [31:0] conv_2d_cl_array_array_ap_fixed_8u_config2_U0_res_V_data_6_V_din;
wire    conv_2d_cl_array_array_ap_fixed_8u_config2_U0_res_V_data_6_V_write;
wire   [31:0] conv_2d_cl_array_array_ap_fixed_8u_config2_U0_res_V_data_7_V_din;
wire    conv_2d_cl_array_array_ap_fixed_8u_config2_U0_res_V_data_7_V_write;
wire    relu_array_array_ap_fixed_8u_relu_config3_U0_ap_start;
wire    relu_array_array_ap_fixed_8u_relu_config3_U0_ap_done;
wire    relu_array_array_ap_fixed_8u_relu_config3_U0_ap_continue;
wire    relu_array_array_ap_fixed_8u_relu_config3_U0_ap_idle;
wire    relu_array_array_ap_fixed_8u_relu_config3_U0_ap_ready;
wire    relu_array_array_ap_fixed_8u_relu_config3_U0_start_out;
wire    relu_array_array_ap_fixed_8u_relu_config3_U0_start_write;
wire    relu_array_array_ap_fixed_8u_relu_config3_U0_data_V_data_0_V_read;
wire    relu_array_array_ap_fixed_8u_relu_config3_U0_data_V_data_1_V_read;
wire    relu_array_array_ap_fixed_8u_relu_config3_U0_data_V_data_2_V_read;
wire    relu_array_array_ap_fixed_8u_relu_config3_U0_data_V_data_3_V_read;
wire    relu_array_array_ap_fixed_8u_relu_config3_U0_data_V_data_4_V_read;
wire    relu_array_array_ap_fixed_8u_relu_config3_U0_data_V_data_5_V_read;
wire    relu_array_array_ap_fixed_8u_relu_config3_U0_data_V_data_6_V_read;
wire    relu_array_array_ap_fixed_8u_relu_config3_U0_data_V_data_7_V_read;
wire   [31:0] relu_array_array_ap_fixed_8u_relu_config3_U0_res_V_data_0_V_din;
wire    relu_array_array_ap_fixed_8u_relu_config3_U0_res_V_data_0_V_write;
wire   [31:0] relu_array_array_ap_fixed_8u_relu_config3_U0_res_V_data_1_V_din;
wire    relu_array_array_ap_fixed_8u_relu_config3_U0_res_V_data_1_V_write;
wire   [31:0] relu_array_array_ap_fixed_8u_relu_config3_U0_res_V_data_2_V_din;
wire    relu_array_array_ap_fixed_8u_relu_config3_U0_res_V_data_2_V_write;
wire   [31:0] relu_array_array_ap_fixed_8u_relu_config3_U0_res_V_data_3_V_din;
wire    relu_array_array_ap_fixed_8u_relu_config3_U0_res_V_data_3_V_write;
wire   [31:0] relu_array_array_ap_fixed_8u_relu_config3_U0_res_V_data_4_V_din;
wire    relu_array_array_ap_fixed_8u_relu_config3_U0_res_V_data_4_V_write;
wire   [31:0] relu_array_array_ap_fixed_8u_relu_config3_U0_res_V_data_5_V_din;
wire    relu_array_array_ap_fixed_8u_relu_config3_U0_res_V_data_5_V_write;
wire   [31:0] relu_array_array_ap_fixed_8u_relu_config3_U0_res_V_data_6_V_din;
wire    relu_array_array_ap_fixed_8u_relu_config3_U0_res_V_data_6_V_write;
wire   [31:0] relu_array_array_ap_fixed_8u_relu_config3_U0_res_V_data_7_V_din;
wire    relu_array_array_ap_fixed_8u_relu_config3_U0_res_V_data_7_V_write;
wire    pooling2d_cl_array_array_ap_fixed_8u_config4_U0_ap_start;
wire    pooling2d_cl_array_array_ap_fixed_8u_config4_U0_ap_done;
wire    pooling2d_cl_array_array_ap_fixed_8u_config4_U0_ap_continue;
wire    pooling2d_cl_array_array_ap_fixed_8u_config4_U0_ap_idle;
wire    pooling2d_cl_array_array_ap_fixed_8u_config4_U0_ap_ready;
wire    pooling2d_cl_array_array_ap_fixed_8u_config4_U0_start_out;
wire    pooling2d_cl_array_array_ap_fixed_8u_config4_U0_start_write;
wire    pooling2d_cl_array_array_ap_fixed_8u_config4_U0_data_V_data_0_V_read;
wire    pooling2d_cl_array_array_ap_fixed_8u_config4_U0_data_V_data_1_V_read;
wire    pooling2d_cl_array_array_ap_fixed_8u_config4_U0_data_V_data_2_V_read;
wire    pooling2d_cl_array_array_ap_fixed_8u_config4_U0_data_V_data_3_V_read;
wire    pooling2d_cl_array_array_ap_fixed_8u_config4_U0_data_V_data_4_V_read;
wire    pooling2d_cl_array_array_ap_fixed_8u_config4_U0_data_V_data_5_V_read;
wire    pooling2d_cl_array_array_ap_fixed_8u_config4_U0_data_V_data_6_V_read;
wire    pooling2d_cl_array_array_ap_fixed_8u_config4_U0_data_V_data_7_V_read;
wire   [31:0] pooling2d_cl_array_array_ap_fixed_8u_config4_U0_res_V_data_0_V_din;
wire    pooling2d_cl_array_array_ap_fixed_8u_config4_U0_res_V_data_0_V_write;
wire   [31:0] pooling2d_cl_array_array_ap_fixed_8u_config4_U0_res_V_data_1_V_din;
wire    pooling2d_cl_array_array_ap_fixed_8u_config4_U0_res_V_data_1_V_write;
wire   [31:0] pooling2d_cl_array_array_ap_fixed_8u_config4_U0_res_V_data_2_V_din;
wire    pooling2d_cl_array_array_ap_fixed_8u_config4_U0_res_V_data_2_V_write;
wire   [31:0] pooling2d_cl_array_array_ap_fixed_8u_config4_U0_res_V_data_3_V_din;
wire    pooling2d_cl_array_array_ap_fixed_8u_config4_U0_res_V_data_3_V_write;
wire   [31:0] pooling2d_cl_array_array_ap_fixed_8u_config4_U0_res_V_data_4_V_din;
wire    pooling2d_cl_array_array_ap_fixed_8u_config4_U0_res_V_data_4_V_write;
wire   [31:0] pooling2d_cl_array_array_ap_fixed_8u_config4_U0_res_V_data_5_V_din;
wire    pooling2d_cl_array_array_ap_fixed_8u_config4_U0_res_V_data_5_V_write;
wire   [31:0] pooling2d_cl_array_array_ap_fixed_8u_config4_U0_res_V_data_6_V_din;
wire    pooling2d_cl_array_array_ap_fixed_8u_config4_U0_res_V_data_6_V_write;
wire   [31:0] pooling2d_cl_array_array_ap_fixed_8u_config4_U0_res_V_data_7_V_din;
wire    pooling2d_cl_array_array_ap_fixed_8u_config4_U0_res_V_data_7_V_write;
wire    zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_ap_start;
wire    zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_ap_done;
wire    zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_ap_continue;
wire    zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_ap_idle;
wire    zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_ap_ready;
wire    zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_start_out;
wire    zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_start_write;
wire    zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_data_V_data_0_V_read;
wire    zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_data_V_data_1_V_read;
wire    zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_data_V_data_2_V_read;
wire    zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_data_V_data_3_V_read;
wire    zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_data_V_data_4_V_read;
wire    zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_data_V_data_5_V_read;
wire    zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_data_V_data_6_V_read;
wire    zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_data_V_data_7_V_read;
wire   [31:0] zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_res_V_data_0_V_din;
wire    zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_res_V_data_0_V_write;
wire   [31:0] zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_res_V_data_1_V_din;
wire    zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_res_V_data_1_V_write;
wire   [31:0] zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_res_V_data_2_V_din;
wire    zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_res_V_data_2_V_write;
wire   [31:0] zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_res_V_data_3_V_din;
wire    zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_res_V_data_3_V_write;
wire   [31:0] zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_res_V_data_4_V_din;
wire    zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_res_V_data_4_V_write;
wire   [31:0] zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_res_V_data_5_V_din;
wire    zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_res_V_data_5_V_write;
wire   [31:0] zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_res_V_data_6_V_din;
wire    zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_res_V_data_6_V_write;
wire   [31:0] zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_res_V_data_7_V_din;
wire    zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_res_V_data_7_V_write;
wire    conv_2d_cl_array_array_ap_fixed_4u_config5_U0_ap_start;
wire    conv_2d_cl_array_array_ap_fixed_4u_config5_U0_ap_done;
wire    conv_2d_cl_array_array_ap_fixed_4u_config5_U0_ap_continue;
wire    conv_2d_cl_array_array_ap_fixed_4u_config5_U0_ap_idle;
wire    conv_2d_cl_array_array_ap_fixed_4u_config5_U0_ap_ready;
wire    conv_2d_cl_array_array_ap_fixed_4u_config5_U0_start_out;
wire    conv_2d_cl_array_array_ap_fixed_4u_config5_U0_start_write;
wire    conv_2d_cl_array_array_ap_fixed_4u_config5_U0_data_V_data_0_V_read;
wire    conv_2d_cl_array_array_ap_fixed_4u_config5_U0_data_V_data_1_V_read;
wire    conv_2d_cl_array_array_ap_fixed_4u_config5_U0_data_V_data_2_V_read;
wire    conv_2d_cl_array_array_ap_fixed_4u_config5_U0_data_V_data_3_V_read;
wire    conv_2d_cl_array_array_ap_fixed_4u_config5_U0_data_V_data_4_V_read;
wire    conv_2d_cl_array_array_ap_fixed_4u_config5_U0_data_V_data_5_V_read;
wire    conv_2d_cl_array_array_ap_fixed_4u_config5_U0_data_V_data_6_V_read;
wire    conv_2d_cl_array_array_ap_fixed_4u_config5_U0_data_V_data_7_V_read;
wire   [31:0] conv_2d_cl_array_array_ap_fixed_4u_config5_U0_res_V_data_0_V_din;
wire    conv_2d_cl_array_array_ap_fixed_4u_config5_U0_res_V_data_0_V_write;
wire   [31:0] conv_2d_cl_array_array_ap_fixed_4u_config5_U0_res_V_data_1_V_din;
wire    conv_2d_cl_array_array_ap_fixed_4u_config5_U0_res_V_data_1_V_write;
wire   [31:0] conv_2d_cl_array_array_ap_fixed_4u_config5_U0_res_V_data_2_V_din;
wire    conv_2d_cl_array_array_ap_fixed_4u_config5_U0_res_V_data_2_V_write;
wire   [31:0] conv_2d_cl_array_array_ap_fixed_4u_config5_U0_res_V_data_3_V_din;
wire    conv_2d_cl_array_array_ap_fixed_4u_config5_U0_res_V_data_3_V_write;
wire    relu_array_array_ap_fixed_4u_relu_config6_U0_ap_start;
wire    relu_array_array_ap_fixed_4u_relu_config6_U0_ap_done;
wire    relu_array_array_ap_fixed_4u_relu_config6_U0_ap_continue;
wire    relu_array_array_ap_fixed_4u_relu_config6_U0_ap_idle;
wire    relu_array_array_ap_fixed_4u_relu_config6_U0_ap_ready;
wire    relu_array_array_ap_fixed_4u_relu_config6_U0_start_out;
wire    relu_array_array_ap_fixed_4u_relu_config6_U0_start_write;
wire    relu_array_array_ap_fixed_4u_relu_config6_U0_data_V_data_0_V_read;
wire    relu_array_array_ap_fixed_4u_relu_config6_U0_data_V_data_1_V_read;
wire    relu_array_array_ap_fixed_4u_relu_config6_U0_data_V_data_2_V_read;
wire    relu_array_array_ap_fixed_4u_relu_config6_U0_data_V_data_3_V_read;
wire   [31:0] relu_array_array_ap_fixed_4u_relu_config6_U0_res_V_data_0_V_din;
wire    relu_array_array_ap_fixed_4u_relu_config6_U0_res_V_data_0_V_write;
wire   [31:0] relu_array_array_ap_fixed_4u_relu_config6_U0_res_V_data_1_V_din;
wire    relu_array_array_ap_fixed_4u_relu_config6_U0_res_V_data_1_V_write;
wire   [31:0] relu_array_array_ap_fixed_4u_relu_config6_U0_res_V_data_2_V_din;
wire    relu_array_array_ap_fixed_4u_relu_config6_U0_res_V_data_2_V_write;
wire   [31:0] relu_array_array_ap_fixed_4u_relu_config6_U0_res_V_data_3_V_din;
wire    relu_array_array_ap_fixed_4u_relu_config6_U0_res_V_data_3_V_write;
wire    pooling2d_cl_array_array_ap_fixed_4u_config7_U0_ap_start;
wire    pooling2d_cl_array_array_ap_fixed_4u_config7_U0_ap_done;
wire    pooling2d_cl_array_array_ap_fixed_4u_config7_U0_ap_continue;
wire    pooling2d_cl_array_array_ap_fixed_4u_config7_U0_ap_idle;
wire    pooling2d_cl_array_array_ap_fixed_4u_config7_U0_ap_ready;
wire    pooling2d_cl_array_array_ap_fixed_4u_config7_U0_start_out;
wire    pooling2d_cl_array_array_ap_fixed_4u_config7_U0_start_write;
wire    pooling2d_cl_array_array_ap_fixed_4u_config7_U0_data_V_data_0_V_read;
wire    pooling2d_cl_array_array_ap_fixed_4u_config7_U0_data_V_data_1_V_read;
wire    pooling2d_cl_array_array_ap_fixed_4u_config7_U0_data_V_data_2_V_read;
wire    pooling2d_cl_array_array_ap_fixed_4u_config7_U0_data_V_data_3_V_read;
wire   [31:0] pooling2d_cl_array_array_ap_fixed_4u_config7_U0_res_V_data_0_V_din;
wire    pooling2d_cl_array_array_ap_fixed_4u_config7_U0_res_V_data_0_V_write;
wire   [31:0] pooling2d_cl_array_array_ap_fixed_4u_config7_U0_res_V_data_1_V_din;
wire    pooling2d_cl_array_array_ap_fixed_4u_config7_U0_res_V_data_1_V_write;
wire   [31:0] pooling2d_cl_array_array_ap_fixed_4u_config7_U0_res_V_data_2_V_din;
wire    pooling2d_cl_array_array_ap_fixed_4u_config7_U0_res_V_data_2_V_write;
wire   [31:0] pooling2d_cl_array_array_ap_fixed_4u_config7_U0_res_V_data_3_V_din;
wire    pooling2d_cl_array_array_ap_fixed_4u_config7_U0_res_V_data_3_V_write;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_ap_start;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_ap_done;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_ap_continue;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_ap_idle;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_ap_ready;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_start_out;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_start_write;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_data_V_data_0_V_read;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_data_V_data_1_V_read;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_data_V_data_2_V_read;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_data_V_data_3_V_read;
wire   [31:0] zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_res_V_data_0_V_din;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_res_V_data_0_V_write;
wire   [31:0] zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_res_V_data_1_V_din;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_res_V_data_1_V_write;
wire   [31:0] zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_res_V_data_2_V_din;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_res_V_data_2_V_write;
wire   [31:0] zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_res_V_data_3_V_din;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_res_V_data_3_V_write;
wire    conv_2d_cl_array_array_ap_fixed_4u_config8_U0_ap_start;
wire    conv_2d_cl_array_array_ap_fixed_4u_config8_U0_ap_done;
wire    conv_2d_cl_array_array_ap_fixed_4u_config8_U0_ap_continue;
wire    conv_2d_cl_array_array_ap_fixed_4u_config8_U0_ap_idle;
wire    conv_2d_cl_array_array_ap_fixed_4u_config8_U0_ap_ready;
wire    conv_2d_cl_array_array_ap_fixed_4u_config8_U0_start_out;
wire    conv_2d_cl_array_array_ap_fixed_4u_config8_U0_start_write;
wire    conv_2d_cl_array_array_ap_fixed_4u_config8_U0_data_V_data_0_V_read;
wire    conv_2d_cl_array_array_ap_fixed_4u_config8_U0_data_V_data_1_V_read;
wire    conv_2d_cl_array_array_ap_fixed_4u_config8_U0_data_V_data_2_V_read;
wire    conv_2d_cl_array_array_ap_fixed_4u_config8_U0_data_V_data_3_V_read;
wire   [31:0] conv_2d_cl_array_array_ap_fixed_4u_config8_U0_res_V_data_0_V_din;
wire    conv_2d_cl_array_array_ap_fixed_4u_config8_U0_res_V_data_0_V_write;
wire   [31:0] conv_2d_cl_array_array_ap_fixed_4u_config8_U0_res_V_data_1_V_din;
wire    conv_2d_cl_array_array_ap_fixed_4u_config8_U0_res_V_data_1_V_write;
wire   [31:0] conv_2d_cl_array_array_ap_fixed_4u_config8_U0_res_V_data_2_V_din;
wire    conv_2d_cl_array_array_ap_fixed_4u_config8_U0_res_V_data_2_V_write;
wire   [31:0] conv_2d_cl_array_array_ap_fixed_4u_config8_U0_res_V_data_3_V_din;
wire    conv_2d_cl_array_array_ap_fixed_4u_config8_U0_res_V_data_3_V_write;
wire    relu_array_array_ap_fixed_4u_relu_config9_U0_ap_start;
wire    relu_array_array_ap_fixed_4u_relu_config9_U0_ap_done;
wire    relu_array_array_ap_fixed_4u_relu_config9_U0_ap_continue;
wire    relu_array_array_ap_fixed_4u_relu_config9_U0_ap_idle;
wire    relu_array_array_ap_fixed_4u_relu_config9_U0_ap_ready;
wire    relu_array_array_ap_fixed_4u_relu_config9_U0_start_out;
wire    relu_array_array_ap_fixed_4u_relu_config9_U0_start_write;
wire    relu_array_array_ap_fixed_4u_relu_config9_U0_data_V_data_0_V_read;
wire    relu_array_array_ap_fixed_4u_relu_config9_U0_data_V_data_1_V_read;
wire    relu_array_array_ap_fixed_4u_relu_config9_U0_data_V_data_2_V_read;
wire    relu_array_array_ap_fixed_4u_relu_config9_U0_data_V_data_3_V_read;
wire   [31:0] relu_array_array_ap_fixed_4u_relu_config9_U0_res_V_data_0_V_din;
wire    relu_array_array_ap_fixed_4u_relu_config9_U0_res_V_data_0_V_write;
wire   [31:0] relu_array_array_ap_fixed_4u_relu_config9_U0_res_V_data_1_V_din;
wire    relu_array_array_ap_fixed_4u_relu_config9_U0_res_V_data_1_V_write;
wire   [31:0] relu_array_array_ap_fixed_4u_relu_config9_U0_res_V_data_2_V_din;
wire    relu_array_array_ap_fixed_4u_relu_config9_U0_res_V_data_2_V_write;
wire   [31:0] relu_array_array_ap_fixed_4u_relu_config9_U0_res_V_data_3_V_din;
wire    relu_array_array_ap_fixed_4u_relu_config9_U0_res_V_data_3_V_write;
wire    pooling2d_cl_array_array_ap_fixed_4u_config10_U0_ap_start;
wire    pooling2d_cl_array_array_ap_fixed_4u_config10_U0_ap_done;
wire    pooling2d_cl_array_array_ap_fixed_4u_config10_U0_ap_continue;
wire    pooling2d_cl_array_array_ap_fixed_4u_config10_U0_ap_idle;
wire    pooling2d_cl_array_array_ap_fixed_4u_config10_U0_ap_ready;
wire    pooling2d_cl_array_array_ap_fixed_4u_config10_U0_start_out;
wire    pooling2d_cl_array_array_ap_fixed_4u_config10_U0_start_write;
wire    pooling2d_cl_array_array_ap_fixed_4u_config10_U0_data_V_data_0_V_read;
wire    pooling2d_cl_array_array_ap_fixed_4u_config10_U0_data_V_data_1_V_read;
wire    pooling2d_cl_array_array_ap_fixed_4u_config10_U0_data_V_data_2_V_read;
wire    pooling2d_cl_array_array_ap_fixed_4u_config10_U0_data_V_data_3_V_read;
wire   [31:0] pooling2d_cl_array_array_ap_fixed_4u_config10_U0_res_V_data_0_V_din;
wire    pooling2d_cl_array_array_ap_fixed_4u_config10_U0_res_V_data_0_V_write;
wire   [31:0] pooling2d_cl_array_array_ap_fixed_4u_config10_U0_res_V_data_1_V_din;
wire    pooling2d_cl_array_array_ap_fixed_4u_config10_U0_res_V_data_1_V_write;
wire   [31:0] pooling2d_cl_array_array_ap_fixed_4u_config10_U0_res_V_data_2_V_din;
wire    pooling2d_cl_array_array_ap_fixed_4u_config10_U0_res_V_data_2_V_write;
wire   [31:0] pooling2d_cl_array_array_ap_fixed_4u_config10_U0_res_V_data_3_V_din;
wire    pooling2d_cl_array_array_ap_fixed_4u_config10_U0_res_V_data_3_V_write;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_ap_start;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_ap_done;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_ap_continue;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_ap_idle;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_ap_ready;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_start_out;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_start_write;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_data_V_data_0_V_read;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_data_V_data_1_V_read;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_data_V_data_2_V_read;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_data_V_data_3_V_read;
wire   [31:0] zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_res_V_data_0_V_din;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_res_V_data_0_V_write;
wire   [31:0] zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_res_V_data_1_V_din;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_res_V_data_1_V_write;
wire   [31:0] zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_res_V_data_2_V_din;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_res_V_data_2_V_write;
wire   [31:0] zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_res_V_data_3_V_din;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_res_V_data_3_V_write;
wire    conv_2d_cl_array_array_ap_fixed_4u_config11_U0_ap_start;
wire    conv_2d_cl_array_array_ap_fixed_4u_config11_U0_ap_done;
wire    conv_2d_cl_array_array_ap_fixed_4u_config11_U0_ap_continue;
wire    conv_2d_cl_array_array_ap_fixed_4u_config11_U0_ap_idle;
wire    conv_2d_cl_array_array_ap_fixed_4u_config11_U0_ap_ready;
wire    conv_2d_cl_array_array_ap_fixed_4u_config11_U0_start_out;
wire    conv_2d_cl_array_array_ap_fixed_4u_config11_U0_start_write;
wire    conv_2d_cl_array_array_ap_fixed_4u_config11_U0_data_V_data_0_V_read;
wire    conv_2d_cl_array_array_ap_fixed_4u_config11_U0_data_V_data_1_V_read;
wire    conv_2d_cl_array_array_ap_fixed_4u_config11_U0_data_V_data_2_V_read;
wire    conv_2d_cl_array_array_ap_fixed_4u_config11_U0_data_V_data_3_V_read;
wire   [31:0] conv_2d_cl_array_array_ap_fixed_4u_config11_U0_res_V_data_0_V_din;
wire    conv_2d_cl_array_array_ap_fixed_4u_config11_U0_res_V_data_0_V_write;
wire   [31:0] conv_2d_cl_array_array_ap_fixed_4u_config11_U0_res_V_data_1_V_din;
wire    conv_2d_cl_array_array_ap_fixed_4u_config11_U0_res_V_data_1_V_write;
wire   [31:0] conv_2d_cl_array_array_ap_fixed_4u_config11_U0_res_V_data_2_V_din;
wire    conv_2d_cl_array_array_ap_fixed_4u_config11_U0_res_V_data_2_V_write;
wire   [31:0] conv_2d_cl_array_array_ap_fixed_4u_config11_U0_res_V_data_3_V_din;
wire    conv_2d_cl_array_array_ap_fixed_4u_config11_U0_res_V_data_3_V_write;
wire    relu_array_array_ap_fixed_4u_relu_config12_U0_ap_start;
wire    relu_array_array_ap_fixed_4u_relu_config12_U0_ap_done;
wire    relu_array_array_ap_fixed_4u_relu_config12_U0_ap_continue;
wire    relu_array_array_ap_fixed_4u_relu_config12_U0_ap_idle;
wire    relu_array_array_ap_fixed_4u_relu_config12_U0_ap_ready;
wire    relu_array_array_ap_fixed_4u_relu_config12_U0_start_out;
wire    relu_array_array_ap_fixed_4u_relu_config12_U0_start_write;
wire    relu_array_array_ap_fixed_4u_relu_config12_U0_data_V_data_0_V_read;
wire    relu_array_array_ap_fixed_4u_relu_config12_U0_data_V_data_1_V_read;
wire    relu_array_array_ap_fixed_4u_relu_config12_U0_data_V_data_2_V_read;
wire    relu_array_array_ap_fixed_4u_relu_config12_U0_data_V_data_3_V_read;
wire   [31:0] relu_array_array_ap_fixed_4u_relu_config12_U0_res_V_data_0_V_din;
wire    relu_array_array_ap_fixed_4u_relu_config12_U0_res_V_data_0_V_write;
wire   [31:0] relu_array_array_ap_fixed_4u_relu_config12_U0_res_V_data_1_V_din;
wire    relu_array_array_ap_fixed_4u_relu_config12_U0_res_V_data_1_V_write;
wire   [31:0] relu_array_array_ap_fixed_4u_relu_config12_U0_res_V_data_2_V_din;
wire    relu_array_array_ap_fixed_4u_relu_config12_U0_res_V_data_2_V_write;
wire   [31:0] relu_array_array_ap_fixed_4u_relu_config12_U0_res_V_data_3_V_din;
wire    relu_array_array_ap_fixed_4u_relu_config12_U0_res_V_data_3_V_write;
wire    resize_nearest_array_ap_fixed_4u_config13_U0_ap_start;
wire    resize_nearest_array_ap_fixed_4u_config13_U0_ap_done;
wire    resize_nearest_array_ap_fixed_4u_config13_U0_ap_continue;
wire    resize_nearest_array_ap_fixed_4u_config13_U0_ap_idle;
wire    resize_nearest_array_ap_fixed_4u_config13_U0_ap_ready;
wire    resize_nearest_array_ap_fixed_4u_config13_U0_start_out;
wire    resize_nearest_array_ap_fixed_4u_config13_U0_start_write;
wire    resize_nearest_array_ap_fixed_4u_config13_U0_image_V_data_0_V_read;
wire    resize_nearest_array_ap_fixed_4u_config13_U0_image_V_data_1_V_read;
wire    resize_nearest_array_ap_fixed_4u_config13_U0_image_V_data_2_V_read;
wire    resize_nearest_array_ap_fixed_4u_config13_U0_image_V_data_3_V_read;
wire   [31:0] resize_nearest_array_ap_fixed_4u_config13_U0_resized_V_data_0_V_din;
wire    resize_nearest_array_ap_fixed_4u_config13_U0_resized_V_data_0_V_write;
wire   [31:0] resize_nearest_array_ap_fixed_4u_config13_U0_resized_V_data_1_V_din;
wire    resize_nearest_array_ap_fixed_4u_config13_U0_resized_V_data_1_V_write;
wire   [31:0] resize_nearest_array_ap_fixed_4u_config13_U0_resized_V_data_2_V_din;
wire    resize_nearest_array_ap_fixed_4u_config13_U0_resized_V_data_2_V_write;
wire   [31:0] resize_nearest_array_ap_fixed_4u_config13_U0_resized_V_data_3_V_din;
wire    resize_nearest_array_ap_fixed_4u_config13_U0_resized_V_data_3_V_write;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_ap_start;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_ap_done;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_ap_continue;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_ap_idle;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_ap_ready;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_start_out;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_start_write;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_data_V_data_0_V_read;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_data_V_data_1_V_read;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_data_V_data_2_V_read;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_data_V_data_3_V_read;
wire   [31:0] zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_res_V_data_0_V_din;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_res_V_data_0_V_write;
wire   [31:0] zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_res_V_data_1_V_din;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_res_V_data_1_V_write;
wire   [31:0] zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_res_V_data_2_V_din;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_res_V_data_2_V_write;
wire   [31:0] zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_res_V_data_3_V_din;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_res_V_data_3_V_write;
wire    conv_2d_cl_array_array_ap_fixed_4u_config14_U0_ap_start;
wire    conv_2d_cl_array_array_ap_fixed_4u_config14_U0_ap_done;
wire    conv_2d_cl_array_array_ap_fixed_4u_config14_U0_ap_continue;
wire    conv_2d_cl_array_array_ap_fixed_4u_config14_U0_ap_idle;
wire    conv_2d_cl_array_array_ap_fixed_4u_config14_U0_ap_ready;
wire    conv_2d_cl_array_array_ap_fixed_4u_config14_U0_start_out;
wire    conv_2d_cl_array_array_ap_fixed_4u_config14_U0_start_write;
wire    conv_2d_cl_array_array_ap_fixed_4u_config14_U0_data_V_data_0_V_read;
wire    conv_2d_cl_array_array_ap_fixed_4u_config14_U0_data_V_data_1_V_read;
wire    conv_2d_cl_array_array_ap_fixed_4u_config14_U0_data_V_data_2_V_read;
wire    conv_2d_cl_array_array_ap_fixed_4u_config14_U0_data_V_data_3_V_read;
wire   [31:0] conv_2d_cl_array_array_ap_fixed_4u_config14_U0_res_V_data_0_V_din;
wire    conv_2d_cl_array_array_ap_fixed_4u_config14_U0_res_V_data_0_V_write;
wire   [31:0] conv_2d_cl_array_array_ap_fixed_4u_config14_U0_res_V_data_1_V_din;
wire    conv_2d_cl_array_array_ap_fixed_4u_config14_U0_res_V_data_1_V_write;
wire   [31:0] conv_2d_cl_array_array_ap_fixed_4u_config14_U0_res_V_data_2_V_din;
wire    conv_2d_cl_array_array_ap_fixed_4u_config14_U0_res_V_data_2_V_write;
wire   [31:0] conv_2d_cl_array_array_ap_fixed_4u_config14_U0_res_V_data_3_V_din;
wire    conv_2d_cl_array_array_ap_fixed_4u_config14_U0_res_V_data_3_V_write;
wire    relu_array_array_ap_fixed_4u_relu_config15_U0_ap_start;
wire    relu_array_array_ap_fixed_4u_relu_config15_U0_ap_done;
wire    relu_array_array_ap_fixed_4u_relu_config15_U0_ap_continue;
wire    relu_array_array_ap_fixed_4u_relu_config15_U0_ap_idle;
wire    relu_array_array_ap_fixed_4u_relu_config15_U0_ap_ready;
wire    relu_array_array_ap_fixed_4u_relu_config15_U0_start_out;
wire    relu_array_array_ap_fixed_4u_relu_config15_U0_start_write;
wire    relu_array_array_ap_fixed_4u_relu_config15_U0_data_V_data_0_V_read;
wire    relu_array_array_ap_fixed_4u_relu_config15_U0_data_V_data_1_V_read;
wire    relu_array_array_ap_fixed_4u_relu_config15_U0_data_V_data_2_V_read;
wire    relu_array_array_ap_fixed_4u_relu_config15_U0_data_V_data_3_V_read;
wire   [31:0] relu_array_array_ap_fixed_4u_relu_config15_U0_res_V_data_0_V_din;
wire    relu_array_array_ap_fixed_4u_relu_config15_U0_res_V_data_0_V_write;
wire   [31:0] relu_array_array_ap_fixed_4u_relu_config15_U0_res_V_data_1_V_din;
wire    relu_array_array_ap_fixed_4u_relu_config15_U0_res_V_data_1_V_write;
wire   [31:0] relu_array_array_ap_fixed_4u_relu_config15_U0_res_V_data_2_V_din;
wire    relu_array_array_ap_fixed_4u_relu_config15_U0_res_V_data_2_V_write;
wire   [31:0] relu_array_array_ap_fixed_4u_relu_config15_U0_res_V_data_3_V_din;
wire    relu_array_array_ap_fixed_4u_relu_config15_U0_res_V_data_3_V_write;
wire    resize_nearest_array_ap_fixed_4u_config16_U0_ap_start;
wire    resize_nearest_array_ap_fixed_4u_config16_U0_ap_done;
wire    resize_nearest_array_ap_fixed_4u_config16_U0_ap_continue;
wire    resize_nearest_array_ap_fixed_4u_config16_U0_ap_idle;
wire    resize_nearest_array_ap_fixed_4u_config16_U0_ap_ready;
wire    resize_nearest_array_ap_fixed_4u_config16_U0_start_out;
wire    resize_nearest_array_ap_fixed_4u_config16_U0_start_write;
wire    resize_nearest_array_ap_fixed_4u_config16_U0_image_V_data_0_V_read;
wire    resize_nearest_array_ap_fixed_4u_config16_U0_image_V_data_1_V_read;
wire    resize_nearest_array_ap_fixed_4u_config16_U0_image_V_data_2_V_read;
wire    resize_nearest_array_ap_fixed_4u_config16_U0_image_V_data_3_V_read;
wire   [31:0] resize_nearest_array_ap_fixed_4u_config16_U0_resized_V_data_0_V_din;
wire    resize_nearest_array_ap_fixed_4u_config16_U0_resized_V_data_0_V_write;
wire   [31:0] resize_nearest_array_ap_fixed_4u_config16_U0_resized_V_data_1_V_din;
wire    resize_nearest_array_ap_fixed_4u_config16_U0_resized_V_data_1_V_write;
wire   [31:0] resize_nearest_array_ap_fixed_4u_config16_U0_resized_V_data_2_V_din;
wire    resize_nearest_array_ap_fixed_4u_config16_U0_resized_V_data_2_V_write;
wire   [31:0] resize_nearest_array_ap_fixed_4u_config16_U0_resized_V_data_3_V_din;
wire    resize_nearest_array_ap_fixed_4u_config16_U0_resized_V_data_3_V_write;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_ap_start;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_ap_done;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_ap_continue;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_ap_idle;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_ap_ready;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_start_out;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_start_write;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_data_V_data_0_V_read;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_data_V_data_1_V_read;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_data_V_data_2_V_read;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_data_V_data_3_V_read;
wire   [31:0] zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_res_V_data_0_V_din;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_res_V_data_0_V_write;
wire   [31:0] zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_res_V_data_1_V_din;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_res_V_data_1_V_write;
wire   [31:0] zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_res_V_data_2_V_din;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_res_V_data_2_V_write;
wire   [31:0] zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_res_V_data_3_V_din;
wire    zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_res_V_data_3_V_write;
wire    conv_2d_cl_array_array_ap_fixed_8u_config17_U0_ap_start;
wire    conv_2d_cl_array_array_ap_fixed_8u_config17_U0_ap_done;
wire    conv_2d_cl_array_array_ap_fixed_8u_config17_U0_ap_continue;
wire    conv_2d_cl_array_array_ap_fixed_8u_config17_U0_ap_idle;
wire    conv_2d_cl_array_array_ap_fixed_8u_config17_U0_ap_ready;
wire    conv_2d_cl_array_array_ap_fixed_8u_config17_U0_start_out;
wire    conv_2d_cl_array_array_ap_fixed_8u_config17_U0_start_write;
wire    conv_2d_cl_array_array_ap_fixed_8u_config17_U0_data_V_data_0_V_read;
wire    conv_2d_cl_array_array_ap_fixed_8u_config17_U0_data_V_data_1_V_read;
wire    conv_2d_cl_array_array_ap_fixed_8u_config17_U0_data_V_data_2_V_read;
wire    conv_2d_cl_array_array_ap_fixed_8u_config17_U0_data_V_data_3_V_read;
wire   [31:0] conv_2d_cl_array_array_ap_fixed_8u_config17_U0_res_V_data_0_V_din;
wire    conv_2d_cl_array_array_ap_fixed_8u_config17_U0_res_V_data_0_V_write;
wire   [31:0] conv_2d_cl_array_array_ap_fixed_8u_config17_U0_res_V_data_1_V_din;
wire    conv_2d_cl_array_array_ap_fixed_8u_config17_U0_res_V_data_1_V_write;
wire   [31:0] conv_2d_cl_array_array_ap_fixed_8u_config17_U0_res_V_data_2_V_din;
wire    conv_2d_cl_array_array_ap_fixed_8u_config17_U0_res_V_data_2_V_write;
wire   [31:0] conv_2d_cl_array_array_ap_fixed_8u_config17_U0_res_V_data_3_V_din;
wire    conv_2d_cl_array_array_ap_fixed_8u_config17_U0_res_V_data_3_V_write;
wire   [31:0] conv_2d_cl_array_array_ap_fixed_8u_config17_U0_res_V_data_4_V_din;
wire    conv_2d_cl_array_array_ap_fixed_8u_config17_U0_res_V_data_4_V_write;
wire   [31:0] conv_2d_cl_array_array_ap_fixed_8u_config17_U0_res_V_data_5_V_din;
wire    conv_2d_cl_array_array_ap_fixed_8u_config17_U0_res_V_data_5_V_write;
wire   [31:0] conv_2d_cl_array_array_ap_fixed_8u_config17_U0_res_V_data_6_V_din;
wire    conv_2d_cl_array_array_ap_fixed_8u_config17_U0_res_V_data_6_V_write;
wire   [31:0] conv_2d_cl_array_array_ap_fixed_8u_config17_U0_res_V_data_7_V_din;
wire    conv_2d_cl_array_array_ap_fixed_8u_config17_U0_res_V_data_7_V_write;
wire    relu_array_array_ap_fixed_8u_relu_config18_U0_ap_start;
wire    relu_array_array_ap_fixed_8u_relu_config18_U0_ap_done;
wire    relu_array_array_ap_fixed_8u_relu_config18_U0_ap_continue;
wire    relu_array_array_ap_fixed_8u_relu_config18_U0_ap_idle;
wire    relu_array_array_ap_fixed_8u_relu_config18_U0_ap_ready;
wire    relu_array_array_ap_fixed_8u_relu_config18_U0_start_out;
wire    relu_array_array_ap_fixed_8u_relu_config18_U0_start_write;
wire    relu_array_array_ap_fixed_8u_relu_config18_U0_data_V_data_0_V_read;
wire    relu_array_array_ap_fixed_8u_relu_config18_U0_data_V_data_1_V_read;
wire    relu_array_array_ap_fixed_8u_relu_config18_U0_data_V_data_2_V_read;
wire    relu_array_array_ap_fixed_8u_relu_config18_U0_data_V_data_3_V_read;
wire    relu_array_array_ap_fixed_8u_relu_config18_U0_data_V_data_4_V_read;
wire    relu_array_array_ap_fixed_8u_relu_config18_U0_data_V_data_5_V_read;
wire    relu_array_array_ap_fixed_8u_relu_config18_U0_data_V_data_6_V_read;
wire    relu_array_array_ap_fixed_8u_relu_config18_U0_data_V_data_7_V_read;
wire   [31:0] relu_array_array_ap_fixed_8u_relu_config18_U0_res_V_data_0_V_din;
wire    relu_array_array_ap_fixed_8u_relu_config18_U0_res_V_data_0_V_write;
wire   [31:0] relu_array_array_ap_fixed_8u_relu_config18_U0_res_V_data_1_V_din;
wire    relu_array_array_ap_fixed_8u_relu_config18_U0_res_V_data_1_V_write;
wire   [31:0] relu_array_array_ap_fixed_8u_relu_config18_U0_res_V_data_2_V_din;
wire    relu_array_array_ap_fixed_8u_relu_config18_U0_res_V_data_2_V_write;
wire   [31:0] relu_array_array_ap_fixed_8u_relu_config18_U0_res_V_data_3_V_din;
wire    relu_array_array_ap_fixed_8u_relu_config18_U0_res_V_data_3_V_write;
wire   [31:0] relu_array_array_ap_fixed_8u_relu_config18_U0_res_V_data_4_V_din;
wire    relu_array_array_ap_fixed_8u_relu_config18_U0_res_V_data_4_V_write;
wire   [31:0] relu_array_array_ap_fixed_8u_relu_config18_U0_res_V_data_5_V_din;
wire    relu_array_array_ap_fixed_8u_relu_config18_U0_res_V_data_5_V_write;
wire   [31:0] relu_array_array_ap_fixed_8u_relu_config18_U0_res_V_data_6_V_din;
wire    relu_array_array_ap_fixed_8u_relu_config18_U0_res_V_data_6_V_write;
wire   [31:0] relu_array_array_ap_fixed_8u_relu_config18_U0_res_V_data_7_V_din;
wire    relu_array_array_ap_fixed_8u_relu_config18_U0_res_V_data_7_V_write;
wire    resize_nearest_array_ap_fixed_8u_config19_U0_ap_start;
wire    resize_nearest_array_ap_fixed_8u_config19_U0_ap_done;
wire    resize_nearest_array_ap_fixed_8u_config19_U0_ap_continue;
wire    resize_nearest_array_ap_fixed_8u_config19_U0_ap_idle;
wire    resize_nearest_array_ap_fixed_8u_config19_U0_ap_ready;
wire    resize_nearest_array_ap_fixed_8u_config19_U0_start_out;
wire    resize_nearest_array_ap_fixed_8u_config19_U0_start_write;
wire    resize_nearest_array_ap_fixed_8u_config19_U0_image_V_data_0_V_read;
wire    resize_nearest_array_ap_fixed_8u_config19_U0_image_V_data_1_V_read;
wire    resize_nearest_array_ap_fixed_8u_config19_U0_image_V_data_2_V_read;
wire    resize_nearest_array_ap_fixed_8u_config19_U0_image_V_data_3_V_read;
wire    resize_nearest_array_ap_fixed_8u_config19_U0_image_V_data_4_V_read;
wire    resize_nearest_array_ap_fixed_8u_config19_U0_image_V_data_5_V_read;
wire    resize_nearest_array_ap_fixed_8u_config19_U0_image_V_data_6_V_read;
wire    resize_nearest_array_ap_fixed_8u_config19_U0_image_V_data_7_V_read;
wire   [31:0] resize_nearest_array_ap_fixed_8u_config19_U0_resized_V_data_0_V_din;
wire    resize_nearest_array_ap_fixed_8u_config19_U0_resized_V_data_0_V_write;
wire   [31:0] resize_nearest_array_ap_fixed_8u_config19_U0_resized_V_data_1_V_din;
wire    resize_nearest_array_ap_fixed_8u_config19_U0_resized_V_data_1_V_write;
wire   [31:0] resize_nearest_array_ap_fixed_8u_config19_U0_resized_V_data_2_V_din;
wire    resize_nearest_array_ap_fixed_8u_config19_U0_resized_V_data_2_V_write;
wire   [31:0] resize_nearest_array_ap_fixed_8u_config19_U0_resized_V_data_3_V_din;
wire    resize_nearest_array_ap_fixed_8u_config19_U0_resized_V_data_3_V_write;
wire   [31:0] resize_nearest_array_ap_fixed_8u_config19_U0_resized_V_data_4_V_din;
wire    resize_nearest_array_ap_fixed_8u_config19_U0_resized_V_data_4_V_write;
wire   [31:0] resize_nearest_array_ap_fixed_8u_config19_U0_resized_V_data_5_V_din;
wire    resize_nearest_array_ap_fixed_8u_config19_U0_resized_V_data_5_V_write;
wire   [31:0] resize_nearest_array_ap_fixed_8u_config19_U0_resized_V_data_6_V_din;
wire    resize_nearest_array_ap_fixed_8u_config19_U0_resized_V_data_6_V_write;
wire   [31:0] resize_nearest_array_ap_fixed_8u_config19_U0_resized_V_data_7_V_din;
wire    resize_nearest_array_ap_fixed_8u_config19_U0_resized_V_data_7_V_write;
wire    zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_ap_start;
wire    zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_ap_done;
wire    zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_ap_continue;
wire    zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_ap_idle;
wire    zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_ap_ready;
wire    zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_start_out;
wire    zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_start_write;
wire    zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_data_V_data_0_V_read;
wire    zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_data_V_data_1_V_read;
wire    zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_data_V_data_2_V_read;
wire    zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_data_V_data_3_V_read;
wire    zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_data_V_data_4_V_read;
wire    zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_data_V_data_5_V_read;
wire    zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_data_V_data_6_V_read;
wire    zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_data_V_data_7_V_read;
wire   [31:0] zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_res_V_data_0_V_din;
wire    zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_res_V_data_0_V_write;
wire   [31:0] zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_res_V_data_1_V_din;
wire    zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_res_V_data_1_V_write;
wire   [31:0] zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_res_V_data_2_V_din;
wire    zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_res_V_data_2_V_write;
wire   [31:0] zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_res_V_data_3_V_din;
wire    zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_res_V_data_3_V_write;
wire   [31:0] zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_res_V_data_4_V_din;
wire    zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_res_V_data_4_V_write;
wire   [31:0] zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_res_V_data_5_V_din;
wire    zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_res_V_data_5_V_write;
wire   [31:0] zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_res_V_data_6_V_din;
wire    zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_res_V_data_6_V_write;
wire   [31:0] zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_res_V_data_7_V_din;
wire    zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_res_V_data_7_V_write;
wire    conv_2d_cl_array_array_ap_fixed_1u_config20_U0_ap_start;
wire    conv_2d_cl_array_array_ap_fixed_1u_config20_U0_ap_done;
wire    conv_2d_cl_array_array_ap_fixed_1u_config20_U0_ap_continue;
wire    conv_2d_cl_array_array_ap_fixed_1u_config20_U0_ap_idle;
wire    conv_2d_cl_array_array_ap_fixed_1u_config20_U0_ap_ready;
wire    conv_2d_cl_array_array_ap_fixed_1u_config20_U0_start_out;
wire    conv_2d_cl_array_array_ap_fixed_1u_config20_U0_start_write;
wire    conv_2d_cl_array_array_ap_fixed_1u_config20_U0_data_V_data_0_V_read;
wire    conv_2d_cl_array_array_ap_fixed_1u_config20_U0_data_V_data_1_V_read;
wire    conv_2d_cl_array_array_ap_fixed_1u_config20_U0_data_V_data_2_V_read;
wire    conv_2d_cl_array_array_ap_fixed_1u_config20_U0_data_V_data_3_V_read;
wire    conv_2d_cl_array_array_ap_fixed_1u_config20_U0_data_V_data_4_V_read;
wire    conv_2d_cl_array_array_ap_fixed_1u_config20_U0_data_V_data_5_V_read;
wire    conv_2d_cl_array_array_ap_fixed_1u_config20_U0_data_V_data_6_V_read;
wire    conv_2d_cl_array_array_ap_fixed_1u_config20_U0_data_V_data_7_V_read;
wire   [31:0] conv_2d_cl_array_array_ap_fixed_1u_config20_U0_res_V_data_V_din;
wire    conv_2d_cl_array_array_ap_fixed_1u_config20_U0_res_V_data_V_write;
wire    relu_array_array_ap_fixed_1u_relu_config21_U0_ap_start;
wire    relu_array_array_ap_fixed_1u_relu_config21_U0_ap_done;
wire    relu_array_array_ap_fixed_1u_relu_config21_U0_ap_continue;
wire    relu_array_array_ap_fixed_1u_relu_config21_U0_ap_idle;
wire    relu_array_array_ap_fixed_1u_relu_config21_U0_ap_ready;
wire    relu_array_array_ap_fixed_1u_relu_config21_U0_data_V_data_V_read;
wire   [31:0] relu_array_array_ap_fixed_1u_relu_config21_U0_res_V_data_V_din;
wire    relu_array_array_ap_fixed_1u_relu_config21_U0_res_V_data_V_write;
wire    ap_sync_continue;
wire    layer22_out_V_data_0_V_full_n;
wire   [31:0] layer22_out_V_data_0_V_dout;
wire    layer22_out_V_data_0_V_empty_n;
wire    layer2_out_V_data_0_V_full_n;
wire   [31:0] layer2_out_V_data_0_V_dout;
wire    layer2_out_V_data_0_V_empty_n;
wire    layer2_out_V_data_1_V_full_n;
wire   [31:0] layer2_out_V_data_1_V_dout;
wire    layer2_out_V_data_1_V_empty_n;
wire    layer2_out_V_data_2_V_full_n;
wire   [31:0] layer2_out_V_data_2_V_dout;
wire    layer2_out_V_data_2_V_empty_n;
wire    layer2_out_V_data_3_V_full_n;
wire   [31:0] layer2_out_V_data_3_V_dout;
wire    layer2_out_V_data_3_V_empty_n;
wire    layer2_out_V_data_4_V_full_n;
wire   [31:0] layer2_out_V_data_4_V_dout;
wire    layer2_out_V_data_4_V_empty_n;
wire    layer2_out_V_data_5_V_full_n;
wire   [31:0] layer2_out_V_data_5_V_dout;
wire    layer2_out_V_data_5_V_empty_n;
wire    layer2_out_V_data_6_V_full_n;
wire   [31:0] layer2_out_V_data_6_V_dout;
wire    layer2_out_V_data_6_V_empty_n;
wire    layer2_out_V_data_7_V_full_n;
wire   [31:0] layer2_out_V_data_7_V_dout;
wire    layer2_out_V_data_7_V_empty_n;
wire    layer3_out_V_data_0_V_full_n;
wire   [31:0] layer3_out_V_data_0_V_dout;
wire    layer3_out_V_data_0_V_empty_n;
wire    layer3_out_V_data_1_V_full_n;
wire   [31:0] layer3_out_V_data_1_V_dout;
wire    layer3_out_V_data_1_V_empty_n;
wire    layer3_out_V_data_2_V_full_n;
wire   [31:0] layer3_out_V_data_2_V_dout;
wire    layer3_out_V_data_2_V_empty_n;
wire    layer3_out_V_data_3_V_full_n;
wire   [31:0] layer3_out_V_data_3_V_dout;
wire    layer3_out_V_data_3_V_empty_n;
wire    layer3_out_V_data_4_V_full_n;
wire   [31:0] layer3_out_V_data_4_V_dout;
wire    layer3_out_V_data_4_V_empty_n;
wire    layer3_out_V_data_5_V_full_n;
wire   [31:0] layer3_out_V_data_5_V_dout;
wire    layer3_out_V_data_5_V_empty_n;
wire    layer3_out_V_data_6_V_full_n;
wire   [31:0] layer3_out_V_data_6_V_dout;
wire    layer3_out_V_data_6_V_empty_n;
wire    layer3_out_V_data_7_V_full_n;
wire   [31:0] layer3_out_V_data_7_V_dout;
wire    layer3_out_V_data_7_V_empty_n;
wire    layer4_out_V_data_0_V_full_n;
wire   [31:0] layer4_out_V_data_0_V_dout;
wire    layer4_out_V_data_0_V_empty_n;
wire    layer4_out_V_data_1_V_full_n;
wire   [31:0] layer4_out_V_data_1_V_dout;
wire    layer4_out_V_data_1_V_empty_n;
wire    layer4_out_V_data_2_V_full_n;
wire   [31:0] layer4_out_V_data_2_V_dout;
wire    layer4_out_V_data_2_V_empty_n;
wire    layer4_out_V_data_3_V_full_n;
wire   [31:0] layer4_out_V_data_3_V_dout;
wire    layer4_out_V_data_3_V_empty_n;
wire    layer4_out_V_data_4_V_full_n;
wire   [31:0] layer4_out_V_data_4_V_dout;
wire    layer4_out_V_data_4_V_empty_n;
wire    layer4_out_V_data_5_V_full_n;
wire   [31:0] layer4_out_V_data_5_V_dout;
wire    layer4_out_V_data_5_V_empty_n;
wire    layer4_out_V_data_6_V_full_n;
wire   [31:0] layer4_out_V_data_6_V_dout;
wire    layer4_out_V_data_6_V_empty_n;
wire    layer4_out_V_data_7_V_full_n;
wire   [31:0] layer4_out_V_data_7_V_dout;
wire    layer4_out_V_data_7_V_empty_n;
wire    layer23_out_V_data_0_V_full_n;
wire   [31:0] layer23_out_V_data_0_V_dout;
wire    layer23_out_V_data_0_V_empty_n;
wire    layer23_out_V_data_1_V_full_n;
wire   [31:0] layer23_out_V_data_1_V_dout;
wire    layer23_out_V_data_1_V_empty_n;
wire    layer23_out_V_data_2_V_full_n;
wire   [31:0] layer23_out_V_data_2_V_dout;
wire    layer23_out_V_data_2_V_empty_n;
wire    layer23_out_V_data_3_V_full_n;
wire   [31:0] layer23_out_V_data_3_V_dout;
wire    layer23_out_V_data_3_V_empty_n;
wire    layer23_out_V_data_4_V_full_n;
wire   [31:0] layer23_out_V_data_4_V_dout;
wire    layer23_out_V_data_4_V_empty_n;
wire    layer23_out_V_data_5_V_full_n;
wire   [31:0] layer23_out_V_data_5_V_dout;
wire    layer23_out_V_data_5_V_empty_n;
wire    layer23_out_V_data_6_V_full_n;
wire   [31:0] layer23_out_V_data_6_V_dout;
wire    layer23_out_V_data_6_V_empty_n;
wire    layer23_out_V_data_7_V_full_n;
wire   [31:0] layer23_out_V_data_7_V_dout;
wire    layer23_out_V_data_7_V_empty_n;
wire    layer5_out_V_data_0_V_full_n;
wire   [31:0] layer5_out_V_data_0_V_dout;
wire    layer5_out_V_data_0_V_empty_n;
wire    layer5_out_V_data_1_V_full_n;
wire   [31:0] layer5_out_V_data_1_V_dout;
wire    layer5_out_V_data_1_V_empty_n;
wire    layer5_out_V_data_2_V_full_n;
wire   [31:0] layer5_out_V_data_2_V_dout;
wire    layer5_out_V_data_2_V_empty_n;
wire    layer5_out_V_data_3_V_full_n;
wire   [31:0] layer5_out_V_data_3_V_dout;
wire    layer5_out_V_data_3_V_empty_n;
wire    layer6_out_V_data_0_V_full_n;
wire   [31:0] layer6_out_V_data_0_V_dout;
wire    layer6_out_V_data_0_V_empty_n;
wire    layer6_out_V_data_1_V_full_n;
wire   [31:0] layer6_out_V_data_1_V_dout;
wire    layer6_out_V_data_1_V_empty_n;
wire    layer6_out_V_data_2_V_full_n;
wire   [31:0] layer6_out_V_data_2_V_dout;
wire    layer6_out_V_data_2_V_empty_n;
wire    layer6_out_V_data_3_V_full_n;
wire   [31:0] layer6_out_V_data_3_V_dout;
wire    layer6_out_V_data_3_V_empty_n;
wire    layer7_out_V_data_0_V_full_n;
wire   [31:0] layer7_out_V_data_0_V_dout;
wire    layer7_out_V_data_0_V_empty_n;
wire    layer7_out_V_data_1_V_full_n;
wire   [31:0] layer7_out_V_data_1_V_dout;
wire    layer7_out_V_data_1_V_empty_n;
wire    layer7_out_V_data_2_V_full_n;
wire   [31:0] layer7_out_V_data_2_V_dout;
wire    layer7_out_V_data_2_V_empty_n;
wire    layer7_out_V_data_3_V_full_n;
wire   [31:0] layer7_out_V_data_3_V_dout;
wire    layer7_out_V_data_3_V_empty_n;
wire    layer24_out_V_data_0_V_full_n;
wire   [31:0] layer24_out_V_data_0_V_dout;
wire    layer24_out_V_data_0_V_empty_n;
wire    layer24_out_V_data_1_V_full_n;
wire   [31:0] layer24_out_V_data_1_V_dout;
wire    layer24_out_V_data_1_V_empty_n;
wire    layer24_out_V_data_2_V_full_n;
wire   [31:0] layer24_out_V_data_2_V_dout;
wire    layer24_out_V_data_2_V_empty_n;
wire    layer24_out_V_data_3_V_full_n;
wire   [31:0] layer24_out_V_data_3_V_dout;
wire    layer24_out_V_data_3_V_empty_n;
wire    layer8_out_V_data_0_V_full_n;
wire   [31:0] layer8_out_V_data_0_V_dout;
wire    layer8_out_V_data_0_V_empty_n;
wire    layer8_out_V_data_1_V_full_n;
wire   [31:0] layer8_out_V_data_1_V_dout;
wire    layer8_out_V_data_1_V_empty_n;
wire    layer8_out_V_data_2_V_full_n;
wire   [31:0] layer8_out_V_data_2_V_dout;
wire    layer8_out_V_data_2_V_empty_n;
wire    layer8_out_V_data_3_V_full_n;
wire   [31:0] layer8_out_V_data_3_V_dout;
wire    layer8_out_V_data_3_V_empty_n;
wire    layer9_out_V_data_0_V_full_n;
wire   [31:0] layer9_out_V_data_0_V_dout;
wire    layer9_out_V_data_0_V_empty_n;
wire    layer9_out_V_data_1_V_full_n;
wire   [31:0] layer9_out_V_data_1_V_dout;
wire    layer9_out_V_data_1_V_empty_n;
wire    layer9_out_V_data_2_V_full_n;
wire   [31:0] layer9_out_V_data_2_V_dout;
wire    layer9_out_V_data_2_V_empty_n;
wire    layer9_out_V_data_3_V_full_n;
wire   [31:0] layer9_out_V_data_3_V_dout;
wire    layer9_out_V_data_3_V_empty_n;
wire    layer10_out_V_data_0_V_full_n;
wire   [31:0] layer10_out_V_data_0_V_dout;
wire    layer10_out_V_data_0_V_empty_n;
wire    layer10_out_V_data_1_V_full_n;
wire   [31:0] layer10_out_V_data_1_V_dout;
wire    layer10_out_V_data_1_V_empty_n;
wire    layer10_out_V_data_2_V_full_n;
wire   [31:0] layer10_out_V_data_2_V_dout;
wire    layer10_out_V_data_2_V_empty_n;
wire    layer10_out_V_data_3_V_full_n;
wire   [31:0] layer10_out_V_data_3_V_dout;
wire    layer10_out_V_data_3_V_empty_n;
wire    layer25_out_V_data_0_V_full_n;
wire   [31:0] layer25_out_V_data_0_V_dout;
wire    layer25_out_V_data_0_V_empty_n;
wire    layer25_out_V_data_1_V_full_n;
wire   [31:0] layer25_out_V_data_1_V_dout;
wire    layer25_out_V_data_1_V_empty_n;
wire    layer25_out_V_data_2_V_full_n;
wire   [31:0] layer25_out_V_data_2_V_dout;
wire    layer25_out_V_data_2_V_empty_n;
wire    layer25_out_V_data_3_V_full_n;
wire   [31:0] layer25_out_V_data_3_V_dout;
wire    layer25_out_V_data_3_V_empty_n;
wire    layer11_out_V_data_0_V_full_n;
wire   [31:0] layer11_out_V_data_0_V_dout;
wire    layer11_out_V_data_0_V_empty_n;
wire    layer11_out_V_data_1_V_full_n;
wire   [31:0] layer11_out_V_data_1_V_dout;
wire    layer11_out_V_data_1_V_empty_n;
wire    layer11_out_V_data_2_V_full_n;
wire   [31:0] layer11_out_V_data_2_V_dout;
wire    layer11_out_V_data_2_V_empty_n;
wire    layer11_out_V_data_3_V_full_n;
wire   [31:0] layer11_out_V_data_3_V_dout;
wire    layer11_out_V_data_3_V_empty_n;
wire    layer12_out_V_data_0_V_full_n;
wire   [31:0] layer12_out_V_data_0_V_dout;
wire    layer12_out_V_data_0_V_empty_n;
wire    layer12_out_V_data_1_V_full_n;
wire   [31:0] layer12_out_V_data_1_V_dout;
wire    layer12_out_V_data_1_V_empty_n;
wire    layer12_out_V_data_2_V_full_n;
wire   [31:0] layer12_out_V_data_2_V_dout;
wire    layer12_out_V_data_2_V_empty_n;
wire    layer12_out_V_data_3_V_full_n;
wire   [31:0] layer12_out_V_data_3_V_dout;
wire    layer12_out_V_data_3_V_empty_n;
wire    layer13_out_V_data_0_V_full_n;
wire   [31:0] layer13_out_V_data_0_V_dout;
wire    layer13_out_V_data_0_V_empty_n;
wire    layer13_out_V_data_1_V_full_n;
wire   [31:0] layer13_out_V_data_1_V_dout;
wire    layer13_out_V_data_1_V_empty_n;
wire    layer13_out_V_data_2_V_full_n;
wire   [31:0] layer13_out_V_data_2_V_dout;
wire    layer13_out_V_data_2_V_empty_n;
wire    layer13_out_V_data_3_V_full_n;
wire   [31:0] layer13_out_V_data_3_V_dout;
wire    layer13_out_V_data_3_V_empty_n;
wire    layer26_out_V_data_0_V_full_n;
wire   [31:0] layer26_out_V_data_0_V_dout;
wire    layer26_out_V_data_0_V_empty_n;
wire    layer26_out_V_data_1_V_full_n;
wire   [31:0] layer26_out_V_data_1_V_dout;
wire    layer26_out_V_data_1_V_empty_n;
wire    layer26_out_V_data_2_V_full_n;
wire   [31:0] layer26_out_V_data_2_V_dout;
wire    layer26_out_V_data_2_V_empty_n;
wire    layer26_out_V_data_3_V_full_n;
wire   [31:0] layer26_out_V_data_3_V_dout;
wire    layer26_out_V_data_3_V_empty_n;
wire    layer14_out_V_data_0_V_full_n;
wire   [31:0] layer14_out_V_data_0_V_dout;
wire    layer14_out_V_data_0_V_empty_n;
wire    layer14_out_V_data_1_V_full_n;
wire   [31:0] layer14_out_V_data_1_V_dout;
wire    layer14_out_V_data_1_V_empty_n;
wire    layer14_out_V_data_2_V_full_n;
wire   [31:0] layer14_out_V_data_2_V_dout;
wire    layer14_out_V_data_2_V_empty_n;
wire    layer14_out_V_data_3_V_full_n;
wire   [31:0] layer14_out_V_data_3_V_dout;
wire    layer14_out_V_data_3_V_empty_n;
wire    layer15_out_V_data_0_V_full_n;
wire   [31:0] layer15_out_V_data_0_V_dout;
wire    layer15_out_V_data_0_V_empty_n;
wire    layer15_out_V_data_1_V_full_n;
wire   [31:0] layer15_out_V_data_1_V_dout;
wire    layer15_out_V_data_1_V_empty_n;
wire    layer15_out_V_data_2_V_full_n;
wire   [31:0] layer15_out_V_data_2_V_dout;
wire    layer15_out_V_data_2_V_empty_n;
wire    layer15_out_V_data_3_V_full_n;
wire   [31:0] layer15_out_V_data_3_V_dout;
wire    layer15_out_V_data_3_V_empty_n;
wire    layer16_out_V_data_0_V_full_n;
wire   [31:0] layer16_out_V_data_0_V_dout;
wire    layer16_out_V_data_0_V_empty_n;
wire    layer16_out_V_data_1_V_full_n;
wire   [31:0] layer16_out_V_data_1_V_dout;
wire    layer16_out_V_data_1_V_empty_n;
wire    layer16_out_V_data_2_V_full_n;
wire   [31:0] layer16_out_V_data_2_V_dout;
wire    layer16_out_V_data_2_V_empty_n;
wire    layer16_out_V_data_3_V_full_n;
wire   [31:0] layer16_out_V_data_3_V_dout;
wire    layer16_out_V_data_3_V_empty_n;
wire    layer27_out_V_data_0_V_full_n;
wire   [31:0] layer27_out_V_data_0_V_dout;
wire    layer27_out_V_data_0_V_empty_n;
wire    layer27_out_V_data_1_V_full_n;
wire   [31:0] layer27_out_V_data_1_V_dout;
wire    layer27_out_V_data_1_V_empty_n;
wire    layer27_out_V_data_2_V_full_n;
wire   [31:0] layer27_out_V_data_2_V_dout;
wire    layer27_out_V_data_2_V_empty_n;
wire    layer27_out_V_data_3_V_full_n;
wire   [31:0] layer27_out_V_data_3_V_dout;
wire    layer27_out_V_data_3_V_empty_n;
wire    layer17_out_V_data_0_V_full_n;
wire   [31:0] layer17_out_V_data_0_V_dout;
wire    layer17_out_V_data_0_V_empty_n;
wire    layer17_out_V_data_1_V_full_n;
wire   [31:0] layer17_out_V_data_1_V_dout;
wire    layer17_out_V_data_1_V_empty_n;
wire    layer17_out_V_data_2_V_full_n;
wire   [31:0] layer17_out_V_data_2_V_dout;
wire    layer17_out_V_data_2_V_empty_n;
wire    layer17_out_V_data_3_V_full_n;
wire   [31:0] layer17_out_V_data_3_V_dout;
wire    layer17_out_V_data_3_V_empty_n;
wire    layer17_out_V_data_4_V_full_n;
wire   [31:0] layer17_out_V_data_4_V_dout;
wire    layer17_out_V_data_4_V_empty_n;
wire    layer17_out_V_data_5_V_full_n;
wire   [31:0] layer17_out_V_data_5_V_dout;
wire    layer17_out_V_data_5_V_empty_n;
wire    layer17_out_V_data_6_V_full_n;
wire   [31:0] layer17_out_V_data_6_V_dout;
wire    layer17_out_V_data_6_V_empty_n;
wire    layer17_out_V_data_7_V_full_n;
wire   [31:0] layer17_out_V_data_7_V_dout;
wire    layer17_out_V_data_7_V_empty_n;
wire    layer18_out_V_data_0_V_full_n;
wire   [31:0] layer18_out_V_data_0_V_dout;
wire    layer18_out_V_data_0_V_empty_n;
wire    layer18_out_V_data_1_V_full_n;
wire   [31:0] layer18_out_V_data_1_V_dout;
wire    layer18_out_V_data_1_V_empty_n;
wire    layer18_out_V_data_2_V_full_n;
wire   [31:0] layer18_out_V_data_2_V_dout;
wire    layer18_out_V_data_2_V_empty_n;
wire    layer18_out_V_data_3_V_full_n;
wire   [31:0] layer18_out_V_data_3_V_dout;
wire    layer18_out_V_data_3_V_empty_n;
wire    layer18_out_V_data_4_V_full_n;
wire   [31:0] layer18_out_V_data_4_V_dout;
wire    layer18_out_V_data_4_V_empty_n;
wire    layer18_out_V_data_5_V_full_n;
wire   [31:0] layer18_out_V_data_5_V_dout;
wire    layer18_out_V_data_5_V_empty_n;
wire    layer18_out_V_data_6_V_full_n;
wire   [31:0] layer18_out_V_data_6_V_dout;
wire    layer18_out_V_data_6_V_empty_n;
wire    layer18_out_V_data_7_V_full_n;
wire   [31:0] layer18_out_V_data_7_V_dout;
wire    layer18_out_V_data_7_V_empty_n;
wire    layer19_out_V_data_0_V_full_n;
wire   [31:0] layer19_out_V_data_0_V_dout;
wire    layer19_out_V_data_0_V_empty_n;
wire    layer19_out_V_data_1_V_full_n;
wire   [31:0] layer19_out_V_data_1_V_dout;
wire    layer19_out_V_data_1_V_empty_n;
wire    layer19_out_V_data_2_V_full_n;
wire   [31:0] layer19_out_V_data_2_V_dout;
wire    layer19_out_V_data_2_V_empty_n;
wire    layer19_out_V_data_3_V_full_n;
wire   [31:0] layer19_out_V_data_3_V_dout;
wire    layer19_out_V_data_3_V_empty_n;
wire    layer19_out_V_data_4_V_full_n;
wire   [31:0] layer19_out_V_data_4_V_dout;
wire    layer19_out_V_data_4_V_empty_n;
wire    layer19_out_V_data_5_V_full_n;
wire   [31:0] layer19_out_V_data_5_V_dout;
wire    layer19_out_V_data_5_V_empty_n;
wire    layer19_out_V_data_6_V_full_n;
wire   [31:0] layer19_out_V_data_6_V_dout;
wire    layer19_out_V_data_6_V_empty_n;
wire    layer19_out_V_data_7_V_full_n;
wire   [31:0] layer19_out_V_data_7_V_dout;
wire    layer19_out_V_data_7_V_empty_n;
wire    layer28_out_V_data_0_V_full_n;
wire   [31:0] layer28_out_V_data_0_V_dout;
wire    layer28_out_V_data_0_V_empty_n;
wire    layer28_out_V_data_1_V_full_n;
wire   [31:0] layer28_out_V_data_1_V_dout;
wire    layer28_out_V_data_1_V_empty_n;
wire    layer28_out_V_data_2_V_full_n;
wire   [31:0] layer28_out_V_data_2_V_dout;
wire    layer28_out_V_data_2_V_empty_n;
wire    layer28_out_V_data_3_V_full_n;
wire   [31:0] layer28_out_V_data_3_V_dout;
wire    layer28_out_V_data_3_V_empty_n;
wire    layer28_out_V_data_4_V_full_n;
wire   [31:0] layer28_out_V_data_4_V_dout;
wire    layer28_out_V_data_4_V_empty_n;
wire    layer28_out_V_data_5_V_full_n;
wire   [31:0] layer28_out_V_data_5_V_dout;
wire    layer28_out_V_data_5_V_empty_n;
wire    layer28_out_V_data_6_V_full_n;
wire   [31:0] layer28_out_V_data_6_V_dout;
wire    layer28_out_V_data_6_V_empty_n;
wire    layer28_out_V_data_7_V_full_n;
wire   [31:0] layer28_out_V_data_7_V_dout;
wire    layer28_out_V_data_7_V_empty_n;
wire    layer20_out_V_data_0_V_full_n;
wire   [31:0] layer20_out_V_data_0_V_dout;
wire    layer20_out_V_data_0_V_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
wire   [0:0] start_for_conv_2d_cl_array_array_ap_fixed_8u_config2_U0_din;
wire    start_for_conv_2d_cl_array_array_ap_fixed_8u_config2_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_array_array_ap_fixed_8u_config2_U0_dout;
wire    start_for_conv_2d_cl_array_array_ap_fixed_8u_config2_U0_empty_n;
wire   [0:0] start_for_relu_array_array_ap_fixed_8u_relu_config3_U0_din;
wire    start_for_relu_array_array_ap_fixed_8u_relu_config3_U0_full_n;
wire   [0:0] start_for_relu_array_array_ap_fixed_8u_relu_config3_U0_dout;
wire    start_for_relu_array_array_ap_fixed_8u_relu_config3_U0_empty_n;
wire   [0:0] start_for_pooling2d_cl_array_array_ap_fixed_8u_config4_U0_din;
wire    start_for_pooling2d_cl_array_array_ap_fixed_8u_config4_U0_full_n;
wire   [0:0] start_for_pooling2d_cl_array_array_ap_fixed_8u_config4_U0_dout;
wire    start_for_pooling2d_cl_array_array_ap_fixed_8u_config4_U0_empty_n;
wire   [0:0] start_for_zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_din;
wire    start_for_zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_full_n;
wire   [0:0] start_for_zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_dout;
wire    start_for_zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_empty_n;
wire   [0:0] start_for_conv_2d_cl_array_array_ap_fixed_4u_config5_U0_din;
wire    start_for_conv_2d_cl_array_array_ap_fixed_4u_config5_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_array_array_ap_fixed_4u_config5_U0_dout;
wire    start_for_conv_2d_cl_array_array_ap_fixed_4u_config5_U0_empty_n;
wire   [0:0] start_for_relu_array_array_ap_fixed_4u_relu_config6_U0_din;
wire    start_for_relu_array_array_ap_fixed_4u_relu_config6_U0_full_n;
wire   [0:0] start_for_relu_array_array_ap_fixed_4u_relu_config6_U0_dout;
wire    start_for_relu_array_array_ap_fixed_4u_relu_config6_U0_empty_n;
wire   [0:0] start_for_pooling2d_cl_array_array_ap_fixed_4u_config7_U0_din;
wire    start_for_pooling2d_cl_array_array_ap_fixed_4u_config7_U0_full_n;
wire   [0:0] start_for_pooling2d_cl_array_array_ap_fixed_4u_config7_U0_dout;
wire    start_for_pooling2d_cl_array_array_ap_fixed_4u_config7_U0_empty_n;
wire   [0:0] start_for_zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_din;
wire    start_for_zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_full_n;
wire   [0:0] start_for_zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_dout;
wire    start_for_zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_empty_n;
wire   [0:0] start_for_conv_2d_cl_array_array_ap_fixed_4u_config8_U0_din;
wire    start_for_conv_2d_cl_array_array_ap_fixed_4u_config8_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_array_array_ap_fixed_4u_config8_U0_dout;
wire    start_for_conv_2d_cl_array_array_ap_fixed_4u_config8_U0_empty_n;
wire   [0:0] start_for_relu_array_array_ap_fixed_4u_relu_config9_U0_din;
wire    start_for_relu_array_array_ap_fixed_4u_relu_config9_U0_full_n;
wire   [0:0] start_for_relu_array_array_ap_fixed_4u_relu_config9_U0_dout;
wire    start_for_relu_array_array_ap_fixed_4u_relu_config9_U0_empty_n;
wire   [0:0] start_for_pooling2d_cl_array_array_ap_fixed_4u_config10_U0_din;
wire    start_for_pooling2d_cl_array_array_ap_fixed_4u_config10_U0_full_n;
wire   [0:0] start_for_pooling2d_cl_array_array_ap_fixed_4u_config10_U0_dout;
wire    start_for_pooling2d_cl_array_array_ap_fixed_4u_config10_U0_empty_n;
wire   [0:0] start_for_zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_din;
wire    start_for_zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_full_n;
wire   [0:0] start_for_zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_dout;
wire    start_for_zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_empty_n;
wire   [0:0] start_for_conv_2d_cl_array_array_ap_fixed_4u_config11_U0_din;
wire    start_for_conv_2d_cl_array_array_ap_fixed_4u_config11_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_array_array_ap_fixed_4u_config11_U0_dout;
wire    start_for_conv_2d_cl_array_array_ap_fixed_4u_config11_U0_empty_n;
wire   [0:0] start_for_relu_array_array_ap_fixed_4u_relu_config12_U0_din;
wire    start_for_relu_array_array_ap_fixed_4u_relu_config12_U0_full_n;
wire   [0:0] start_for_relu_array_array_ap_fixed_4u_relu_config12_U0_dout;
wire    start_for_relu_array_array_ap_fixed_4u_relu_config12_U0_empty_n;
wire   [0:0] start_for_resize_nearest_array_ap_fixed_4u_config13_U0_din;
wire    start_for_resize_nearest_array_ap_fixed_4u_config13_U0_full_n;
wire   [0:0] start_for_resize_nearest_array_ap_fixed_4u_config13_U0_dout;
wire    start_for_resize_nearest_array_ap_fixed_4u_config13_U0_empty_n;
wire   [0:0] start_for_zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_din;
wire    start_for_zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_full_n;
wire   [0:0] start_for_zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_dout;
wire    start_for_zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_empty_n;
wire   [0:0] start_for_conv_2d_cl_array_array_ap_fixed_4u_config14_U0_din;
wire    start_for_conv_2d_cl_array_array_ap_fixed_4u_config14_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_array_array_ap_fixed_4u_config14_U0_dout;
wire    start_for_conv_2d_cl_array_array_ap_fixed_4u_config14_U0_empty_n;
wire   [0:0] start_for_relu_array_array_ap_fixed_4u_relu_config15_U0_din;
wire    start_for_relu_array_array_ap_fixed_4u_relu_config15_U0_full_n;
wire   [0:0] start_for_relu_array_array_ap_fixed_4u_relu_config15_U0_dout;
wire    start_for_relu_array_array_ap_fixed_4u_relu_config15_U0_empty_n;
wire   [0:0] start_for_resize_nearest_array_ap_fixed_4u_config16_U0_din;
wire    start_for_resize_nearest_array_ap_fixed_4u_config16_U0_full_n;
wire   [0:0] start_for_resize_nearest_array_ap_fixed_4u_config16_U0_dout;
wire    start_for_resize_nearest_array_ap_fixed_4u_config16_U0_empty_n;
wire   [0:0] start_for_zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_din;
wire    start_for_zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_full_n;
wire   [0:0] start_for_zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_dout;
wire    start_for_zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_empty_n;
wire   [0:0] start_for_conv_2d_cl_array_array_ap_fixed_8u_config17_U0_din;
wire    start_for_conv_2d_cl_array_array_ap_fixed_8u_config17_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_array_array_ap_fixed_8u_config17_U0_dout;
wire    start_for_conv_2d_cl_array_array_ap_fixed_8u_config17_U0_empty_n;
wire   [0:0] start_for_relu_array_array_ap_fixed_8u_relu_config18_U0_din;
wire    start_for_relu_array_array_ap_fixed_8u_relu_config18_U0_full_n;
wire   [0:0] start_for_relu_array_array_ap_fixed_8u_relu_config18_U0_dout;
wire    start_for_relu_array_array_ap_fixed_8u_relu_config18_U0_empty_n;
wire   [0:0] start_for_resize_nearest_array_ap_fixed_8u_config19_U0_din;
wire    start_for_resize_nearest_array_ap_fixed_8u_config19_U0_full_n;
wire   [0:0] start_for_resize_nearest_array_ap_fixed_8u_config19_U0_dout;
wire    start_for_resize_nearest_array_ap_fixed_8u_config19_U0_empty_n;
wire   [0:0] start_for_zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_din;
wire    start_for_zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_full_n;
wire   [0:0] start_for_zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_dout;
wire    start_for_zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_empty_n;
wire   [0:0] start_for_conv_2d_cl_array_array_ap_fixed_1u_config20_U0_din;
wire    start_for_conv_2d_cl_array_array_ap_fixed_1u_config20_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_array_array_ap_fixed_1u_config20_U0_dout;
wire    start_for_conv_2d_cl_array_array_ap_fixed_1u_config20_U0_empty_n;
wire   [0:0] start_for_relu_array_array_ap_fixed_1u_relu_config21_U0_din;
wire    start_for_relu_array_array_ap_fixed_1u_relu_config21_U0_full_n;
wire   [0:0] start_for_relu_array_array_ap_fixed_1u_relu_config21_U0_dout;
wire    start_for_relu_array_array_ap_fixed_1u_relu_config21_U0_empty_n;
wire    relu_array_array_ap_fixed_1u_relu_config21_U0_start_full_n;
wire    relu_array_array_ap_fixed_1u_relu_config21_U0_start_write;

zeropad2d_cl_array_array_ap_fixed_1u_config22_s zeropad2d_cl_array_array_ap_fixed_1u_config22_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(zeropad2d_cl_array_array_ap_fixed_1u_config22_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_array_array_ap_fixed_8u_config2_U0_full_n),
    .ap_done(zeropad2d_cl_array_array_ap_fixed_1u_config22_U0_ap_done),
    .ap_continue(zeropad2d_cl_array_array_ap_fixed_1u_config22_U0_ap_continue),
    .ap_idle(zeropad2d_cl_array_array_ap_fixed_1u_config22_U0_ap_idle),
    .ap_ready(zeropad2d_cl_array_array_ap_fixed_1u_config22_U0_ap_ready),
    .start_out(zeropad2d_cl_array_array_ap_fixed_1u_config22_U0_start_out),
    .start_write(zeropad2d_cl_array_array_ap_fixed_1u_config22_U0_start_write),
    .data_V_data_V_dout(conv2d_147_input_V_data_V_dout),
    .data_V_data_V_empty_n(conv2d_147_input_V_data_V_empty_n),
    .data_V_data_V_read(zeropad2d_cl_array_array_ap_fixed_1u_config22_U0_data_V_data_V_read),
    .res_V_data_V_din(zeropad2d_cl_array_array_ap_fixed_1u_config22_U0_res_V_data_V_din),
    .res_V_data_V_full_n(layer22_out_V_data_0_V_full_n),
    .res_V_data_V_write(zeropad2d_cl_array_array_ap_fixed_1u_config22_U0_res_V_data_V_write)
);

conv_2d_cl_array_array_ap_fixed_8u_config2_s conv_2d_cl_array_array_ap_fixed_8u_config2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(conv_2d_cl_array_array_ap_fixed_8u_config2_U0_ap_start),
    .start_full_n(start_for_relu_array_array_ap_fixed_8u_relu_config3_U0_full_n),
    .ap_done(conv_2d_cl_array_array_ap_fixed_8u_config2_U0_ap_done),
    .ap_continue(conv_2d_cl_array_array_ap_fixed_8u_config2_U0_ap_continue),
    .ap_idle(conv_2d_cl_array_array_ap_fixed_8u_config2_U0_ap_idle),
    .ap_ready(conv_2d_cl_array_array_ap_fixed_8u_config2_U0_ap_ready),
    .start_out(conv_2d_cl_array_array_ap_fixed_8u_config2_U0_start_out),
    .start_write(conv_2d_cl_array_array_ap_fixed_8u_config2_U0_start_write),
    .data_V_data_V_dout(layer22_out_V_data_0_V_dout),
    .data_V_data_V_empty_n(layer22_out_V_data_0_V_empty_n),
    .data_V_data_V_read(conv_2d_cl_array_array_ap_fixed_8u_config2_U0_data_V_data_V_read),
    .res_V_data_0_V_din(conv_2d_cl_array_array_ap_fixed_8u_config2_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer2_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(conv_2d_cl_array_array_ap_fixed_8u_config2_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(conv_2d_cl_array_array_ap_fixed_8u_config2_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer2_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(conv_2d_cl_array_array_ap_fixed_8u_config2_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(conv_2d_cl_array_array_ap_fixed_8u_config2_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer2_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(conv_2d_cl_array_array_ap_fixed_8u_config2_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(conv_2d_cl_array_array_ap_fixed_8u_config2_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer2_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(conv_2d_cl_array_array_ap_fixed_8u_config2_U0_res_V_data_3_V_write),
    .res_V_data_4_V_din(conv_2d_cl_array_array_ap_fixed_8u_config2_U0_res_V_data_4_V_din),
    .res_V_data_4_V_full_n(layer2_out_V_data_4_V_full_n),
    .res_V_data_4_V_write(conv_2d_cl_array_array_ap_fixed_8u_config2_U0_res_V_data_4_V_write),
    .res_V_data_5_V_din(conv_2d_cl_array_array_ap_fixed_8u_config2_U0_res_V_data_5_V_din),
    .res_V_data_5_V_full_n(layer2_out_V_data_5_V_full_n),
    .res_V_data_5_V_write(conv_2d_cl_array_array_ap_fixed_8u_config2_U0_res_V_data_5_V_write),
    .res_V_data_6_V_din(conv_2d_cl_array_array_ap_fixed_8u_config2_U0_res_V_data_6_V_din),
    .res_V_data_6_V_full_n(layer2_out_V_data_6_V_full_n),
    .res_V_data_6_V_write(conv_2d_cl_array_array_ap_fixed_8u_config2_U0_res_V_data_6_V_write),
    .res_V_data_7_V_din(conv_2d_cl_array_array_ap_fixed_8u_config2_U0_res_V_data_7_V_din),
    .res_V_data_7_V_full_n(layer2_out_V_data_7_V_full_n),
    .res_V_data_7_V_write(conv_2d_cl_array_array_ap_fixed_8u_config2_U0_res_V_data_7_V_write)
);

relu_array_array_ap_fixed_8u_relu_config3_s relu_array_array_ap_fixed_8u_relu_config3_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(relu_array_array_ap_fixed_8u_relu_config3_U0_ap_start),
    .start_full_n(start_for_pooling2d_cl_array_array_ap_fixed_8u_config4_U0_full_n),
    .ap_done(relu_array_array_ap_fixed_8u_relu_config3_U0_ap_done),
    .ap_continue(relu_array_array_ap_fixed_8u_relu_config3_U0_ap_continue),
    .ap_idle(relu_array_array_ap_fixed_8u_relu_config3_U0_ap_idle),
    .ap_ready(relu_array_array_ap_fixed_8u_relu_config3_U0_ap_ready),
    .start_out(relu_array_array_ap_fixed_8u_relu_config3_U0_start_out),
    .start_write(relu_array_array_ap_fixed_8u_relu_config3_U0_start_write),
    .data_V_data_0_V_dout(layer2_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer2_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(relu_array_array_ap_fixed_8u_relu_config3_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer2_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer2_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(relu_array_array_ap_fixed_8u_relu_config3_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer2_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer2_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(relu_array_array_ap_fixed_8u_relu_config3_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer2_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer2_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(relu_array_array_ap_fixed_8u_relu_config3_U0_data_V_data_3_V_read),
    .data_V_data_4_V_dout(layer2_out_V_data_4_V_dout),
    .data_V_data_4_V_empty_n(layer2_out_V_data_4_V_empty_n),
    .data_V_data_4_V_read(relu_array_array_ap_fixed_8u_relu_config3_U0_data_V_data_4_V_read),
    .data_V_data_5_V_dout(layer2_out_V_data_5_V_dout),
    .data_V_data_5_V_empty_n(layer2_out_V_data_5_V_empty_n),
    .data_V_data_5_V_read(relu_array_array_ap_fixed_8u_relu_config3_U0_data_V_data_5_V_read),
    .data_V_data_6_V_dout(layer2_out_V_data_6_V_dout),
    .data_V_data_6_V_empty_n(layer2_out_V_data_6_V_empty_n),
    .data_V_data_6_V_read(relu_array_array_ap_fixed_8u_relu_config3_U0_data_V_data_6_V_read),
    .data_V_data_7_V_dout(layer2_out_V_data_7_V_dout),
    .data_V_data_7_V_empty_n(layer2_out_V_data_7_V_empty_n),
    .data_V_data_7_V_read(relu_array_array_ap_fixed_8u_relu_config3_U0_data_V_data_7_V_read),
    .res_V_data_0_V_din(relu_array_array_ap_fixed_8u_relu_config3_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer3_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(relu_array_array_ap_fixed_8u_relu_config3_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(relu_array_array_ap_fixed_8u_relu_config3_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer3_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(relu_array_array_ap_fixed_8u_relu_config3_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(relu_array_array_ap_fixed_8u_relu_config3_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer3_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(relu_array_array_ap_fixed_8u_relu_config3_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(relu_array_array_ap_fixed_8u_relu_config3_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer3_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(relu_array_array_ap_fixed_8u_relu_config3_U0_res_V_data_3_V_write),
    .res_V_data_4_V_din(relu_array_array_ap_fixed_8u_relu_config3_U0_res_V_data_4_V_din),
    .res_V_data_4_V_full_n(layer3_out_V_data_4_V_full_n),
    .res_V_data_4_V_write(relu_array_array_ap_fixed_8u_relu_config3_U0_res_V_data_4_V_write),
    .res_V_data_5_V_din(relu_array_array_ap_fixed_8u_relu_config3_U0_res_V_data_5_V_din),
    .res_V_data_5_V_full_n(layer3_out_V_data_5_V_full_n),
    .res_V_data_5_V_write(relu_array_array_ap_fixed_8u_relu_config3_U0_res_V_data_5_V_write),
    .res_V_data_6_V_din(relu_array_array_ap_fixed_8u_relu_config3_U0_res_V_data_6_V_din),
    .res_V_data_6_V_full_n(layer3_out_V_data_6_V_full_n),
    .res_V_data_6_V_write(relu_array_array_ap_fixed_8u_relu_config3_U0_res_V_data_6_V_write),
    .res_V_data_7_V_din(relu_array_array_ap_fixed_8u_relu_config3_U0_res_V_data_7_V_din),
    .res_V_data_7_V_full_n(layer3_out_V_data_7_V_full_n),
    .res_V_data_7_V_write(relu_array_array_ap_fixed_8u_relu_config3_U0_res_V_data_7_V_write)
);

pooling2d_cl_array_array_ap_fixed_8u_config4_s pooling2d_cl_array_array_ap_fixed_8u_config4_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_ap_start),
    .start_full_n(start_for_zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_full_n),
    .ap_done(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_ap_done),
    .ap_continue(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_ap_continue),
    .ap_idle(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_ap_idle),
    .ap_ready(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_ap_ready),
    .start_out(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_start_out),
    .start_write(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_start_write),
    .data_V_data_0_V_dout(layer3_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer3_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer3_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer3_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer3_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer3_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer3_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer3_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_data_V_data_3_V_read),
    .data_V_data_4_V_dout(layer3_out_V_data_4_V_dout),
    .data_V_data_4_V_empty_n(layer3_out_V_data_4_V_empty_n),
    .data_V_data_4_V_read(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_data_V_data_4_V_read),
    .data_V_data_5_V_dout(layer3_out_V_data_5_V_dout),
    .data_V_data_5_V_empty_n(layer3_out_V_data_5_V_empty_n),
    .data_V_data_5_V_read(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_data_V_data_5_V_read),
    .data_V_data_6_V_dout(layer3_out_V_data_6_V_dout),
    .data_V_data_6_V_empty_n(layer3_out_V_data_6_V_empty_n),
    .data_V_data_6_V_read(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_data_V_data_6_V_read),
    .data_V_data_7_V_dout(layer3_out_V_data_7_V_dout),
    .data_V_data_7_V_empty_n(layer3_out_V_data_7_V_empty_n),
    .data_V_data_7_V_read(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_data_V_data_7_V_read),
    .res_V_data_0_V_din(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer4_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer4_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer4_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer4_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_res_V_data_3_V_write),
    .res_V_data_4_V_din(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_res_V_data_4_V_din),
    .res_V_data_4_V_full_n(layer4_out_V_data_4_V_full_n),
    .res_V_data_4_V_write(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_res_V_data_4_V_write),
    .res_V_data_5_V_din(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_res_V_data_5_V_din),
    .res_V_data_5_V_full_n(layer4_out_V_data_5_V_full_n),
    .res_V_data_5_V_write(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_res_V_data_5_V_write),
    .res_V_data_6_V_din(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_res_V_data_6_V_din),
    .res_V_data_6_V_full_n(layer4_out_V_data_6_V_full_n),
    .res_V_data_6_V_write(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_res_V_data_6_V_write),
    .res_V_data_7_V_din(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_res_V_data_7_V_din),
    .res_V_data_7_V_full_n(layer4_out_V_data_7_V_full_n),
    .res_V_data_7_V_write(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_res_V_data_7_V_write)
);

zeropad2d_cl_array_array_ap_fixed_8u_config23_s zeropad2d_cl_array_array_ap_fixed_8u_config23_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_array_array_ap_fixed_4u_config5_U0_full_n),
    .ap_done(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_ap_done),
    .ap_continue(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_ap_continue),
    .ap_idle(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_ap_idle),
    .ap_ready(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_ap_ready),
    .start_out(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_start_out),
    .start_write(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_start_write),
    .data_V_data_0_V_dout(layer4_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer4_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer4_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer4_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer4_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer4_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer4_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer4_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_data_V_data_3_V_read),
    .data_V_data_4_V_dout(layer4_out_V_data_4_V_dout),
    .data_V_data_4_V_empty_n(layer4_out_V_data_4_V_empty_n),
    .data_V_data_4_V_read(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_data_V_data_4_V_read),
    .data_V_data_5_V_dout(layer4_out_V_data_5_V_dout),
    .data_V_data_5_V_empty_n(layer4_out_V_data_5_V_empty_n),
    .data_V_data_5_V_read(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_data_V_data_5_V_read),
    .data_V_data_6_V_dout(layer4_out_V_data_6_V_dout),
    .data_V_data_6_V_empty_n(layer4_out_V_data_6_V_empty_n),
    .data_V_data_6_V_read(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_data_V_data_6_V_read),
    .data_V_data_7_V_dout(layer4_out_V_data_7_V_dout),
    .data_V_data_7_V_empty_n(layer4_out_V_data_7_V_empty_n),
    .data_V_data_7_V_read(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_data_V_data_7_V_read),
    .res_V_data_0_V_din(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer23_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer23_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer23_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer23_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_res_V_data_3_V_write),
    .res_V_data_4_V_din(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_res_V_data_4_V_din),
    .res_V_data_4_V_full_n(layer23_out_V_data_4_V_full_n),
    .res_V_data_4_V_write(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_res_V_data_4_V_write),
    .res_V_data_5_V_din(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_res_V_data_5_V_din),
    .res_V_data_5_V_full_n(layer23_out_V_data_5_V_full_n),
    .res_V_data_5_V_write(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_res_V_data_5_V_write),
    .res_V_data_6_V_din(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_res_V_data_6_V_din),
    .res_V_data_6_V_full_n(layer23_out_V_data_6_V_full_n),
    .res_V_data_6_V_write(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_res_V_data_6_V_write),
    .res_V_data_7_V_din(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_res_V_data_7_V_din),
    .res_V_data_7_V_full_n(layer23_out_V_data_7_V_full_n),
    .res_V_data_7_V_write(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_res_V_data_7_V_write)
);

conv_2d_cl_array_array_ap_fixed_4u_config5_s conv_2d_cl_array_array_ap_fixed_4u_config5_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(conv_2d_cl_array_array_ap_fixed_4u_config5_U0_ap_start),
    .start_full_n(start_for_relu_array_array_ap_fixed_4u_relu_config6_U0_full_n),
    .ap_done(conv_2d_cl_array_array_ap_fixed_4u_config5_U0_ap_done),
    .ap_continue(conv_2d_cl_array_array_ap_fixed_4u_config5_U0_ap_continue),
    .ap_idle(conv_2d_cl_array_array_ap_fixed_4u_config5_U0_ap_idle),
    .ap_ready(conv_2d_cl_array_array_ap_fixed_4u_config5_U0_ap_ready),
    .start_out(conv_2d_cl_array_array_ap_fixed_4u_config5_U0_start_out),
    .start_write(conv_2d_cl_array_array_ap_fixed_4u_config5_U0_start_write),
    .data_V_data_0_V_dout(layer23_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer23_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(conv_2d_cl_array_array_ap_fixed_4u_config5_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer23_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer23_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(conv_2d_cl_array_array_ap_fixed_4u_config5_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer23_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer23_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(conv_2d_cl_array_array_ap_fixed_4u_config5_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer23_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer23_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(conv_2d_cl_array_array_ap_fixed_4u_config5_U0_data_V_data_3_V_read),
    .data_V_data_4_V_dout(layer23_out_V_data_4_V_dout),
    .data_V_data_4_V_empty_n(layer23_out_V_data_4_V_empty_n),
    .data_V_data_4_V_read(conv_2d_cl_array_array_ap_fixed_4u_config5_U0_data_V_data_4_V_read),
    .data_V_data_5_V_dout(layer23_out_V_data_5_V_dout),
    .data_V_data_5_V_empty_n(layer23_out_V_data_5_V_empty_n),
    .data_V_data_5_V_read(conv_2d_cl_array_array_ap_fixed_4u_config5_U0_data_V_data_5_V_read),
    .data_V_data_6_V_dout(layer23_out_V_data_6_V_dout),
    .data_V_data_6_V_empty_n(layer23_out_V_data_6_V_empty_n),
    .data_V_data_6_V_read(conv_2d_cl_array_array_ap_fixed_4u_config5_U0_data_V_data_6_V_read),
    .data_V_data_7_V_dout(layer23_out_V_data_7_V_dout),
    .data_V_data_7_V_empty_n(layer23_out_V_data_7_V_empty_n),
    .data_V_data_7_V_read(conv_2d_cl_array_array_ap_fixed_4u_config5_U0_data_V_data_7_V_read),
    .res_V_data_0_V_din(conv_2d_cl_array_array_ap_fixed_4u_config5_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer5_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(conv_2d_cl_array_array_ap_fixed_4u_config5_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(conv_2d_cl_array_array_ap_fixed_4u_config5_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer5_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(conv_2d_cl_array_array_ap_fixed_4u_config5_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(conv_2d_cl_array_array_ap_fixed_4u_config5_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer5_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(conv_2d_cl_array_array_ap_fixed_4u_config5_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(conv_2d_cl_array_array_ap_fixed_4u_config5_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer5_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(conv_2d_cl_array_array_ap_fixed_4u_config5_U0_res_V_data_3_V_write)
);

relu_array_array_ap_fixed_4u_relu_config6_s relu_array_array_ap_fixed_4u_relu_config6_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(relu_array_array_ap_fixed_4u_relu_config6_U0_ap_start),
    .start_full_n(start_for_pooling2d_cl_array_array_ap_fixed_4u_config7_U0_full_n),
    .ap_done(relu_array_array_ap_fixed_4u_relu_config6_U0_ap_done),
    .ap_continue(relu_array_array_ap_fixed_4u_relu_config6_U0_ap_continue),
    .ap_idle(relu_array_array_ap_fixed_4u_relu_config6_U0_ap_idle),
    .ap_ready(relu_array_array_ap_fixed_4u_relu_config6_U0_ap_ready),
    .start_out(relu_array_array_ap_fixed_4u_relu_config6_U0_start_out),
    .start_write(relu_array_array_ap_fixed_4u_relu_config6_U0_start_write),
    .data_V_data_0_V_dout(layer5_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer5_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(relu_array_array_ap_fixed_4u_relu_config6_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer5_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer5_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(relu_array_array_ap_fixed_4u_relu_config6_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer5_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer5_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(relu_array_array_ap_fixed_4u_relu_config6_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer5_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer5_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(relu_array_array_ap_fixed_4u_relu_config6_U0_data_V_data_3_V_read),
    .res_V_data_0_V_din(relu_array_array_ap_fixed_4u_relu_config6_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer6_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(relu_array_array_ap_fixed_4u_relu_config6_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(relu_array_array_ap_fixed_4u_relu_config6_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer6_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(relu_array_array_ap_fixed_4u_relu_config6_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(relu_array_array_ap_fixed_4u_relu_config6_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer6_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(relu_array_array_ap_fixed_4u_relu_config6_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(relu_array_array_ap_fixed_4u_relu_config6_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer6_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(relu_array_array_ap_fixed_4u_relu_config6_U0_res_V_data_3_V_write)
);

pooling2d_cl_array_array_ap_fixed_4u_config7_s pooling2d_cl_array_array_ap_fixed_4u_config7_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(pooling2d_cl_array_array_ap_fixed_4u_config7_U0_ap_start),
    .start_full_n(start_for_zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_full_n),
    .ap_done(pooling2d_cl_array_array_ap_fixed_4u_config7_U0_ap_done),
    .ap_continue(pooling2d_cl_array_array_ap_fixed_4u_config7_U0_ap_continue),
    .ap_idle(pooling2d_cl_array_array_ap_fixed_4u_config7_U0_ap_idle),
    .ap_ready(pooling2d_cl_array_array_ap_fixed_4u_config7_U0_ap_ready),
    .start_out(pooling2d_cl_array_array_ap_fixed_4u_config7_U0_start_out),
    .start_write(pooling2d_cl_array_array_ap_fixed_4u_config7_U0_start_write),
    .data_V_data_0_V_dout(layer6_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer6_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(pooling2d_cl_array_array_ap_fixed_4u_config7_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer6_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer6_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(pooling2d_cl_array_array_ap_fixed_4u_config7_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer6_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer6_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(pooling2d_cl_array_array_ap_fixed_4u_config7_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer6_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer6_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(pooling2d_cl_array_array_ap_fixed_4u_config7_U0_data_V_data_3_V_read),
    .res_V_data_0_V_din(pooling2d_cl_array_array_ap_fixed_4u_config7_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer7_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(pooling2d_cl_array_array_ap_fixed_4u_config7_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(pooling2d_cl_array_array_ap_fixed_4u_config7_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer7_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(pooling2d_cl_array_array_ap_fixed_4u_config7_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(pooling2d_cl_array_array_ap_fixed_4u_config7_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer7_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(pooling2d_cl_array_array_ap_fixed_4u_config7_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(pooling2d_cl_array_array_ap_fixed_4u_config7_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer7_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(pooling2d_cl_array_array_ap_fixed_4u_config7_U0_res_V_data_3_V_write)
);

zeropad2d_cl_array_array_ap_fixed_4u_config24_s zeropad2d_cl_array_array_ap_fixed_4u_config24_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_array_array_ap_fixed_4u_config8_U0_full_n),
    .ap_done(zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_ap_done),
    .ap_continue(zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_ap_continue),
    .ap_idle(zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_ap_idle),
    .ap_ready(zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_ap_ready),
    .start_out(zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_start_out),
    .start_write(zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_start_write),
    .data_V_data_0_V_dout(layer7_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer7_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer7_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer7_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer7_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer7_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer7_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer7_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_data_V_data_3_V_read),
    .res_V_data_0_V_din(zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer24_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer24_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer24_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer24_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_res_V_data_3_V_write)
);

conv_2d_cl_array_array_ap_fixed_4u_config8_s conv_2d_cl_array_array_ap_fixed_4u_config8_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(conv_2d_cl_array_array_ap_fixed_4u_config8_U0_ap_start),
    .start_full_n(start_for_relu_array_array_ap_fixed_4u_relu_config9_U0_full_n),
    .ap_done(conv_2d_cl_array_array_ap_fixed_4u_config8_U0_ap_done),
    .ap_continue(conv_2d_cl_array_array_ap_fixed_4u_config8_U0_ap_continue),
    .ap_idle(conv_2d_cl_array_array_ap_fixed_4u_config8_U0_ap_idle),
    .ap_ready(conv_2d_cl_array_array_ap_fixed_4u_config8_U0_ap_ready),
    .start_out(conv_2d_cl_array_array_ap_fixed_4u_config8_U0_start_out),
    .start_write(conv_2d_cl_array_array_ap_fixed_4u_config8_U0_start_write),
    .data_V_data_0_V_dout(layer24_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer24_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(conv_2d_cl_array_array_ap_fixed_4u_config8_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer24_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer24_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(conv_2d_cl_array_array_ap_fixed_4u_config8_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer24_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer24_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(conv_2d_cl_array_array_ap_fixed_4u_config8_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer24_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer24_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(conv_2d_cl_array_array_ap_fixed_4u_config8_U0_data_V_data_3_V_read),
    .res_V_data_0_V_din(conv_2d_cl_array_array_ap_fixed_4u_config8_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer8_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(conv_2d_cl_array_array_ap_fixed_4u_config8_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(conv_2d_cl_array_array_ap_fixed_4u_config8_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer8_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(conv_2d_cl_array_array_ap_fixed_4u_config8_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(conv_2d_cl_array_array_ap_fixed_4u_config8_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer8_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(conv_2d_cl_array_array_ap_fixed_4u_config8_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(conv_2d_cl_array_array_ap_fixed_4u_config8_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer8_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(conv_2d_cl_array_array_ap_fixed_4u_config8_U0_res_V_data_3_V_write)
);

relu_array_array_ap_fixed_4u_relu_config9_s relu_array_array_ap_fixed_4u_relu_config9_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(relu_array_array_ap_fixed_4u_relu_config9_U0_ap_start),
    .start_full_n(start_for_pooling2d_cl_array_array_ap_fixed_4u_config10_U0_full_n),
    .ap_done(relu_array_array_ap_fixed_4u_relu_config9_U0_ap_done),
    .ap_continue(relu_array_array_ap_fixed_4u_relu_config9_U0_ap_continue),
    .ap_idle(relu_array_array_ap_fixed_4u_relu_config9_U0_ap_idle),
    .ap_ready(relu_array_array_ap_fixed_4u_relu_config9_U0_ap_ready),
    .start_out(relu_array_array_ap_fixed_4u_relu_config9_U0_start_out),
    .start_write(relu_array_array_ap_fixed_4u_relu_config9_U0_start_write),
    .data_V_data_0_V_dout(layer8_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer8_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(relu_array_array_ap_fixed_4u_relu_config9_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer8_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer8_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(relu_array_array_ap_fixed_4u_relu_config9_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer8_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer8_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(relu_array_array_ap_fixed_4u_relu_config9_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer8_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer8_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(relu_array_array_ap_fixed_4u_relu_config9_U0_data_V_data_3_V_read),
    .res_V_data_0_V_din(relu_array_array_ap_fixed_4u_relu_config9_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer9_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(relu_array_array_ap_fixed_4u_relu_config9_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(relu_array_array_ap_fixed_4u_relu_config9_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer9_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(relu_array_array_ap_fixed_4u_relu_config9_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(relu_array_array_ap_fixed_4u_relu_config9_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer9_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(relu_array_array_ap_fixed_4u_relu_config9_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(relu_array_array_ap_fixed_4u_relu_config9_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer9_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(relu_array_array_ap_fixed_4u_relu_config9_U0_res_V_data_3_V_write)
);

pooling2d_cl_array_array_ap_fixed_4u_config10_s pooling2d_cl_array_array_ap_fixed_4u_config10_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(pooling2d_cl_array_array_ap_fixed_4u_config10_U0_ap_start),
    .start_full_n(start_for_zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_full_n),
    .ap_done(pooling2d_cl_array_array_ap_fixed_4u_config10_U0_ap_done),
    .ap_continue(pooling2d_cl_array_array_ap_fixed_4u_config10_U0_ap_continue),
    .ap_idle(pooling2d_cl_array_array_ap_fixed_4u_config10_U0_ap_idle),
    .ap_ready(pooling2d_cl_array_array_ap_fixed_4u_config10_U0_ap_ready),
    .start_out(pooling2d_cl_array_array_ap_fixed_4u_config10_U0_start_out),
    .start_write(pooling2d_cl_array_array_ap_fixed_4u_config10_U0_start_write),
    .data_V_data_0_V_dout(layer9_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer9_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(pooling2d_cl_array_array_ap_fixed_4u_config10_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer9_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer9_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(pooling2d_cl_array_array_ap_fixed_4u_config10_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer9_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer9_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(pooling2d_cl_array_array_ap_fixed_4u_config10_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer9_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer9_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(pooling2d_cl_array_array_ap_fixed_4u_config10_U0_data_V_data_3_V_read),
    .res_V_data_0_V_din(pooling2d_cl_array_array_ap_fixed_4u_config10_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer10_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(pooling2d_cl_array_array_ap_fixed_4u_config10_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(pooling2d_cl_array_array_ap_fixed_4u_config10_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer10_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(pooling2d_cl_array_array_ap_fixed_4u_config10_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(pooling2d_cl_array_array_ap_fixed_4u_config10_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer10_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(pooling2d_cl_array_array_ap_fixed_4u_config10_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(pooling2d_cl_array_array_ap_fixed_4u_config10_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer10_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(pooling2d_cl_array_array_ap_fixed_4u_config10_U0_res_V_data_3_V_write)
);

zeropad2d_cl_array_array_ap_fixed_4u_config25_s zeropad2d_cl_array_array_ap_fixed_4u_config25_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_array_array_ap_fixed_4u_config11_U0_full_n),
    .ap_done(zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_ap_done),
    .ap_continue(zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_ap_continue),
    .ap_idle(zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_ap_idle),
    .ap_ready(zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_ap_ready),
    .start_out(zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_start_out),
    .start_write(zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_start_write),
    .data_V_data_0_V_dout(layer10_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer10_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer10_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer10_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer10_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer10_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer10_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer10_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_data_V_data_3_V_read),
    .res_V_data_0_V_din(zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer25_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer25_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer25_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer25_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_res_V_data_3_V_write)
);

conv_2d_cl_array_array_ap_fixed_4u_config11_s conv_2d_cl_array_array_ap_fixed_4u_config11_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(conv_2d_cl_array_array_ap_fixed_4u_config11_U0_ap_start),
    .start_full_n(start_for_relu_array_array_ap_fixed_4u_relu_config12_U0_full_n),
    .ap_done(conv_2d_cl_array_array_ap_fixed_4u_config11_U0_ap_done),
    .ap_continue(conv_2d_cl_array_array_ap_fixed_4u_config11_U0_ap_continue),
    .ap_idle(conv_2d_cl_array_array_ap_fixed_4u_config11_U0_ap_idle),
    .ap_ready(conv_2d_cl_array_array_ap_fixed_4u_config11_U0_ap_ready),
    .start_out(conv_2d_cl_array_array_ap_fixed_4u_config11_U0_start_out),
    .start_write(conv_2d_cl_array_array_ap_fixed_4u_config11_U0_start_write),
    .data_V_data_0_V_dout(layer25_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer25_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(conv_2d_cl_array_array_ap_fixed_4u_config11_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer25_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer25_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(conv_2d_cl_array_array_ap_fixed_4u_config11_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer25_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer25_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(conv_2d_cl_array_array_ap_fixed_4u_config11_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer25_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer25_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(conv_2d_cl_array_array_ap_fixed_4u_config11_U0_data_V_data_3_V_read),
    .res_V_data_0_V_din(conv_2d_cl_array_array_ap_fixed_4u_config11_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer11_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(conv_2d_cl_array_array_ap_fixed_4u_config11_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(conv_2d_cl_array_array_ap_fixed_4u_config11_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer11_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(conv_2d_cl_array_array_ap_fixed_4u_config11_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(conv_2d_cl_array_array_ap_fixed_4u_config11_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer11_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(conv_2d_cl_array_array_ap_fixed_4u_config11_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(conv_2d_cl_array_array_ap_fixed_4u_config11_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer11_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(conv_2d_cl_array_array_ap_fixed_4u_config11_U0_res_V_data_3_V_write)
);

relu_array_array_ap_fixed_4u_relu_config12_s relu_array_array_ap_fixed_4u_relu_config12_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(relu_array_array_ap_fixed_4u_relu_config12_U0_ap_start),
    .start_full_n(start_for_resize_nearest_array_ap_fixed_4u_config13_U0_full_n),
    .ap_done(relu_array_array_ap_fixed_4u_relu_config12_U0_ap_done),
    .ap_continue(relu_array_array_ap_fixed_4u_relu_config12_U0_ap_continue),
    .ap_idle(relu_array_array_ap_fixed_4u_relu_config12_U0_ap_idle),
    .ap_ready(relu_array_array_ap_fixed_4u_relu_config12_U0_ap_ready),
    .start_out(relu_array_array_ap_fixed_4u_relu_config12_U0_start_out),
    .start_write(relu_array_array_ap_fixed_4u_relu_config12_U0_start_write),
    .data_V_data_0_V_dout(layer11_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer11_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(relu_array_array_ap_fixed_4u_relu_config12_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer11_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer11_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(relu_array_array_ap_fixed_4u_relu_config12_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer11_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer11_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(relu_array_array_ap_fixed_4u_relu_config12_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer11_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer11_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(relu_array_array_ap_fixed_4u_relu_config12_U0_data_V_data_3_V_read),
    .res_V_data_0_V_din(relu_array_array_ap_fixed_4u_relu_config12_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer12_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(relu_array_array_ap_fixed_4u_relu_config12_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(relu_array_array_ap_fixed_4u_relu_config12_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer12_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(relu_array_array_ap_fixed_4u_relu_config12_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(relu_array_array_ap_fixed_4u_relu_config12_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer12_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(relu_array_array_ap_fixed_4u_relu_config12_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(relu_array_array_ap_fixed_4u_relu_config12_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer12_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(relu_array_array_ap_fixed_4u_relu_config12_U0_res_V_data_3_V_write)
);

resize_nearest_array_ap_fixed_4u_config13_s resize_nearest_array_ap_fixed_4u_config13_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(resize_nearest_array_ap_fixed_4u_config13_U0_ap_start),
    .start_full_n(start_for_zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_full_n),
    .ap_done(resize_nearest_array_ap_fixed_4u_config13_U0_ap_done),
    .ap_continue(resize_nearest_array_ap_fixed_4u_config13_U0_ap_continue),
    .ap_idle(resize_nearest_array_ap_fixed_4u_config13_U0_ap_idle),
    .ap_ready(resize_nearest_array_ap_fixed_4u_config13_U0_ap_ready),
    .start_out(resize_nearest_array_ap_fixed_4u_config13_U0_start_out),
    .start_write(resize_nearest_array_ap_fixed_4u_config13_U0_start_write),
    .image_V_data_0_V_dout(layer12_out_V_data_0_V_dout),
    .image_V_data_0_V_empty_n(layer12_out_V_data_0_V_empty_n),
    .image_V_data_0_V_read(resize_nearest_array_ap_fixed_4u_config13_U0_image_V_data_0_V_read),
    .image_V_data_1_V_dout(layer12_out_V_data_1_V_dout),
    .image_V_data_1_V_empty_n(layer12_out_V_data_1_V_empty_n),
    .image_V_data_1_V_read(resize_nearest_array_ap_fixed_4u_config13_U0_image_V_data_1_V_read),
    .image_V_data_2_V_dout(layer12_out_V_data_2_V_dout),
    .image_V_data_2_V_empty_n(layer12_out_V_data_2_V_empty_n),
    .image_V_data_2_V_read(resize_nearest_array_ap_fixed_4u_config13_U0_image_V_data_2_V_read),
    .image_V_data_3_V_dout(layer12_out_V_data_3_V_dout),
    .image_V_data_3_V_empty_n(layer12_out_V_data_3_V_empty_n),
    .image_V_data_3_V_read(resize_nearest_array_ap_fixed_4u_config13_U0_image_V_data_3_V_read),
    .resized_V_data_0_V_din(resize_nearest_array_ap_fixed_4u_config13_U0_resized_V_data_0_V_din),
    .resized_V_data_0_V_full_n(layer13_out_V_data_0_V_full_n),
    .resized_V_data_0_V_write(resize_nearest_array_ap_fixed_4u_config13_U0_resized_V_data_0_V_write),
    .resized_V_data_1_V_din(resize_nearest_array_ap_fixed_4u_config13_U0_resized_V_data_1_V_din),
    .resized_V_data_1_V_full_n(layer13_out_V_data_1_V_full_n),
    .resized_V_data_1_V_write(resize_nearest_array_ap_fixed_4u_config13_U0_resized_V_data_1_V_write),
    .resized_V_data_2_V_din(resize_nearest_array_ap_fixed_4u_config13_U0_resized_V_data_2_V_din),
    .resized_V_data_2_V_full_n(layer13_out_V_data_2_V_full_n),
    .resized_V_data_2_V_write(resize_nearest_array_ap_fixed_4u_config13_U0_resized_V_data_2_V_write),
    .resized_V_data_3_V_din(resize_nearest_array_ap_fixed_4u_config13_U0_resized_V_data_3_V_din),
    .resized_V_data_3_V_full_n(layer13_out_V_data_3_V_full_n),
    .resized_V_data_3_V_write(resize_nearest_array_ap_fixed_4u_config13_U0_resized_V_data_3_V_write)
);

zeropad2d_cl_array_array_ap_fixed_4u_config26_s zeropad2d_cl_array_array_ap_fixed_4u_config26_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_array_array_ap_fixed_4u_config14_U0_full_n),
    .ap_done(zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_ap_done),
    .ap_continue(zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_ap_continue),
    .ap_idle(zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_ap_idle),
    .ap_ready(zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_ap_ready),
    .start_out(zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_start_out),
    .start_write(zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_start_write),
    .data_V_data_0_V_dout(layer13_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer13_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer13_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer13_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer13_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer13_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer13_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer13_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_data_V_data_3_V_read),
    .res_V_data_0_V_din(zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer26_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer26_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer26_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer26_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_res_V_data_3_V_write)
);

conv_2d_cl_array_array_ap_fixed_4u_config14_s conv_2d_cl_array_array_ap_fixed_4u_config14_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(conv_2d_cl_array_array_ap_fixed_4u_config14_U0_ap_start),
    .start_full_n(start_for_relu_array_array_ap_fixed_4u_relu_config15_U0_full_n),
    .ap_done(conv_2d_cl_array_array_ap_fixed_4u_config14_U0_ap_done),
    .ap_continue(conv_2d_cl_array_array_ap_fixed_4u_config14_U0_ap_continue),
    .ap_idle(conv_2d_cl_array_array_ap_fixed_4u_config14_U0_ap_idle),
    .ap_ready(conv_2d_cl_array_array_ap_fixed_4u_config14_U0_ap_ready),
    .start_out(conv_2d_cl_array_array_ap_fixed_4u_config14_U0_start_out),
    .start_write(conv_2d_cl_array_array_ap_fixed_4u_config14_U0_start_write),
    .data_V_data_0_V_dout(layer26_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer26_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(conv_2d_cl_array_array_ap_fixed_4u_config14_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer26_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer26_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(conv_2d_cl_array_array_ap_fixed_4u_config14_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer26_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer26_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(conv_2d_cl_array_array_ap_fixed_4u_config14_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer26_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer26_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(conv_2d_cl_array_array_ap_fixed_4u_config14_U0_data_V_data_3_V_read),
    .res_V_data_0_V_din(conv_2d_cl_array_array_ap_fixed_4u_config14_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer14_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(conv_2d_cl_array_array_ap_fixed_4u_config14_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(conv_2d_cl_array_array_ap_fixed_4u_config14_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer14_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(conv_2d_cl_array_array_ap_fixed_4u_config14_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(conv_2d_cl_array_array_ap_fixed_4u_config14_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer14_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(conv_2d_cl_array_array_ap_fixed_4u_config14_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(conv_2d_cl_array_array_ap_fixed_4u_config14_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer14_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(conv_2d_cl_array_array_ap_fixed_4u_config14_U0_res_V_data_3_V_write)
);

relu_array_array_ap_fixed_4u_relu_config15_s relu_array_array_ap_fixed_4u_relu_config15_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(relu_array_array_ap_fixed_4u_relu_config15_U0_ap_start),
    .start_full_n(start_for_resize_nearest_array_ap_fixed_4u_config16_U0_full_n),
    .ap_done(relu_array_array_ap_fixed_4u_relu_config15_U0_ap_done),
    .ap_continue(relu_array_array_ap_fixed_4u_relu_config15_U0_ap_continue),
    .ap_idle(relu_array_array_ap_fixed_4u_relu_config15_U0_ap_idle),
    .ap_ready(relu_array_array_ap_fixed_4u_relu_config15_U0_ap_ready),
    .start_out(relu_array_array_ap_fixed_4u_relu_config15_U0_start_out),
    .start_write(relu_array_array_ap_fixed_4u_relu_config15_U0_start_write),
    .data_V_data_0_V_dout(layer14_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer14_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(relu_array_array_ap_fixed_4u_relu_config15_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer14_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer14_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(relu_array_array_ap_fixed_4u_relu_config15_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer14_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer14_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(relu_array_array_ap_fixed_4u_relu_config15_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer14_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer14_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(relu_array_array_ap_fixed_4u_relu_config15_U0_data_V_data_3_V_read),
    .res_V_data_0_V_din(relu_array_array_ap_fixed_4u_relu_config15_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer15_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(relu_array_array_ap_fixed_4u_relu_config15_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(relu_array_array_ap_fixed_4u_relu_config15_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer15_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(relu_array_array_ap_fixed_4u_relu_config15_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(relu_array_array_ap_fixed_4u_relu_config15_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer15_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(relu_array_array_ap_fixed_4u_relu_config15_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(relu_array_array_ap_fixed_4u_relu_config15_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer15_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(relu_array_array_ap_fixed_4u_relu_config15_U0_res_V_data_3_V_write)
);

resize_nearest_array_ap_fixed_4u_config16_s resize_nearest_array_ap_fixed_4u_config16_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(resize_nearest_array_ap_fixed_4u_config16_U0_ap_start),
    .start_full_n(start_for_zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_full_n),
    .ap_done(resize_nearest_array_ap_fixed_4u_config16_U0_ap_done),
    .ap_continue(resize_nearest_array_ap_fixed_4u_config16_U0_ap_continue),
    .ap_idle(resize_nearest_array_ap_fixed_4u_config16_U0_ap_idle),
    .ap_ready(resize_nearest_array_ap_fixed_4u_config16_U0_ap_ready),
    .start_out(resize_nearest_array_ap_fixed_4u_config16_U0_start_out),
    .start_write(resize_nearest_array_ap_fixed_4u_config16_U0_start_write),
    .image_V_data_0_V_dout(layer15_out_V_data_0_V_dout),
    .image_V_data_0_V_empty_n(layer15_out_V_data_0_V_empty_n),
    .image_V_data_0_V_read(resize_nearest_array_ap_fixed_4u_config16_U0_image_V_data_0_V_read),
    .image_V_data_1_V_dout(layer15_out_V_data_1_V_dout),
    .image_V_data_1_V_empty_n(layer15_out_V_data_1_V_empty_n),
    .image_V_data_1_V_read(resize_nearest_array_ap_fixed_4u_config16_U0_image_V_data_1_V_read),
    .image_V_data_2_V_dout(layer15_out_V_data_2_V_dout),
    .image_V_data_2_V_empty_n(layer15_out_V_data_2_V_empty_n),
    .image_V_data_2_V_read(resize_nearest_array_ap_fixed_4u_config16_U0_image_V_data_2_V_read),
    .image_V_data_3_V_dout(layer15_out_V_data_3_V_dout),
    .image_V_data_3_V_empty_n(layer15_out_V_data_3_V_empty_n),
    .image_V_data_3_V_read(resize_nearest_array_ap_fixed_4u_config16_U0_image_V_data_3_V_read),
    .resized_V_data_0_V_din(resize_nearest_array_ap_fixed_4u_config16_U0_resized_V_data_0_V_din),
    .resized_V_data_0_V_full_n(layer16_out_V_data_0_V_full_n),
    .resized_V_data_0_V_write(resize_nearest_array_ap_fixed_4u_config16_U0_resized_V_data_0_V_write),
    .resized_V_data_1_V_din(resize_nearest_array_ap_fixed_4u_config16_U0_resized_V_data_1_V_din),
    .resized_V_data_1_V_full_n(layer16_out_V_data_1_V_full_n),
    .resized_V_data_1_V_write(resize_nearest_array_ap_fixed_4u_config16_U0_resized_V_data_1_V_write),
    .resized_V_data_2_V_din(resize_nearest_array_ap_fixed_4u_config16_U0_resized_V_data_2_V_din),
    .resized_V_data_2_V_full_n(layer16_out_V_data_2_V_full_n),
    .resized_V_data_2_V_write(resize_nearest_array_ap_fixed_4u_config16_U0_resized_V_data_2_V_write),
    .resized_V_data_3_V_din(resize_nearest_array_ap_fixed_4u_config16_U0_resized_V_data_3_V_din),
    .resized_V_data_3_V_full_n(layer16_out_V_data_3_V_full_n),
    .resized_V_data_3_V_write(resize_nearest_array_ap_fixed_4u_config16_U0_resized_V_data_3_V_write)
);

zeropad2d_cl_array_array_ap_fixed_4u_config27_s zeropad2d_cl_array_array_ap_fixed_4u_config27_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_array_array_ap_fixed_8u_config17_U0_full_n),
    .ap_done(zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_ap_done),
    .ap_continue(zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_ap_continue),
    .ap_idle(zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_ap_idle),
    .ap_ready(zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_ap_ready),
    .start_out(zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_start_out),
    .start_write(zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_start_write),
    .data_V_data_0_V_dout(layer16_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer16_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer16_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer16_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer16_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer16_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer16_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer16_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_data_V_data_3_V_read),
    .res_V_data_0_V_din(zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer27_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer27_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer27_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer27_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_res_V_data_3_V_write)
);

conv_2d_cl_array_array_ap_fixed_8u_config17_s conv_2d_cl_array_array_ap_fixed_8u_config17_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(conv_2d_cl_array_array_ap_fixed_8u_config17_U0_ap_start),
    .start_full_n(start_for_relu_array_array_ap_fixed_8u_relu_config18_U0_full_n),
    .ap_done(conv_2d_cl_array_array_ap_fixed_8u_config17_U0_ap_done),
    .ap_continue(conv_2d_cl_array_array_ap_fixed_8u_config17_U0_ap_continue),
    .ap_idle(conv_2d_cl_array_array_ap_fixed_8u_config17_U0_ap_idle),
    .ap_ready(conv_2d_cl_array_array_ap_fixed_8u_config17_U0_ap_ready),
    .start_out(conv_2d_cl_array_array_ap_fixed_8u_config17_U0_start_out),
    .start_write(conv_2d_cl_array_array_ap_fixed_8u_config17_U0_start_write),
    .data_V_data_0_V_dout(layer27_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer27_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(conv_2d_cl_array_array_ap_fixed_8u_config17_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer27_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer27_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(conv_2d_cl_array_array_ap_fixed_8u_config17_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer27_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer27_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(conv_2d_cl_array_array_ap_fixed_8u_config17_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer27_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer27_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(conv_2d_cl_array_array_ap_fixed_8u_config17_U0_data_V_data_3_V_read),
    .res_V_data_0_V_din(conv_2d_cl_array_array_ap_fixed_8u_config17_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer17_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(conv_2d_cl_array_array_ap_fixed_8u_config17_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(conv_2d_cl_array_array_ap_fixed_8u_config17_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer17_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(conv_2d_cl_array_array_ap_fixed_8u_config17_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(conv_2d_cl_array_array_ap_fixed_8u_config17_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer17_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(conv_2d_cl_array_array_ap_fixed_8u_config17_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(conv_2d_cl_array_array_ap_fixed_8u_config17_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer17_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(conv_2d_cl_array_array_ap_fixed_8u_config17_U0_res_V_data_3_V_write),
    .res_V_data_4_V_din(conv_2d_cl_array_array_ap_fixed_8u_config17_U0_res_V_data_4_V_din),
    .res_V_data_4_V_full_n(layer17_out_V_data_4_V_full_n),
    .res_V_data_4_V_write(conv_2d_cl_array_array_ap_fixed_8u_config17_U0_res_V_data_4_V_write),
    .res_V_data_5_V_din(conv_2d_cl_array_array_ap_fixed_8u_config17_U0_res_V_data_5_V_din),
    .res_V_data_5_V_full_n(layer17_out_V_data_5_V_full_n),
    .res_V_data_5_V_write(conv_2d_cl_array_array_ap_fixed_8u_config17_U0_res_V_data_5_V_write),
    .res_V_data_6_V_din(conv_2d_cl_array_array_ap_fixed_8u_config17_U0_res_V_data_6_V_din),
    .res_V_data_6_V_full_n(layer17_out_V_data_6_V_full_n),
    .res_V_data_6_V_write(conv_2d_cl_array_array_ap_fixed_8u_config17_U0_res_V_data_6_V_write),
    .res_V_data_7_V_din(conv_2d_cl_array_array_ap_fixed_8u_config17_U0_res_V_data_7_V_din),
    .res_V_data_7_V_full_n(layer17_out_V_data_7_V_full_n),
    .res_V_data_7_V_write(conv_2d_cl_array_array_ap_fixed_8u_config17_U0_res_V_data_7_V_write)
);

relu_array_array_ap_fixed_8u_relu_config18_s relu_array_array_ap_fixed_8u_relu_config18_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(relu_array_array_ap_fixed_8u_relu_config18_U0_ap_start),
    .start_full_n(start_for_resize_nearest_array_ap_fixed_8u_config19_U0_full_n),
    .ap_done(relu_array_array_ap_fixed_8u_relu_config18_U0_ap_done),
    .ap_continue(relu_array_array_ap_fixed_8u_relu_config18_U0_ap_continue),
    .ap_idle(relu_array_array_ap_fixed_8u_relu_config18_U0_ap_idle),
    .ap_ready(relu_array_array_ap_fixed_8u_relu_config18_U0_ap_ready),
    .start_out(relu_array_array_ap_fixed_8u_relu_config18_U0_start_out),
    .start_write(relu_array_array_ap_fixed_8u_relu_config18_U0_start_write),
    .data_V_data_0_V_dout(layer17_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer17_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(relu_array_array_ap_fixed_8u_relu_config18_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer17_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer17_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(relu_array_array_ap_fixed_8u_relu_config18_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer17_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer17_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(relu_array_array_ap_fixed_8u_relu_config18_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer17_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer17_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(relu_array_array_ap_fixed_8u_relu_config18_U0_data_V_data_3_V_read),
    .data_V_data_4_V_dout(layer17_out_V_data_4_V_dout),
    .data_V_data_4_V_empty_n(layer17_out_V_data_4_V_empty_n),
    .data_V_data_4_V_read(relu_array_array_ap_fixed_8u_relu_config18_U0_data_V_data_4_V_read),
    .data_V_data_5_V_dout(layer17_out_V_data_5_V_dout),
    .data_V_data_5_V_empty_n(layer17_out_V_data_5_V_empty_n),
    .data_V_data_5_V_read(relu_array_array_ap_fixed_8u_relu_config18_U0_data_V_data_5_V_read),
    .data_V_data_6_V_dout(layer17_out_V_data_6_V_dout),
    .data_V_data_6_V_empty_n(layer17_out_V_data_6_V_empty_n),
    .data_V_data_6_V_read(relu_array_array_ap_fixed_8u_relu_config18_U0_data_V_data_6_V_read),
    .data_V_data_7_V_dout(layer17_out_V_data_7_V_dout),
    .data_V_data_7_V_empty_n(layer17_out_V_data_7_V_empty_n),
    .data_V_data_7_V_read(relu_array_array_ap_fixed_8u_relu_config18_U0_data_V_data_7_V_read),
    .res_V_data_0_V_din(relu_array_array_ap_fixed_8u_relu_config18_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer18_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(relu_array_array_ap_fixed_8u_relu_config18_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(relu_array_array_ap_fixed_8u_relu_config18_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer18_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(relu_array_array_ap_fixed_8u_relu_config18_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(relu_array_array_ap_fixed_8u_relu_config18_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer18_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(relu_array_array_ap_fixed_8u_relu_config18_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(relu_array_array_ap_fixed_8u_relu_config18_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer18_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(relu_array_array_ap_fixed_8u_relu_config18_U0_res_V_data_3_V_write),
    .res_V_data_4_V_din(relu_array_array_ap_fixed_8u_relu_config18_U0_res_V_data_4_V_din),
    .res_V_data_4_V_full_n(layer18_out_V_data_4_V_full_n),
    .res_V_data_4_V_write(relu_array_array_ap_fixed_8u_relu_config18_U0_res_V_data_4_V_write),
    .res_V_data_5_V_din(relu_array_array_ap_fixed_8u_relu_config18_U0_res_V_data_5_V_din),
    .res_V_data_5_V_full_n(layer18_out_V_data_5_V_full_n),
    .res_V_data_5_V_write(relu_array_array_ap_fixed_8u_relu_config18_U0_res_V_data_5_V_write),
    .res_V_data_6_V_din(relu_array_array_ap_fixed_8u_relu_config18_U0_res_V_data_6_V_din),
    .res_V_data_6_V_full_n(layer18_out_V_data_6_V_full_n),
    .res_V_data_6_V_write(relu_array_array_ap_fixed_8u_relu_config18_U0_res_V_data_6_V_write),
    .res_V_data_7_V_din(relu_array_array_ap_fixed_8u_relu_config18_U0_res_V_data_7_V_din),
    .res_V_data_7_V_full_n(layer18_out_V_data_7_V_full_n),
    .res_V_data_7_V_write(relu_array_array_ap_fixed_8u_relu_config18_U0_res_V_data_7_V_write)
);

resize_nearest_array_ap_fixed_8u_config19_s resize_nearest_array_ap_fixed_8u_config19_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(resize_nearest_array_ap_fixed_8u_config19_U0_ap_start),
    .start_full_n(start_for_zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_full_n),
    .ap_done(resize_nearest_array_ap_fixed_8u_config19_U0_ap_done),
    .ap_continue(resize_nearest_array_ap_fixed_8u_config19_U0_ap_continue),
    .ap_idle(resize_nearest_array_ap_fixed_8u_config19_U0_ap_idle),
    .ap_ready(resize_nearest_array_ap_fixed_8u_config19_U0_ap_ready),
    .start_out(resize_nearest_array_ap_fixed_8u_config19_U0_start_out),
    .start_write(resize_nearest_array_ap_fixed_8u_config19_U0_start_write),
    .image_V_data_0_V_dout(layer18_out_V_data_0_V_dout),
    .image_V_data_0_V_empty_n(layer18_out_V_data_0_V_empty_n),
    .image_V_data_0_V_read(resize_nearest_array_ap_fixed_8u_config19_U0_image_V_data_0_V_read),
    .image_V_data_1_V_dout(layer18_out_V_data_1_V_dout),
    .image_V_data_1_V_empty_n(layer18_out_V_data_1_V_empty_n),
    .image_V_data_1_V_read(resize_nearest_array_ap_fixed_8u_config19_U0_image_V_data_1_V_read),
    .image_V_data_2_V_dout(layer18_out_V_data_2_V_dout),
    .image_V_data_2_V_empty_n(layer18_out_V_data_2_V_empty_n),
    .image_V_data_2_V_read(resize_nearest_array_ap_fixed_8u_config19_U0_image_V_data_2_V_read),
    .image_V_data_3_V_dout(layer18_out_V_data_3_V_dout),
    .image_V_data_3_V_empty_n(layer18_out_V_data_3_V_empty_n),
    .image_V_data_3_V_read(resize_nearest_array_ap_fixed_8u_config19_U0_image_V_data_3_V_read),
    .image_V_data_4_V_dout(layer18_out_V_data_4_V_dout),
    .image_V_data_4_V_empty_n(layer18_out_V_data_4_V_empty_n),
    .image_V_data_4_V_read(resize_nearest_array_ap_fixed_8u_config19_U0_image_V_data_4_V_read),
    .image_V_data_5_V_dout(layer18_out_V_data_5_V_dout),
    .image_V_data_5_V_empty_n(layer18_out_V_data_5_V_empty_n),
    .image_V_data_5_V_read(resize_nearest_array_ap_fixed_8u_config19_U0_image_V_data_5_V_read),
    .image_V_data_6_V_dout(layer18_out_V_data_6_V_dout),
    .image_V_data_6_V_empty_n(layer18_out_V_data_6_V_empty_n),
    .image_V_data_6_V_read(resize_nearest_array_ap_fixed_8u_config19_U0_image_V_data_6_V_read),
    .image_V_data_7_V_dout(layer18_out_V_data_7_V_dout),
    .image_V_data_7_V_empty_n(layer18_out_V_data_7_V_empty_n),
    .image_V_data_7_V_read(resize_nearest_array_ap_fixed_8u_config19_U0_image_V_data_7_V_read),
    .resized_V_data_0_V_din(resize_nearest_array_ap_fixed_8u_config19_U0_resized_V_data_0_V_din),
    .resized_V_data_0_V_full_n(layer19_out_V_data_0_V_full_n),
    .resized_V_data_0_V_write(resize_nearest_array_ap_fixed_8u_config19_U0_resized_V_data_0_V_write),
    .resized_V_data_1_V_din(resize_nearest_array_ap_fixed_8u_config19_U0_resized_V_data_1_V_din),
    .resized_V_data_1_V_full_n(layer19_out_V_data_1_V_full_n),
    .resized_V_data_1_V_write(resize_nearest_array_ap_fixed_8u_config19_U0_resized_V_data_1_V_write),
    .resized_V_data_2_V_din(resize_nearest_array_ap_fixed_8u_config19_U0_resized_V_data_2_V_din),
    .resized_V_data_2_V_full_n(layer19_out_V_data_2_V_full_n),
    .resized_V_data_2_V_write(resize_nearest_array_ap_fixed_8u_config19_U0_resized_V_data_2_V_write),
    .resized_V_data_3_V_din(resize_nearest_array_ap_fixed_8u_config19_U0_resized_V_data_3_V_din),
    .resized_V_data_3_V_full_n(layer19_out_V_data_3_V_full_n),
    .resized_V_data_3_V_write(resize_nearest_array_ap_fixed_8u_config19_U0_resized_V_data_3_V_write),
    .resized_V_data_4_V_din(resize_nearest_array_ap_fixed_8u_config19_U0_resized_V_data_4_V_din),
    .resized_V_data_4_V_full_n(layer19_out_V_data_4_V_full_n),
    .resized_V_data_4_V_write(resize_nearest_array_ap_fixed_8u_config19_U0_resized_V_data_4_V_write),
    .resized_V_data_5_V_din(resize_nearest_array_ap_fixed_8u_config19_U0_resized_V_data_5_V_din),
    .resized_V_data_5_V_full_n(layer19_out_V_data_5_V_full_n),
    .resized_V_data_5_V_write(resize_nearest_array_ap_fixed_8u_config19_U0_resized_V_data_5_V_write),
    .resized_V_data_6_V_din(resize_nearest_array_ap_fixed_8u_config19_U0_resized_V_data_6_V_din),
    .resized_V_data_6_V_full_n(layer19_out_V_data_6_V_full_n),
    .resized_V_data_6_V_write(resize_nearest_array_ap_fixed_8u_config19_U0_resized_V_data_6_V_write),
    .resized_V_data_7_V_din(resize_nearest_array_ap_fixed_8u_config19_U0_resized_V_data_7_V_din),
    .resized_V_data_7_V_full_n(layer19_out_V_data_7_V_full_n),
    .resized_V_data_7_V_write(resize_nearest_array_ap_fixed_8u_config19_U0_resized_V_data_7_V_write)
);

zeropad2d_cl_array_array_ap_fixed_8u_config28_s zeropad2d_cl_array_array_ap_fixed_8u_config28_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_array_array_ap_fixed_1u_config20_U0_full_n),
    .ap_done(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_ap_done),
    .ap_continue(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_ap_continue),
    .ap_idle(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_ap_idle),
    .ap_ready(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_ap_ready),
    .start_out(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_start_out),
    .start_write(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_start_write),
    .data_V_data_0_V_dout(layer19_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer19_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer19_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer19_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer19_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer19_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer19_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer19_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_data_V_data_3_V_read),
    .data_V_data_4_V_dout(layer19_out_V_data_4_V_dout),
    .data_V_data_4_V_empty_n(layer19_out_V_data_4_V_empty_n),
    .data_V_data_4_V_read(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_data_V_data_4_V_read),
    .data_V_data_5_V_dout(layer19_out_V_data_5_V_dout),
    .data_V_data_5_V_empty_n(layer19_out_V_data_5_V_empty_n),
    .data_V_data_5_V_read(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_data_V_data_5_V_read),
    .data_V_data_6_V_dout(layer19_out_V_data_6_V_dout),
    .data_V_data_6_V_empty_n(layer19_out_V_data_6_V_empty_n),
    .data_V_data_6_V_read(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_data_V_data_6_V_read),
    .data_V_data_7_V_dout(layer19_out_V_data_7_V_dout),
    .data_V_data_7_V_empty_n(layer19_out_V_data_7_V_empty_n),
    .data_V_data_7_V_read(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_data_V_data_7_V_read),
    .res_V_data_0_V_din(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer28_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer28_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer28_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer28_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_res_V_data_3_V_write),
    .res_V_data_4_V_din(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_res_V_data_4_V_din),
    .res_V_data_4_V_full_n(layer28_out_V_data_4_V_full_n),
    .res_V_data_4_V_write(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_res_V_data_4_V_write),
    .res_V_data_5_V_din(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_res_V_data_5_V_din),
    .res_V_data_5_V_full_n(layer28_out_V_data_5_V_full_n),
    .res_V_data_5_V_write(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_res_V_data_5_V_write),
    .res_V_data_6_V_din(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_res_V_data_6_V_din),
    .res_V_data_6_V_full_n(layer28_out_V_data_6_V_full_n),
    .res_V_data_6_V_write(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_res_V_data_6_V_write),
    .res_V_data_7_V_din(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_res_V_data_7_V_din),
    .res_V_data_7_V_full_n(layer28_out_V_data_7_V_full_n),
    .res_V_data_7_V_write(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_res_V_data_7_V_write)
);

conv_2d_cl_array_array_ap_fixed_1u_config20_s conv_2d_cl_array_array_ap_fixed_1u_config20_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(conv_2d_cl_array_array_ap_fixed_1u_config20_U0_ap_start),
    .start_full_n(start_for_relu_array_array_ap_fixed_1u_relu_config21_U0_full_n),
    .ap_done(conv_2d_cl_array_array_ap_fixed_1u_config20_U0_ap_done),
    .ap_continue(conv_2d_cl_array_array_ap_fixed_1u_config20_U0_ap_continue),
    .ap_idle(conv_2d_cl_array_array_ap_fixed_1u_config20_U0_ap_idle),
    .ap_ready(conv_2d_cl_array_array_ap_fixed_1u_config20_U0_ap_ready),
    .start_out(conv_2d_cl_array_array_ap_fixed_1u_config20_U0_start_out),
    .start_write(conv_2d_cl_array_array_ap_fixed_1u_config20_U0_start_write),
    .data_V_data_0_V_dout(layer28_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer28_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(conv_2d_cl_array_array_ap_fixed_1u_config20_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer28_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer28_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(conv_2d_cl_array_array_ap_fixed_1u_config20_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer28_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer28_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(conv_2d_cl_array_array_ap_fixed_1u_config20_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer28_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer28_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(conv_2d_cl_array_array_ap_fixed_1u_config20_U0_data_V_data_3_V_read),
    .data_V_data_4_V_dout(layer28_out_V_data_4_V_dout),
    .data_V_data_4_V_empty_n(layer28_out_V_data_4_V_empty_n),
    .data_V_data_4_V_read(conv_2d_cl_array_array_ap_fixed_1u_config20_U0_data_V_data_4_V_read),
    .data_V_data_5_V_dout(layer28_out_V_data_5_V_dout),
    .data_V_data_5_V_empty_n(layer28_out_V_data_5_V_empty_n),
    .data_V_data_5_V_read(conv_2d_cl_array_array_ap_fixed_1u_config20_U0_data_V_data_5_V_read),
    .data_V_data_6_V_dout(layer28_out_V_data_6_V_dout),
    .data_V_data_6_V_empty_n(layer28_out_V_data_6_V_empty_n),
    .data_V_data_6_V_read(conv_2d_cl_array_array_ap_fixed_1u_config20_U0_data_V_data_6_V_read),
    .data_V_data_7_V_dout(layer28_out_V_data_7_V_dout),
    .data_V_data_7_V_empty_n(layer28_out_V_data_7_V_empty_n),
    .data_V_data_7_V_read(conv_2d_cl_array_array_ap_fixed_1u_config20_U0_data_V_data_7_V_read),
    .res_V_data_V_din(conv_2d_cl_array_array_ap_fixed_1u_config20_U0_res_V_data_V_din),
    .res_V_data_V_full_n(layer20_out_V_data_0_V_full_n),
    .res_V_data_V_write(conv_2d_cl_array_array_ap_fixed_1u_config20_U0_res_V_data_V_write)
);

relu_array_array_ap_fixed_1u_relu_config21_s relu_array_array_ap_fixed_1u_relu_config21_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(relu_array_array_ap_fixed_1u_relu_config21_U0_ap_start),
    .ap_done(relu_array_array_ap_fixed_1u_relu_config21_U0_ap_done),
    .ap_continue(relu_array_array_ap_fixed_1u_relu_config21_U0_ap_continue),
    .ap_idle(relu_array_array_ap_fixed_1u_relu_config21_U0_ap_idle),
    .ap_ready(relu_array_array_ap_fixed_1u_relu_config21_U0_ap_ready),
    .data_V_data_V_dout(layer20_out_V_data_0_V_dout),
    .data_V_data_V_empty_n(layer20_out_V_data_0_V_empty_n),
    .data_V_data_V_read(relu_array_array_ap_fixed_1u_relu_config21_U0_data_V_data_V_read),
    .res_V_data_V_din(relu_array_array_ap_fixed_1u_relu_config21_U0_res_V_data_V_din),
    .res_V_data_V_full_n(layer21_out_V_data_V_full_n),
    .res_V_data_V_write(relu_array_array_ap_fixed_1u_relu_config21_U0_res_V_data_V_write)
);

fifo_w32_d1156_A layer22_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_array_ap_fixed_1u_config22_U0_res_V_data_V_din),
    .if_full_n(layer22_out_V_data_0_V_full_n),
    .if_write(zeropad2d_cl_array_array_ap_fixed_1u_config22_U0_res_V_data_V_write),
    .if_dout(layer22_out_V_data_0_V_dout),
    .if_empty_n(layer22_out_V_data_0_V_empty_n),
    .if_read(conv_2d_cl_array_array_ap_fixed_8u_config2_U0_data_V_data_V_read)
);

fifo_w32_d1024_A layer2_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_array_ap_fixed_8u_config2_U0_res_V_data_0_V_din),
    .if_full_n(layer2_out_V_data_0_V_full_n),
    .if_write(conv_2d_cl_array_array_ap_fixed_8u_config2_U0_res_V_data_0_V_write),
    .if_dout(layer2_out_V_data_0_V_dout),
    .if_empty_n(layer2_out_V_data_0_V_empty_n),
    .if_read(relu_array_array_ap_fixed_8u_relu_config3_U0_data_V_data_0_V_read)
);

fifo_w32_d1024_A layer2_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_array_ap_fixed_8u_config2_U0_res_V_data_1_V_din),
    .if_full_n(layer2_out_V_data_1_V_full_n),
    .if_write(conv_2d_cl_array_array_ap_fixed_8u_config2_U0_res_V_data_1_V_write),
    .if_dout(layer2_out_V_data_1_V_dout),
    .if_empty_n(layer2_out_V_data_1_V_empty_n),
    .if_read(relu_array_array_ap_fixed_8u_relu_config3_U0_data_V_data_1_V_read)
);

fifo_w32_d1024_A layer2_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_array_ap_fixed_8u_config2_U0_res_V_data_2_V_din),
    .if_full_n(layer2_out_V_data_2_V_full_n),
    .if_write(conv_2d_cl_array_array_ap_fixed_8u_config2_U0_res_V_data_2_V_write),
    .if_dout(layer2_out_V_data_2_V_dout),
    .if_empty_n(layer2_out_V_data_2_V_empty_n),
    .if_read(relu_array_array_ap_fixed_8u_relu_config3_U0_data_V_data_2_V_read)
);

fifo_w32_d1024_A layer2_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_array_ap_fixed_8u_config2_U0_res_V_data_3_V_din),
    .if_full_n(layer2_out_V_data_3_V_full_n),
    .if_write(conv_2d_cl_array_array_ap_fixed_8u_config2_U0_res_V_data_3_V_write),
    .if_dout(layer2_out_V_data_3_V_dout),
    .if_empty_n(layer2_out_V_data_3_V_empty_n),
    .if_read(relu_array_array_ap_fixed_8u_relu_config3_U0_data_V_data_3_V_read)
);

fifo_w32_d1024_A layer2_out_V_data_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_array_ap_fixed_8u_config2_U0_res_V_data_4_V_din),
    .if_full_n(layer2_out_V_data_4_V_full_n),
    .if_write(conv_2d_cl_array_array_ap_fixed_8u_config2_U0_res_V_data_4_V_write),
    .if_dout(layer2_out_V_data_4_V_dout),
    .if_empty_n(layer2_out_V_data_4_V_empty_n),
    .if_read(relu_array_array_ap_fixed_8u_relu_config3_U0_data_V_data_4_V_read)
);

fifo_w32_d1024_A layer2_out_V_data_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_array_ap_fixed_8u_config2_U0_res_V_data_5_V_din),
    .if_full_n(layer2_out_V_data_5_V_full_n),
    .if_write(conv_2d_cl_array_array_ap_fixed_8u_config2_U0_res_V_data_5_V_write),
    .if_dout(layer2_out_V_data_5_V_dout),
    .if_empty_n(layer2_out_V_data_5_V_empty_n),
    .if_read(relu_array_array_ap_fixed_8u_relu_config3_U0_data_V_data_5_V_read)
);

fifo_w32_d1024_A layer2_out_V_data_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_array_ap_fixed_8u_config2_U0_res_V_data_6_V_din),
    .if_full_n(layer2_out_V_data_6_V_full_n),
    .if_write(conv_2d_cl_array_array_ap_fixed_8u_config2_U0_res_V_data_6_V_write),
    .if_dout(layer2_out_V_data_6_V_dout),
    .if_empty_n(layer2_out_V_data_6_V_empty_n),
    .if_read(relu_array_array_ap_fixed_8u_relu_config3_U0_data_V_data_6_V_read)
);

fifo_w32_d1024_A layer2_out_V_data_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_array_ap_fixed_8u_config2_U0_res_V_data_7_V_din),
    .if_full_n(layer2_out_V_data_7_V_full_n),
    .if_write(conv_2d_cl_array_array_ap_fixed_8u_config2_U0_res_V_data_7_V_write),
    .if_dout(layer2_out_V_data_7_V_dout),
    .if_empty_n(layer2_out_V_data_7_V_empty_n),
    .if_read(relu_array_array_ap_fixed_8u_relu_config3_U0_data_V_data_7_V_read)
);

fifo_w32_d1024_A layer3_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_8u_relu_config3_U0_res_V_data_0_V_din),
    .if_full_n(layer3_out_V_data_0_V_full_n),
    .if_write(relu_array_array_ap_fixed_8u_relu_config3_U0_res_V_data_0_V_write),
    .if_dout(layer3_out_V_data_0_V_dout),
    .if_empty_n(layer3_out_V_data_0_V_empty_n),
    .if_read(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_data_V_data_0_V_read)
);

fifo_w32_d1024_A layer3_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_8u_relu_config3_U0_res_V_data_1_V_din),
    .if_full_n(layer3_out_V_data_1_V_full_n),
    .if_write(relu_array_array_ap_fixed_8u_relu_config3_U0_res_V_data_1_V_write),
    .if_dout(layer3_out_V_data_1_V_dout),
    .if_empty_n(layer3_out_V_data_1_V_empty_n),
    .if_read(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_data_V_data_1_V_read)
);

fifo_w32_d1024_A layer3_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_8u_relu_config3_U0_res_V_data_2_V_din),
    .if_full_n(layer3_out_V_data_2_V_full_n),
    .if_write(relu_array_array_ap_fixed_8u_relu_config3_U0_res_V_data_2_V_write),
    .if_dout(layer3_out_V_data_2_V_dout),
    .if_empty_n(layer3_out_V_data_2_V_empty_n),
    .if_read(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_data_V_data_2_V_read)
);

fifo_w32_d1024_A layer3_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_8u_relu_config3_U0_res_V_data_3_V_din),
    .if_full_n(layer3_out_V_data_3_V_full_n),
    .if_write(relu_array_array_ap_fixed_8u_relu_config3_U0_res_V_data_3_V_write),
    .if_dout(layer3_out_V_data_3_V_dout),
    .if_empty_n(layer3_out_V_data_3_V_empty_n),
    .if_read(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_data_V_data_3_V_read)
);

fifo_w32_d1024_A layer3_out_V_data_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_8u_relu_config3_U0_res_V_data_4_V_din),
    .if_full_n(layer3_out_V_data_4_V_full_n),
    .if_write(relu_array_array_ap_fixed_8u_relu_config3_U0_res_V_data_4_V_write),
    .if_dout(layer3_out_V_data_4_V_dout),
    .if_empty_n(layer3_out_V_data_4_V_empty_n),
    .if_read(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_data_V_data_4_V_read)
);

fifo_w32_d1024_A layer3_out_V_data_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_8u_relu_config3_U0_res_V_data_5_V_din),
    .if_full_n(layer3_out_V_data_5_V_full_n),
    .if_write(relu_array_array_ap_fixed_8u_relu_config3_U0_res_V_data_5_V_write),
    .if_dout(layer3_out_V_data_5_V_dout),
    .if_empty_n(layer3_out_V_data_5_V_empty_n),
    .if_read(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_data_V_data_5_V_read)
);

fifo_w32_d1024_A layer3_out_V_data_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_8u_relu_config3_U0_res_V_data_6_V_din),
    .if_full_n(layer3_out_V_data_6_V_full_n),
    .if_write(relu_array_array_ap_fixed_8u_relu_config3_U0_res_V_data_6_V_write),
    .if_dout(layer3_out_V_data_6_V_dout),
    .if_empty_n(layer3_out_V_data_6_V_empty_n),
    .if_read(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_data_V_data_6_V_read)
);

fifo_w32_d1024_A layer3_out_V_data_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_8u_relu_config3_U0_res_V_data_7_V_din),
    .if_full_n(layer3_out_V_data_7_V_full_n),
    .if_write(relu_array_array_ap_fixed_8u_relu_config3_U0_res_V_data_7_V_write),
    .if_dout(layer3_out_V_data_7_V_dout),
    .if_empty_n(layer3_out_V_data_7_V_empty_n),
    .if_read(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_data_V_data_7_V_read)
);

fifo_w32_d256_A layer4_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_res_V_data_0_V_din),
    .if_full_n(layer4_out_V_data_0_V_full_n),
    .if_write(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_res_V_data_0_V_write),
    .if_dout(layer4_out_V_data_0_V_dout),
    .if_empty_n(layer4_out_V_data_0_V_empty_n),
    .if_read(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_data_V_data_0_V_read)
);

fifo_w32_d256_A layer4_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_res_V_data_1_V_din),
    .if_full_n(layer4_out_V_data_1_V_full_n),
    .if_write(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_res_V_data_1_V_write),
    .if_dout(layer4_out_V_data_1_V_dout),
    .if_empty_n(layer4_out_V_data_1_V_empty_n),
    .if_read(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_data_V_data_1_V_read)
);

fifo_w32_d256_A layer4_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_res_V_data_2_V_din),
    .if_full_n(layer4_out_V_data_2_V_full_n),
    .if_write(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_res_V_data_2_V_write),
    .if_dout(layer4_out_V_data_2_V_dout),
    .if_empty_n(layer4_out_V_data_2_V_empty_n),
    .if_read(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_data_V_data_2_V_read)
);

fifo_w32_d256_A layer4_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_res_V_data_3_V_din),
    .if_full_n(layer4_out_V_data_3_V_full_n),
    .if_write(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_res_V_data_3_V_write),
    .if_dout(layer4_out_V_data_3_V_dout),
    .if_empty_n(layer4_out_V_data_3_V_empty_n),
    .if_read(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_data_V_data_3_V_read)
);

fifo_w32_d256_A layer4_out_V_data_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_res_V_data_4_V_din),
    .if_full_n(layer4_out_V_data_4_V_full_n),
    .if_write(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_res_V_data_4_V_write),
    .if_dout(layer4_out_V_data_4_V_dout),
    .if_empty_n(layer4_out_V_data_4_V_empty_n),
    .if_read(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_data_V_data_4_V_read)
);

fifo_w32_d256_A layer4_out_V_data_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_res_V_data_5_V_din),
    .if_full_n(layer4_out_V_data_5_V_full_n),
    .if_write(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_res_V_data_5_V_write),
    .if_dout(layer4_out_V_data_5_V_dout),
    .if_empty_n(layer4_out_V_data_5_V_empty_n),
    .if_read(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_data_V_data_5_V_read)
);

fifo_w32_d256_A layer4_out_V_data_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_res_V_data_6_V_din),
    .if_full_n(layer4_out_V_data_6_V_full_n),
    .if_write(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_res_V_data_6_V_write),
    .if_dout(layer4_out_V_data_6_V_dout),
    .if_empty_n(layer4_out_V_data_6_V_empty_n),
    .if_read(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_data_V_data_6_V_read)
);

fifo_w32_d256_A layer4_out_V_data_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_res_V_data_7_V_din),
    .if_full_n(layer4_out_V_data_7_V_full_n),
    .if_write(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_res_V_data_7_V_write),
    .if_dout(layer4_out_V_data_7_V_dout),
    .if_empty_n(layer4_out_V_data_7_V_empty_n),
    .if_read(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_data_V_data_7_V_read)
);

fifo_w32_d324_A layer23_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_res_V_data_0_V_din),
    .if_full_n(layer23_out_V_data_0_V_full_n),
    .if_write(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_res_V_data_0_V_write),
    .if_dout(layer23_out_V_data_0_V_dout),
    .if_empty_n(layer23_out_V_data_0_V_empty_n),
    .if_read(conv_2d_cl_array_array_ap_fixed_4u_config5_U0_data_V_data_0_V_read)
);

fifo_w32_d324_A layer23_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_res_V_data_1_V_din),
    .if_full_n(layer23_out_V_data_1_V_full_n),
    .if_write(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_res_V_data_1_V_write),
    .if_dout(layer23_out_V_data_1_V_dout),
    .if_empty_n(layer23_out_V_data_1_V_empty_n),
    .if_read(conv_2d_cl_array_array_ap_fixed_4u_config5_U0_data_V_data_1_V_read)
);

fifo_w32_d324_A layer23_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_res_V_data_2_V_din),
    .if_full_n(layer23_out_V_data_2_V_full_n),
    .if_write(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_res_V_data_2_V_write),
    .if_dout(layer23_out_V_data_2_V_dout),
    .if_empty_n(layer23_out_V_data_2_V_empty_n),
    .if_read(conv_2d_cl_array_array_ap_fixed_4u_config5_U0_data_V_data_2_V_read)
);

fifo_w32_d324_A layer23_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_res_V_data_3_V_din),
    .if_full_n(layer23_out_V_data_3_V_full_n),
    .if_write(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_res_V_data_3_V_write),
    .if_dout(layer23_out_V_data_3_V_dout),
    .if_empty_n(layer23_out_V_data_3_V_empty_n),
    .if_read(conv_2d_cl_array_array_ap_fixed_4u_config5_U0_data_V_data_3_V_read)
);

fifo_w32_d324_A layer23_out_V_data_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_res_V_data_4_V_din),
    .if_full_n(layer23_out_V_data_4_V_full_n),
    .if_write(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_res_V_data_4_V_write),
    .if_dout(layer23_out_V_data_4_V_dout),
    .if_empty_n(layer23_out_V_data_4_V_empty_n),
    .if_read(conv_2d_cl_array_array_ap_fixed_4u_config5_U0_data_V_data_4_V_read)
);

fifo_w32_d324_A layer23_out_V_data_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_res_V_data_5_V_din),
    .if_full_n(layer23_out_V_data_5_V_full_n),
    .if_write(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_res_V_data_5_V_write),
    .if_dout(layer23_out_V_data_5_V_dout),
    .if_empty_n(layer23_out_V_data_5_V_empty_n),
    .if_read(conv_2d_cl_array_array_ap_fixed_4u_config5_U0_data_V_data_5_V_read)
);

fifo_w32_d324_A layer23_out_V_data_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_res_V_data_6_V_din),
    .if_full_n(layer23_out_V_data_6_V_full_n),
    .if_write(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_res_V_data_6_V_write),
    .if_dout(layer23_out_V_data_6_V_dout),
    .if_empty_n(layer23_out_V_data_6_V_empty_n),
    .if_read(conv_2d_cl_array_array_ap_fixed_4u_config5_U0_data_V_data_6_V_read)
);

fifo_w32_d324_A layer23_out_V_data_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_res_V_data_7_V_din),
    .if_full_n(layer23_out_V_data_7_V_full_n),
    .if_write(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_res_V_data_7_V_write),
    .if_dout(layer23_out_V_data_7_V_dout),
    .if_empty_n(layer23_out_V_data_7_V_empty_n),
    .if_read(conv_2d_cl_array_array_ap_fixed_4u_config5_U0_data_V_data_7_V_read)
);

fifo_w32_d256_A layer5_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_array_ap_fixed_4u_config5_U0_res_V_data_0_V_din),
    .if_full_n(layer5_out_V_data_0_V_full_n),
    .if_write(conv_2d_cl_array_array_ap_fixed_4u_config5_U0_res_V_data_0_V_write),
    .if_dout(layer5_out_V_data_0_V_dout),
    .if_empty_n(layer5_out_V_data_0_V_empty_n),
    .if_read(relu_array_array_ap_fixed_4u_relu_config6_U0_data_V_data_0_V_read)
);

fifo_w32_d256_A layer5_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_array_ap_fixed_4u_config5_U0_res_V_data_1_V_din),
    .if_full_n(layer5_out_V_data_1_V_full_n),
    .if_write(conv_2d_cl_array_array_ap_fixed_4u_config5_U0_res_V_data_1_V_write),
    .if_dout(layer5_out_V_data_1_V_dout),
    .if_empty_n(layer5_out_V_data_1_V_empty_n),
    .if_read(relu_array_array_ap_fixed_4u_relu_config6_U0_data_V_data_1_V_read)
);

fifo_w32_d256_A layer5_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_array_ap_fixed_4u_config5_U0_res_V_data_2_V_din),
    .if_full_n(layer5_out_V_data_2_V_full_n),
    .if_write(conv_2d_cl_array_array_ap_fixed_4u_config5_U0_res_V_data_2_V_write),
    .if_dout(layer5_out_V_data_2_V_dout),
    .if_empty_n(layer5_out_V_data_2_V_empty_n),
    .if_read(relu_array_array_ap_fixed_4u_relu_config6_U0_data_V_data_2_V_read)
);

fifo_w32_d256_A layer5_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_array_ap_fixed_4u_config5_U0_res_V_data_3_V_din),
    .if_full_n(layer5_out_V_data_3_V_full_n),
    .if_write(conv_2d_cl_array_array_ap_fixed_4u_config5_U0_res_V_data_3_V_write),
    .if_dout(layer5_out_V_data_3_V_dout),
    .if_empty_n(layer5_out_V_data_3_V_empty_n),
    .if_read(relu_array_array_ap_fixed_4u_relu_config6_U0_data_V_data_3_V_read)
);

fifo_w32_d256_A layer6_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_4u_relu_config6_U0_res_V_data_0_V_din),
    .if_full_n(layer6_out_V_data_0_V_full_n),
    .if_write(relu_array_array_ap_fixed_4u_relu_config6_U0_res_V_data_0_V_write),
    .if_dout(layer6_out_V_data_0_V_dout),
    .if_empty_n(layer6_out_V_data_0_V_empty_n),
    .if_read(pooling2d_cl_array_array_ap_fixed_4u_config7_U0_data_V_data_0_V_read)
);

fifo_w32_d256_A layer6_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_4u_relu_config6_U0_res_V_data_1_V_din),
    .if_full_n(layer6_out_V_data_1_V_full_n),
    .if_write(relu_array_array_ap_fixed_4u_relu_config6_U0_res_V_data_1_V_write),
    .if_dout(layer6_out_V_data_1_V_dout),
    .if_empty_n(layer6_out_V_data_1_V_empty_n),
    .if_read(pooling2d_cl_array_array_ap_fixed_4u_config7_U0_data_V_data_1_V_read)
);

fifo_w32_d256_A layer6_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_4u_relu_config6_U0_res_V_data_2_V_din),
    .if_full_n(layer6_out_V_data_2_V_full_n),
    .if_write(relu_array_array_ap_fixed_4u_relu_config6_U0_res_V_data_2_V_write),
    .if_dout(layer6_out_V_data_2_V_dout),
    .if_empty_n(layer6_out_V_data_2_V_empty_n),
    .if_read(pooling2d_cl_array_array_ap_fixed_4u_config7_U0_data_V_data_2_V_read)
);

fifo_w32_d256_A layer6_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_4u_relu_config6_U0_res_V_data_3_V_din),
    .if_full_n(layer6_out_V_data_3_V_full_n),
    .if_write(relu_array_array_ap_fixed_4u_relu_config6_U0_res_V_data_3_V_write),
    .if_dout(layer6_out_V_data_3_V_dout),
    .if_empty_n(layer6_out_V_data_3_V_empty_n),
    .if_read(pooling2d_cl_array_array_ap_fixed_4u_config7_U0_data_V_data_3_V_read)
);

fifo_w32_d64_A layer7_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling2d_cl_array_array_ap_fixed_4u_config7_U0_res_V_data_0_V_din),
    .if_full_n(layer7_out_V_data_0_V_full_n),
    .if_write(pooling2d_cl_array_array_ap_fixed_4u_config7_U0_res_V_data_0_V_write),
    .if_dout(layer7_out_V_data_0_V_dout),
    .if_empty_n(layer7_out_V_data_0_V_empty_n),
    .if_read(zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_data_V_data_0_V_read)
);

fifo_w32_d64_A layer7_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling2d_cl_array_array_ap_fixed_4u_config7_U0_res_V_data_1_V_din),
    .if_full_n(layer7_out_V_data_1_V_full_n),
    .if_write(pooling2d_cl_array_array_ap_fixed_4u_config7_U0_res_V_data_1_V_write),
    .if_dout(layer7_out_V_data_1_V_dout),
    .if_empty_n(layer7_out_V_data_1_V_empty_n),
    .if_read(zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_data_V_data_1_V_read)
);

fifo_w32_d64_A layer7_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling2d_cl_array_array_ap_fixed_4u_config7_U0_res_V_data_2_V_din),
    .if_full_n(layer7_out_V_data_2_V_full_n),
    .if_write(pooling2d_cl_array_array_ap_fixed_4u_config7_U0_res_V_data_2_V_write),
    .if_dout(layer7_out_V_data_2_V_dout),
    .if_empty_n(layer7_out_V_data_2_V_empty_n),
    .if_read(zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_data_V_data_2_V_read)
);

fifo_w32_d64_A layer7_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling2d_cl_array_array_ap_fixed_4u_config7_U0_res_V_data_3_V_din),
    .if_full_n(layer7_out_V_data_3_V_full_n),
    .if_write(pooling2d_cl_array_array_ap_fixed_4u_config7_U0_res_V_data_3_V_write),
    .if_dout(layer7_out_V_data_3_V_dout),
    .if_empty_n(layer7_out_V_data_3_V_empty_n),
    .if_read(zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_data_V_data_3_V_read)
);

fifo_w32_d100_A layer24_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_res_V_data_0_V_din),
    .if_full_n(layer24_out_V_data_0_V_full_n),
    .if_write(zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_res_V_data_0_V_write),
    .if_dout(layer24_out_V_data_0_V_dout),
    .if_empty_n(layer24_out_V_data_0_V_empty_n),
    .if_read(conv_2d_cl_array_array_ap_fixed_4u_config8_U0_data_V_data_0_V_read)
);

fifo_w32_d100_A layer24_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_res_V_data_1_V_din),
    .if_full_n(layer24_out_V_data_1_V_full_n),
    .if_write(zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_res_V_data_1_V_write),
    .if_dout(layer24_out_V_data_1_V_dout),
    .if_empty_n(layer24_out_V_data_1_V_empty_n),
    .if_read(conv_2d_cl_array_array_ap_fixed_4u_config8_U0_data_V_data_1_V_read)
);

fifo_w32_d100_A layer24_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_res_V_data_2_V_din),
    .if_full_n(layer24_out_V_data_2_V_full_n),
    .if_write(zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_res_V_data_2_V_write),
    .if_dout(layer24_out_V_data_2_V_dout),
    .if_empty_n(layer24_out_V_data_2_V_empty_n),
    .if_read(conv_2d_cl_array_array_ap_fixed_4u_config8_U0_data_V_data_2_V_read)
);

fifo_w32_d100_A layer24_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_res_V_data_3_V_din),
    .if_full_n(layer24_out_V_data_3_V_full_n),
    .if_write(zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_res_V_data_3_V_write),
    .if_dout(layer24_out_V_data_3_V_dout),
    .if_empty_n(layer24_out_V_data_3_V_empty_n),
    .if_read(conv_2d_cl_array_array_ap_fixed_4u_config8_U0_data_V_data_3_V_read)
);

fifo_w32_d64_A layer8_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_array_ap_fixed_4u_config8_U0_res_V_data_0_V_din),
    .if_full_n(layer8_out_V_data_0_V_full_n),
    .if_write(conv_2d_cl_array_array_ap_fixed_4u_config8_U0_res_V_data_0_V_write),
    .if_dout(layer8_out_V_data_0_V_dout),
    .if_empty_n(layer8_out_V_data_0_V_empty_n),
    .if_read(relu_array_array_ap_fixed_4u_relu_config9_U0_data_V_data_0_V_read)
);

fifo_w32_d64_A layer8_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_array_ap_fixed_4u_config8_U0_res_V_data_1_V_din),
    .if_full_n(layer8_out_V_data_1_V_full_n),
    .if_write(conv_2d_cl_array_array_ap_fixed_4u_config8_U0_res_V_data_1_V_write),
    .if_dout(layer8_out_V_data_1_V_dout),
    .if_empty_n(layer8_out_V_data_1_V_empty_n),
    .if_read(relu_array_array_ap_fixed_4u_relu_config9_U0_data_V_data_1_V_read)
);

fifo_w32_d64_A layer8_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_array_ap_fixed_4u_config8_U0_res_V_data_2_V_din),
    .if_full_n(layer8_out_V_data_2_V_full_n),
    .if_write(conv_2d_cl_array_array_ap_fixed_4u_config8_U0_res_V_data_2_V_write),
    .if_dout(layer8_out_V_data_2_V_dout),
    .if_empty_n(layer8_out_V_data_2_V_empty_n),
    .if_read(relu_array_array_ap_fixed_4u_relu_config9_U0_data_V_data_2_V_read)
);

fifo_w32_d64_A layer8_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_array_ap_fixed_4u_config8_U0_res_V_data_3_V_din),
    .if_full_n(layer8_out_V_data_3_V_full_n),
    .if_write(conv_2d_cl_array_array_ap_fixed_4u_config8_U0_res_V_data_3_V_write),
    .if_dout(layer8_out_V_data_3_V_dout),
    .if_empty_n(layer8_out_V_data_3_V_empty_n),
    .if_read(relu_array_array_ap_fixed_4u_relu_config9_U0_data_V_data_3_V_read)
);

fifo_w32_d64_A layer9_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_4u_relu_config9_U0_res_V_data_0_V_din),
    .if_full_n(layer9_out_V_data_0_V_full_n),
    .if_write(relu_array_array_ap_fixed_4u_relu_config9_U0_res_V_data_0_V_write),
    .if_dout(layer9_out_V_data_0_V_dout),
    .if_empty_n(layer9_out_V_data_0_V_empty_n),
    .if_read(pooling2d_cl_array_array_ap_fixed_4u_config10_U0_data_V_data_0_V_read)
);

fifo_w32_d64_A layer9_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_4u_relu_config9_U0_res_V_data_1_V_din),
    .if_full_n(layer9_out_V_data_1_V_full_n),
    .if_write(relu_array_array_ap_fixed_4u_relu_config9_U0_res_V_data_1_V_write),
    .if_dout(layer9_out_V_data_1_V_dout),
    .if_empty_n(layer9_out_V_data_1_V_empty_n),
    .if_read(pooling2d_cl_array_array_ap_fixed_4u_config10_U0_data_V_data_1_V_read)
);

fifo_w32_d64_A layer9_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_4u_relu_config9_U0_res_V_data_2_V_din),
    .if_full_n(layer9_out_V_data_2_V_full_n),
    .if_write(relu_array_array_ap_fixed_4u_relu_config9_U0_res_V_data_2_V_write),
    .if_dout(layer9_out_V_data_2_V_dout),
    .if_empty_n(layer9_out_V_data_2_V_empty_n),
    .if_read(pooling2d_cl_array_array_ap_fixed_4u_config10_U0_data_V_data_2_V_read)
);

fifo_w32_d64_A layer9_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_4u_relu_config9_U0_res_V_data_3_V_din),
    .if_full_n(layer9_out_V_data_3_V_full_n),
    .if_write(relu_array_array_ap_fixed_4u_relu_config9_U0_res_V_data_3_V_write),
    .if_dout(layer9_out_V_data_3_V_dout),
    .if_empty_n(layer9_out_V_data_3_V_empty_n),
    .if_read(pooling2d_cl_array_array_ap_fixed_4u_config10_U0_data_V_data_3_V_read)
);

fifo_w32_d16_A layer10_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling2d_cl_array_array_ap_fixed_4u_config10_U0_res_V_data_0_V_din),
    .if_full_n(layer10_out_V_data_0_V_full_n),
    .if_write(pooling2d_cl_array_array_ap_fixed_4u_config10_U0_res_V_data_0_V_write),
    .if_dout(layer10_out_V_data_0_V_dout),
    .if_empty_n(layer10_out_V_data_0_V_empty_n),
    .if_read(zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_data_V_data_0_V_read)
);

fifo_w32_d16_A layer10_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling2d_cl_array_array_ap_fixed_4u_config10_U0_res_V_data_1_V_din),
    .if_full_n(layer10_out_V_data_1_V_full_n),
    .if_write(pooling2d_cl_array_array_ap_fixed_4u_config10_U0_res_V_data_1_V_write),
    .if_dout(layer10_out_V_data_1_V_dout),
    .if_empty_n(layer10_out_V_data_1_V_empty_n),
    .if_read(zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_data_V_data_1_V_read)
);

fifo_w32_d16_A layer10_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling2d_cl_array_array_ap_fixed_4u_config10_U0_res_V_data_2_V_din),
    .if_full_n(layer10_out_V_data_2_V_full_n),
    .if_write(pooling2d_cl_array_array_ap_fixed_4u_config10_U0_res_V_data_2_V_write),
    .if_dout(layer10_out_V_data_2_V_dout),
    .if_empty_n(layer10_out_V_data_2_V_empty_n),
    .if_read(zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_data_V_data_2_V_read)
);

fifo_w32_d16_A layer10_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling2d_cl_array_array_ap_fixed_4u_config10_U0_res_V_data_3_V_din),
    .if_full_n(layer10_out_V_data_3_V_full_n),
    .if_write(pooling2d_cl_array_array_ap_fixed_4u_config10_U0_res_V_data_3_V_write),
    .if_dout(layer10_out_V_data_3_V_dout),
    .if_empty_n(layer10_out_V_data_3_V_empty_n),
    .if_read(zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_data_V_data_3_V_read)
);

fifo_w32_d36_A layer25_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_res_V_data_0_V_din),
    .if_full_n(layer25_out_V_data_0_V_full_n),
    .if_write(zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_res_V_data_0_V_write),
    .if_dout(layer25_out_V_data_0_V_dout),
    .if_empty_n(layer25_out_V_data_0_V_empty_n),
    .if_read(conv_2d_cl_array_array_ap_fixed_4u_config11_U0_data_V_data_0_V_read)
);

fifo_w32_d36_A layer25_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_res_V_data_1_V_din),
    .if_full_n(layer25_out_V_data_1_V_full_n),
    .if_write(zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_res_V_data_1_V_write),
    .if_dout(layer25_out_V_data_1_V_dout),
    .if_empty_n(layer25_out_V_data_1_V_empty_n),
    .if_read(conv_2d_cl_array_array_ap_fixed_4u_config11_U0_data_V_data_1_V_read)
);

fifo_w32_d36_A layer25_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_res_V_data_2_V_din),
    .if_full_n(layer25_out_V_data_2_V_full_n),
    .if_write(zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_res_V_data_2_V_write),
    .if_dout(layer25_out_V_data_2_V_dout),
    .if_empty_n(layer25_out_V_data_2_V_empty_n),
    .if_read(conv_2d_cl_array_array_ap_fixed_4u_config11_U0_data_V_data_2_V_read)
);

fifo_w32_d36_A layer25_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_res_V_data_3_V_din),
    .if_full_n(layer25_out_V_data_3_V_full_n),
    .if_write(zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_res_V_data_3_V_write),
    .if_dout(layer25_out_V_data_3_V_dout),
    .if_empty_n(layer25_out_V_data_3_V_empty_n),
    .if_read(conv_2d_cl_array_array_ap_fixed_4u_config11_U0_data_V_data_3_V_read)
);

fifo_w32_d16_A layer11_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_array_ap_fixed_4u_config11_U0_res_V_data_0_V_din),
    .if_full_n(layer11_out_V_data_0_V_full_n),
    .if_write(conv_2d_cl_array_array_ap_fixed_4u_config11_U0_res_V_data_0_V_write),
    .if_dout(layer11_out_V_data_0_V_dout),
    .if_empty_n(layer11_out_V_data_0_V_empty_n),
    .if_read(relu_array_array_ap_fixed_4u_relu_config12_U0_data_V_data_0_V_read)
);

fifo_w32_d16_A layer11_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_array_ap_fixed_4u_config11_U0_res_V_data_1_V_din),
    .if_full_n(layer11_out_V_data_1_V_full_n),
    .if_write(conv_2d_cl_array_array_ap_fixed_4u_config11_U0_res_V_data_1_V_write),
    .if_dout(layer11_out_V_data_1_V_dout),
    .if_empty_n(layer11_out_V_data_1_V_empty_n),
    .if_read(relu_array_array_ap_fixed_4u_relu_config12_U0_data_V_data_1_V_read)
);

fifo_w32_d16_A layer11_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_array_ap_fixed_4u_config11_U0_res_V_data_2_V_din),
    .if_full_n(layer11_out_V_data_2_V_full_n),
    .if_write(conv_2d_cl_array_array_ap_fixed_4u_config11_U0_res_V_data_2_V_write),
    .if_dout(layer11_out_V_data_2_V_dout),
    .if_empty_n(layer11_out_V_data_2_V_empty_n),
    .if_read(relu_array_array_ap_fixed_4u_relu_config12_U0_data_V_data_2_V_read)
);

fifo_w32_d16_A layer11_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_array_ap_fixed_4u_config11_U0_res_V_data_3_V_din),
    .if_full_n(layer11_out_V_data_3_V_full_n),
    .if_write(conv_2d_cl_array_array_ap_fixed_4u_config11_U0_res_V_data_3_V_write),
    .if_dout(layer11_out_V_data_3_V_dout),
    .if_empty_n(layer11_out_V_data_3_V_empty_n),
    .if_read(relu_array_array_ap_fixed_4u_relu_config12_U0_data_V_data_3_V_read)
);

fifo_w32_d16_A layer12_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_4u_relu_config12_U0_res_V_data_0_V_din),
    .if_full_n(layer12_out_V_data_0_V_full_n),
    .if_write(relu_array_array_ap_fixed_4u_relu_config12_U0_res_V_data_0_V_write),
    .if_dout(layer12_out_V_data_0_V_dout),
    .if_empty_n(layer12_out_V_data_0_V_empty_n),
    .if_read(resize_nearest_array_ap_fixed_4u_config13_U0_image_V_data_0_V_read)
);

fifo_w32_d16_A layer12_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_4u_relu_config12_U0_res_V_data_1_V_din),
    .if_full_n(layer12_out_V_data_1_V_full_n),
    .if_write(relu_array_array_ap_fixed_4u_relu_config12_U0_res_V_data_1_V_write),
    .if_dout(layer12_out_V_data_1_V_dout),
    .if_empty_n(layer12_out_V_data_1_V_empty_n),
    .if_read(resize_nearest_array_ap_fixed_4u_config13_U0_image_V_data_1_V_read)
);

fifo_w32_d16_A layer12_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_4u_relu_config12_U0_res_V_data_2_V_din),
    .if_full_n(layer12_out_V_data_2_V_full_n),
    .if_write(relu_array_array_ap_fixed_4u_relu_config12_U0_res_V_data_2_V_write),
    .if_dout(layer12_out_V_data_2_V_dout),
    .if_empty_n(layer12_out_V_data_2_V_empty_n),
    .if_read(resize_nearest_array_ap_fixed_4u_config13_U0_image_V_data_2_V_read)
);

fifo_w32_d16_A layer12_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_4u_relu_config12_U0_res_V_data_3_V_din),
    .if_full_n(layer12_out_V_data_3_V_full_n),
    .if_write(relu_array_array_ap_fixed_4u_relu_config12_U0_res_V_data_3_V_write),
    .if_dout(layer12_out_V_data_3_V_dout),
    .if_empty_n(layer12_out_V_data_3_V_empty_n),
    .if_read(resize_nearest_array_ap_fixed_4u_config13_U0_image_V_data_3_V_read)
);

fifo_w32_d64_A layer13_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(resize_nearest_array_ap_fixed_4u_config13_U0_resized_V_data_0_V_din),
    .if_full_n(layer13_out_V_data_0_V_full_n),
    .if_write(resize_nearest_array_ap_fixed_4u_config13_U0_resized_V_data_0_V_write),
    .if_dout(layer13_out_V_data_0_V_dout),
    .if_empty_n(layer13_out_V_data_0_V_empty_n),
    .if_read(zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_data_V_data_0_V_read)
);

fifo_w32_d64_A layer13_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(resize_nearest_array_ap_fixed_4u_config13_U0_resized_V_data_1_V_din),
    .if_full_n(layer13_out_V_data_1_V_full_n),
    .if_write(resize_nearest_array_ap_fixed_4u_config13_U0_resized_V_data_1_V_write),
    .if_dout(layer13_out_V_data_1_V_dout),
    .if_empty_n(layer13_out_V_data_1_V_empty_n),
    .if_read(zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_data_V_data_1_V_read)
);

fifo_w32_d64_A layer13_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(resize_nearest_array_ap_fixed_4u_config13_U0_resized_V_data_2_V_din),
    .if_full_n(layer13_out_V_data_2_V_full_n),
    .if_write(resize_nearest_array_ap_fixed_4u_config13_U0_resized_V_data_2_V_write),
    .if_dout(layer13_out_V_data_2_V_dout),
    .if_empty_n(layer13_out_V_data_2_V_empty_n),
    .if_read(zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_data_V_data_2_V_read)
);

fifo_w32_d64_A layer13_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(resize_nearest_array_ap_fixed_4u_config13_U0_resized_V_data_3_V_din),
    .if_full_n(layer13_out_V_data_3_V_full_n),
    .if_write(resize_nearest_array_ap_fixed_4u_config13_U0_resized_V_data_3_V_write),
    .if_dout(layer13_out_V_data_3_V_dout),
    .if_empty_n(layer13_out_V_data_3_V_empty_n),
    .if_read(zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_data_V_data_3_V_read)
);

fifo_w32_d100_A layer26_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_res_V_data_0_V_din),
    .if_full_n(layer26_out_V_data_0_V_full_n),
    .if_write(zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_res_V_data_0_V_write),
    .if_dout(layer26_out_V_data_0_V_dout),
    .if_empty_n(layer26_out_V_data_0_V_empty_n),
    .if_read(conv_2d_cl_array_array_ap_fixed_4u_config14_U0_data_V_data_0_V_read)
);

fifo_w32_d100_A layer26_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_res_V_data_1_V_din),
    .if_full_n(layer26_out_V_data_1_V_full_n),
    .if_write(zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_res_V_data_1_V_write),
    .if_dout(layer26_out_V_data_1_V_dout),
    .if_empty_n(layer26_out_V_data_1_V_empty_n),
    .if_read(conv_2d_cl_array_array_ap_fixed_4u_config14_U0_data_V_data_1_V_read)
);

fifo_w32_d100_A layer26_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_res_V_data_2_V_din),
    .if_full_n(layer26_out_V_data_2_V_full_n),
    .if_write(zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_res_V_data_2_V_write),
    .if_dout(layer26_out_V_data_2_V_dout),
    .if_empty_n(layer26_out_V_data_2_V_empty_n),
    .if_read(conv_2d_cl_array_array_ap_fixed_4u_config14_U0_data_V_data_2_V_read)
);

fifo_w32_d100_A layer26_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_res_V_data_3_V_din),
    .if_full_n(layer26_out_V_data_3_V_full_n),
    .if_write(zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_res_V_data_3_V_write),
    .if_dout(layer26_out_V_data_3_V_dout),
    .if_empty_n(layer26_out_V_data_3_V_empty_n),
    .if_read(conv_2d_cl_array_array_ap_fixed_4u_config14_U0_data_V_data_3_V_read)
);

fifo_w32_d64_A layer14_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_array_ap_fixed_4u_config14_U0_res_V_data_0_V_din),
    .if_full_n(layer14_out_V_data_0_V_full_n),
    .if_write(conv_2d_cl_array_array_ap_fixed_4u_config14_U0_res_V_data_0_V_write),
    .if_dout(layer14_out_V_data_0_V_dout),
    .if_empty_n(layer14_out_V_data_0_V_empty_n),
    .if_read(relu_array_array_ap_fixed_4u_relu_config15_U0_data_V_data_0_V_read)
);

fifo_w32_d64_A layer14_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_array_ap_fixed_4u_config14_U0_res_V_data_1_V_din),
    .if_full_n(layer14_out_V_data_1_V_full_n),
    .if_write(conv_2d_cl_array_array_ap_fixed_4u_config14_U0_res_V_data_1_V_write),
    .if_dout(layer14_out_V_data_1_V_dout),
    .if_empty_n(layer14_out_V_data_1_V_empty_n),
    .if_read(relu_array_array_ap_fixed_4u_relu_config15_U0_data_V_data_1_V_read)
);

fifo_w32_d64_A layer14_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_array_ap_fixed_4u_config14_U0_res_V_data_2_V_din),
    .if_full_n(layer14_out_V_data_2_V_full_n),
    .if_write(conv_2d_cl_array_array_ap_fixed_4u_config14_U0_res_V_data_2_V_write),
    .if_dout(layer14_out_V_data_2_V_dout),
    .if_empty_n(layer14_out_V_data_2_V_empty_n),
    .if_read(relu_array_array_ap_fixed_4u_relu_config15_U0_data_V_data_2_V_read)
);

fifo_w32_d64_A layer14_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_array_ap_fixed_4u_config14_U0_res_V_data_3_V_din),
    .if_full_n(layer14_out_V_data_3_V_full_n),
    .if_write(conv_2d_cl_array_array_ap_fixed_4u_config14_U0_res_V_data_3_V_write),
    .if_dout(layer14_out_V_data_3_V_dout),
    .if_empty_n(layer14_out_V_data_3_V_empty_n),
    .if_read(relu_array_array_ap_fixed_4u_relu_config15_U0_data_V_data_3_V_read)
);

fifo_w32_d64_A layer15_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_4u_relu_config15_U0_res_V_data_0_V_din),
    .if_full_n(layer15_out_V_data_0_V_full_n),
    .if_write(relu_array_array_ap_fixed_4u_relu_config15_U0_res_V_data_0_V_write),
    .if_dout(layer15_out_V_data_0_V_dout),
    .if_empty_n(layer15_out_V_data_0_V_empty_n),
    .if_read(resize_nearest_array_ap_fixed_4u_config16_U0_image_V_data_0_V_read)
);

fifo_w32_d64_A layer15_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_4u_relu_config15_U0_res_V_data_1_V_din),
    .if_full_n(layer15_out_V_data_1_V_full_n),
    .if_write(relu_array_array_ap_fixed_4u_relu_config15_U0_res_V_data_1_V_write),
    .if_dout(layer15_out_V_data_1_V_dout),
    .if_empty_n(layer15_out_V_data_1_V_empty_n),
    .if_read(resize_nearest_array_ap_fixed_4u_config16_U0_image_V_data_1_V_read)
);

fifo_w32_d64_A layer15_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_4u_relu_config15_U0_res_V_data_2_V_din),
    .if_full_n(layer15_out_V_data_2_V_full_n),
    .if_write(relu_array_array_ap_fixed_4u_relu_config15_U0_res_V_data_2_V_write),
    .if_dout(layer15_out_V_data_2_V_dout),
    .if_empty_n(layer15_out_V_data_2_V_empty_n),
    .if_read(resize_nearest_array_ap_fixed_4u_config16_U0_image_V_data_2_V_read)
);

fifo_w32_d64_A layer15_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_4u_relu_config15_U0_res_V_data_3_V_din),
    .if_full_n(layer15_out_V_data_3_V_full_n),
    .if_write(relu_array_array_ap_fixed_4u_relu_config15_U0_res_V_data_3_V_write),
    .if_dout(layer15_out_V_data_3_V_dout),
    .if_empty_n(layer15_out_V_data_3_V_empty_n),
    .if_read(resize_nearest_array_ap_fixed_4u_config16_U0_image_V_data_3_V_read)
);

fifo_w32_d256_A layer16_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(resize_nearest_array_ap_fixed_4u_config16_U0_resized_V_data_0_V_din),
    .if_full_n(layer16_out_V_data_0_V_full_n),
    .if_write(resize_nearest_array_ap_fixed_4u_config16_U0_resized_V_data_0_V_write),
    .if_dout(layer16_out_V_data_0_V_dout),
    .if_empty_n(layer16_out_V_data_0_V_empty_n),
    .if_read(zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_data_V_data_0_V_read)
);

fifo_w32_d256_A layer16_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(resize_nearest_array_ap_fixed_4u_config16_U0_resized_V_data_1_V_din),
    .if_full_n(layer16_out_V_data_1_V_full_n),
    .if_write(resize_nearest_array_ap_fixed_4u_config16_U0_resized_V_data_1_V_write),
    .if_dout(layer16_out_V_data_1_V_dout),
    .if_empty_n(layer16_out_V_data_1_V_empty_n),
    .if_read(zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_data_V_data_1_V_read)
);

fifo_w32_d256_A layer16_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(resize_nearest_array_ap_fixed_4u_config16_U0_resized_V_data_2_V_din),
    .if_full_n(layer16_out_V_data_2_V_full_n),
    .if_write(resize_nearest_array_ap_fixed_4u_config16_U0_resized_V_data_2_V_write),
    .if_dout(layer16_out_V_data_2_V_dout),
    .if_empty_n(layer16_out_V_data_2_V_empty_n),
    .if_read(zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_data_V_data_2_V_read)
);

fifo_w32_d256_A layer16_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(resize_nearest_array_ap_fixed_4u_config16_U0_resized_V_data_3_V_din),
    .if_full_n(layer16_out_V_data_3_V_full_n),
    .if_write(resize_nearest_array_ap_fixed_4u_config16_U0_resized_V_data_3_V_write),
    .if_dout(layer16_out_V_data_3_V_dout),
    .if_empty_n(layer16_out_V_data_3_V_empty_n),
    .if_read(zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_data_V_data_3_V_read)
);

fifo_w32_d324_A layer27_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_res_V_data_0_V_din),
    .if_full_n(layer27_out_V_data_0_V_full_n),
    .if_write(zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_res_V_data_0_V_write),
    .if_dout(layer27_out_V_data_0_V_dout),
    .if_empty_n(layer27_out_V_data_0_V_empty_n),
    .if_read(conv_2d_cl_array_array_ap_fixed_8u_config17_U0_data_V_data_0_V_read)
);

fifo_w32_d324_A layer27_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_res_V_data_1_V_din),
    .if_full_n(layer27_out_V_data_1_V_full_n),
    .if_write(zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_res_V_data_1_V_write),
    .if_dout(layer27_out_V_data_1_V_dout),
    .if_empty_n(layer27_out_V_data_1_V_empty_n),
    .if_read(conv_2d_cl_array_array_ap_fixed_8u_config17_U0_data_V_data_1_V_read)
);

fifo_w32_d324_A layer27_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_res_V_data_2_V_din),
    .if_full_n(layer27_out_V_data_2_V_full_n),
    .if_write(zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_res_V_data_2_V_write),
    .if_dout(layer27_out_V_data_2_V_dout),
    .if_empty_n(layer27_out_V_data_2_V_empty_n),
    .if_read(conv_2d_cl_array_array_ap_fixed_8u_config17_U0_data_V_data_2_V_read)
);

fifo_w32_d324_A layer27_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_res_V_data_3_V_din),
    .if_full_n(layer27_out_V_data_3_V_full_n),
    .if_write(zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_res_V_data_3_V_write),
    .if_dout(layer27_out_V_data_3_V_dout),
    .if_empty_n(layer27_out_V_data_3_V_empty_n),
    .if_read(conv_2d_cl_array_array_ap_fixed_8u_config17_U0_data_V_data_3_V_read)
);

fifo_w32_d256_A layer17_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_array_ap_fixed_8u_config17_U0_res_V_data_0_V_din),
    .if_full_n(layer17_out_V_data_0_V_full_n),
    .if_write(conv_2d_cl_array_array_ap_fixed_8u_config17_U0_res_V_data_0_V_write),
    .if_dout(layer17_out_V_data_0_V_dout),
    .if_empty_n(layer17_out_V_data_0_V_empty_n),
    .if_read(relu_array_array_ap_fixed_8u_relu_config18_U0_data_V_data_0_V_read)
);

fifo_w32_d256_A layer17_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_array_ap_fixed_8u_config17_U0_res_V_data_1_V_din),
    .if_full_n(layer17_out_V_data_1_V_full_n),
    .if_write(conv_2d_cl_array_array_ap_fixed_8u_config17_U0_res_V_data_1_V_write),
    .if_dout(layer17_out_V_data_1_V_dout),
    .if_empty_n(layer17_out_V_data_1_V_empty_n),
    .if_read(relu_array_array_ap_fixed_8u_relu_config18_U0_data_V_data_1_V_read)
);

fifo_w32_d256_A layer17_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_array_ap_fixed_8u_config17_U0_res_V_data_2_V_din),
    .if_full_n(layer17_out_V_data_2_V_full_n),
    .if_write(conv_2d_cl_array_array_ap_fixed_8u_config17_U0_res_V_data_2_V_write),
    .if_dout(layer17_out_V_data_2_V_dout),
    .if_empty_n(layer17_out_V_data_2_V_empty_n),
    .if_read(relu_array_array_ap_fixed_8u_relu_config18_U0_data_V_data_2_V_read)
);

fifo_w32_d256_A layer17_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_array_ap_fixed_8u_config17_U0_res_V_data_3_V_din),
    .if_full_n(layer17_out_V_data_3_V_full_n),
    .if_write(conv_2d_cl_array_array_ap_fixed_8u_config17_U0_res_V_data_3_V_write),
    .if_dout(layer17_out_V_data_3_V_dout),
    .if_empty_n(layer17_out_V_data_3_V_empty_n),
    .if_read(relu_array_array_ap_fixed_8u_relu_config18_U0_data_V_data_3_V_read)
);

fifo_w32_d256_A layer17_out_V_data_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_array_ap_fixed_8u_config17_U0_res_V_data_4_V_din),
    .if_full_n(layer17_out_V_data_4_V_full_n),
    .if_write(conv_2d_cl_array_array_ap_fixed_8u_config17_U0_res_V_data_4_V_write),
    .if_dout(layer17_out_V_data_4_V_dout),
    .if_empty_n(layer17_out_V_data_4_V_empty_n),
    .if_read(relu_array_array_ap_fixed_8u_relu_config18_U0_data_V_data_4_V_read)
);

fifo_w32_d256_A layer17_out_V_data_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_array_ap_fixed_8u_config17_U0_res_V_data_5_V_din),
    .if_full_n(layer17_out_V_data_5_V_full_n),
    .if_write(conv_2d_cl_array_array_ap_fixed_8u_config17_U0_res_V_data_5_V_write),
    .if_dout(layer17_out_V_data_5_V_dout),
    .if_empty_n(layer17_out_V_data_5_V_empty_n),
    .if_read(relu_array_array_ap_fixed_8u_relu_config18_U0_data_V_data_5_V_read)
);

fifo_w32_d256_A layer17_out_V_data_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_array_ap_fixed_8u_config17_U0_res_V_data_6_V_din),
    .if_full_n(layer17_out_V_data_6_V_full_n),
    .if_write(conv_2d_cl_array_array_ap_fixed_8u_config17_U0_res_V_data_6_V_write),
    .if_dout(layer17_out_V_data_6_V_dout),
    .if_empty_n(layer17_out_V_data_6_V_empty_n),
    .if_read(relu_array_array_ap_fixed_8u_relu_config18_U0_data_V_data_6_V_read)
);

fifo_w32_d256_A layer17_out_V_data_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_array_ap_fixed_8u_config17_U0_res_V_data_7_V_din),
    .if_full_n(layer17_out_V_data_7_V_full_n),
    .if_write(conv_2d_cl_array_array_ap_fixed_8u_config17_U0_res_V_data_7_V_write),
    .if_dout(layer17_out_V_data_7_V_dout),
    .if_empty_n(layer17_out_V_data_7_V_empty_n),
    .if_read(relu_array_array_ap_fixed_8u_relu_config18_U0_data_V_data_7_V_read)
);

fifo_w32_d256_A layer18_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_8u_relu_config18_U0_res_V_data_0_V_din),
    .if_full_n(layer18_out_V_data_0_V_full_n),
    .if_write(relu_array_array_ap_fixed_8u_relu_config18_U0_res_V_data_0_V_write),
    .if_dout(layer18_out_V_data_0_V_dout),
    .if_empty_n(layer18_out_V_data_0_V_empty_n),
    .if_read(resize_nearest_array_ap_fixed_8u_config19_U0_image_V_data_0_V_read)
);

fifo_w32_d256_A layer18_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_8u_relu_config18_U0_res_V_data_1_V_din),
    .if_full_n(layer18_out_V_data_1_V_full_n),
    .if_write(relu_array_array_ap_fixed_8u_relu_config18_U0_res_V_data_1_V_write),
    .if_dout(layer18_out_V_data_1_V_dout),
    .if_empty_n(layer18_out_V_data_1_V_empty_n),
    .if_read(resize_nearest_array_ap_fixed_8u_config19_U0_image_V_data_1_V_read)
);

fifo_w32_d256_A layer18_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_8u_relu_config18_U0_res_V_data_2_V_din),
    .if_full_n(layer18_out_V_data_2_V_full_n),
    .if_write(relu_array_array_ap_fixed_8u_relu_config18_U0_res_V_data_2_V_write),
    .if_dout(layer18_out_V_data_2_V_dout),
    .if_empty_n(layer18_out_V_data_2_V_empty_n),
    .if_read(resize_nearest_array_ap_fixed_8u_config19_U0_image_V_data_2_V_read)
);

fifo_w32_d256_A layer18_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_8u_relu_config18_U0_res_V_data_3_V_din),
    .if_full_n(layer18_out_V_data_3_V_full_n),
    .if_write(relu_array_array_ap_fixed_8u_relu_config18_U0_res_V_data_3_V_write),
    .if_dout(layer18_out_V_data_3_V_dout),
    .if_empty_n(layer18_out_V_data_3_V_empty_n),
    .if_read(resize_nearest_array_ap_fixed_8u_config19_U0_image_V_data_3_V_read)
);

fifo_w32_d256_A layer18_out_V_data_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_8u_relu_config18_U0_res_V_data_4_V_din),
    .if_full_n(layer18_out_V_data_4_V_full_n),
    .if_write(relu_array_array_ap_fixed_8u_relu_config18_U0_res_V_data_4_V_write),
    .if_dout(layer18_out_V_data_4_V_dout),
    .if_empty_n(layer18_out_V_data_4_V_empty_n),
    .if_read(resize_nearest_array_ap_fixed_8u_config19_U0_image_V_data_4_V_read)
);

fifo_w32_d256_A layer18_out_V_data_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_8u_relu_config18_U0_res_V_data_5_V_din),
    .if_full_n(layer18_out_V_data_5_V_full_n),
    .if_write(relu_array_array_ap_fixed_8u_relu_config18_U0_res_V_data_5_V_write),
    .if_dout(layer18_out_V_data_5_V_dout),
    .if_empty_n(layer18_out_V_data_5_V_empty_n),
    .if_read(resize_nearest_array_ap_fixed_8u_config19_U0_image_V_data_5_V_read)
);

fifo_w32_d256_A layer18_out_V_data_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_8u_relu_config18_U0_res_V_data_6_V_din),
    .if_full_n(layer18_out_V_data_6_V_full_n),
    .if_write(relu_array_array_ap_fixed_8u_relu_config18_U0_res_V_data_6_V_write),
    .if_dout(layer18_out_V_data_6_V_dout),
    .if_empty_n(layer18_out_V_data_6_V_empty_n),
    .if_read(resize_nearest_array_ap_fixed_8u_config19_U0_image_V_data_6_V_read)
);

fifo_w32_d256_A layer18_out_V_data_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_8u_relu_config18_U0_res_V_data_7_V_din),
    .if_full_n(layer18_out_V_data_7_V_full_n),
    .if_write(relu_array_array_ap_fixed_8u_relu_config18_U0_res_V_data_7_V_write),
    .if_dout(layer18_out_V_data_7_V_dout),
    .if_empty_n(layer18_out_V_data_7_V_empty_n),
    .if_read(resize_nearest_array_ap_fixed_8u_config19_U0_image_V_data_7_V_read)
);

fifo_w32_d1024_A layer19_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(resize_nearest_array_ap_fixed_8u_config19_U0_resized_V_data_0_V_din),
    .if_full_n(layer19_out_V_data_0_V_full_n),
    .if_write(resize_nearest_array_ap_fixed_8u_config19_U0_resized_V_data_0_V_write),
    .if_dout(layer19_out_V_data_0_V_dout),
    .if_empty_n(layer19_out_V_data_0_V_empty_n),
    .if_read(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_data_V_data_0_V_read)
);

fifo_w32_d1024_A layer19_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(resize_nearest_array_ap_fixed_8u_config19_U0_resized_V_data_1_V_din),
    .if_full_n(layer19_out_V_data_1_V_full_n),
    .if_write(resize_nearest_array_ap_fixed_8u_config19_U0_resized_V_data_1_V_write),
    .if_dout(layer19_out_V_data_1_V_dout),
    .if_empty_n(layer19_out_V_data_1_V_empty_n),
    .if_read(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_data_V_data_1_V_read)
);

fifo_w32_d1024_A layer19_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(resize_nearest_array_ap_fixed_8u_config19_U0_resized_V_data_2_V_din),
    .if_full_n(layer19_out_V_data_2_V_full_n),
    .if_write(resize_nearest_array_ap_fixed_8u_config19_U0_resized_V_data_2_V_write),
    .if_dout(layer19_out_V_data_2_V_dout),
    .if_empty_n(layer19_out_V_data_2_V_empty_n),
    .if_read(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_data_V_data_2_V_read)
);

fifo_w32_d1024_A layer19_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(resize_nearest_array_ap_fixed_8u_config19_U0_resized_V_data_3_V_din),
    .if_full_n(layer19_out_V_data_3_V_full_n),
    .if_write(resize_nearest_array_ap_fixed_8u_config19_U0_resized_V_data_3_V_write),
    .if_dout(layer19_out_V_data_3_V_dout),
    .if_empty_n(layer19_out_V_data_3_V_empty_n),
    .if_read(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_data_V_data_3_V_read)
);

fifo_w32_d1024_A layer19_out_V_data_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(resize_nearest_array_ap_fixed_8u_config19_U0_resized_V_data_4_V_din),
    .if_full_n(layer19_out_V_data_4_V_full_n),
    .if_write(resize_nearest_array_ap_fixed_8u_config19_U0_resized_V_data_4_V_write),
    .if_dout(layer19_out_V_data_4_V_dout),
    .if_empty_n(layer19_out_V_data_4_V_empty_n),
    .if_read(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_data_V_data_4_V_read)
);

fifo_w32_d1024_A layer19_out_V_data_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(resize_nearest_array_ap_fixed_8u_config19_U0_resized_V_data_5_V_din),
    .if_full_n(layer19_out_V_data_5_V_full_n),
    .if_write(resize_nearest_array_ap_fixed_8u_config19_U0_resized_V_data_5_V_write),
    .if_dout(layer19_out_V_data_5_V_dout),
    .if_empty_n(layer19_out_V_data_5_V_empty_n),
    .if_read(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_data_V_data_5_V_read)
);

fifo_w32_d1024_A layer19_out_V_data_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(resize_nearest_array_ap_fixed_8u_config19_U0_resized_V_data_6_V_din),
    .if_full_n(layer19_out_V_data_6_V_full_n),
    .if_write(resize_nearest_array_ap_fixed_8u_config19_U0_resized_V_data_6_V_write),
    .if_dout(layer19_out_V_data_6_V_dout),
    .if_empty_n(layer19_out_V_data_6_V_empty_n),
    .if_read(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_data_V_data_6_V_read)
);

fifo_w32_d1024_A layer19_out_V_data_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(resize_nearest_array_ap_fixed_8u_config19_U0_resized_V_data_7_V_din),
    .if_full_n(layer19_out_V_data_7_V_full_n),
    .if_write(resize_nearest_array_ap_fixed_8u_config19_U0_resized_V_data_7_V_write),
    .if_dout(layer19_out_V_data_7_V_dout),
    .if_empty_n(layer19_out_V_data_7_V_empty_n),
    .if_read(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_data_V_data_7_V_read)
);

fifo_w32_d1156_A layer28_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_res_V_data_0_V_din),
    .if_full_n(layer28_out_V_data_0_V_full_n),
    .if_write(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_res_V_data_0_V_write),
    .if_dout(layer28_out_V_data_0_V_dout),
    .if_empty_n(layer28_out_V_data_0_V_empty_n),
    .if_read(conv_2d_cl_array_array_ap_fixed_1u_config20_U0_data_V_data_0_V_read)
);

fifo_w32_d1156_A layer28_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_res_V_data_1_V_din),
    .if_full_n(layer28_out_V_data_1_V_full_n),
    .if_write(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_res_V_data_1_V_write),
    .if_dout(layer28_out_V_data_1_V_dout),
    .if_empty_n(layer28_out_V_data_1_V_empty_n),
    .if_read(conv_2d_cl_array_array_ap_fixed_1u_config20_U0_data_V_data_1_V_read)
);

fifo_w32_d1156_A layer28_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_res_V_data_2_V_din),
    .if_full_n(layer28_out_V_data_2_V_full_n),
    .if_write(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_res_V_data_2_V_write),
    .if_dout(layer28_out_V_data_2_V_dout),
    .if_empty_n(layer28_out_V_data_2_V_empty_n),
    .if_read(conv_2d_cl_array_array_ap_fixed_1u_config20_U0_data_V_data_2_V_read)
);

fifo_w32_d1156_A layer28_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_res_V_data_3_V_din),
    .if_full_n(layer28_out_V_data_3_V_full_n),
    .if_write(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_res_V_data_3_V_write),
    .if_dout(layer28_out_V_data_3_V_dout),
    .if_empty_n(layer28_out_V_data_3_V_empty_n),
    .if_read(conv_2d_cl_array_array_ap_fixed_1u_config20_U0_data_V_data_3_V_read)
);

fifo_w32_d1156_A layer28_out_V_data_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_res_V_data_4_V_din),
    .if_full_n(layer28_out_V_data_4_V_full_n),
    .if_write(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_res_V_data_4_V_write),
    .if_dout(layer28_out_V_data_4_V_dout),
    .if_empty_n(layer28_out_V_data_4_V_empty_n),
    .if_read(conv_2d_cl_array_array_ap_fixed_1u_config20_U0_data_V_data_4_V_read)
);

fifo_w32_d1156_A layer28_out_V_data_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_res_V_data_5_V_din),
    .if_full_n(layer28_out_V_data_5_V_full_n),
    .if_write(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_res_V_data_5_V_write),
    .if_dout(layer28_out_V_data_5_V_dout),
    .if_empty_n(layer28_out_V_data_5_V_empty_n),
    .if_read(conv_2d_cl_array_array_ap_fixed_1u_config20_U0_data_V_data_5_V_read)
);

fifo_w32_d1156_A layer28_out_V_data_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_res_V_data_6_V_din),
    .if_full_n(layer28_out_V_data_6_V_full_n),
    .if_write(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_res_V_data_6_V_write),
    .if_dout(layer28_out_V_data_6_V_dout),
    .if_empty_n(layer28_out_V_data_6_V_empty_n),
    .if_read(conv_2d_cl_array_array_ap_fixed_1u_config20_U0_data_V_data_6_V_read)
);

fifo_w32_d1156_A layer28_out_V_data_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_res_V_data_7_V_din),
    .if_full_n(layer28_out_V_data_7_V_full_n),
    .if_write(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_res_V_data_7_V_write),
    .if_dout(layer28_out_V_data_7_V_dout),
    .if_empty_n(layer28_out_V_data_7_V_empty_n),
    .if_read(conv_2d_cl_array_array_ap_fixed_1u_config20_U0_data_V_data_7_V_read)
);

fifo_w32_d1024_A layer20_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_array_ap_fixed_1u_config20_U0_res_V_data_V_din),
    .if_full_n(layer20_out_V_data_0_V_full_n),
    .if_write(conv_2d_cl_array_array_ap_fixed_1u_config20_U0_res_V_data_V_write),
    .if_dout(layer20_out_V_data_0_V_dout),
    .if_empty_n(layer20_out_V_data_0_V_empty_n),
    .if_read(relu_array_array_ap_fixed_1u_relu_config21_U0_data_V_data_V_read)
);

start_for_conv_2d_cl_array_array_ap_fixed_8u_config2_U0 start_for_conv_2d_cl_array_array_ap_fixed_8u_config2_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_array_array_ap_fixed_8u_config2_U0_din),
    .if_full_n(start_for_conv_2d_cl_array_array_ap_fixed_8u_config2_U0_full_n),
    .if_write(zeropad2d_cl_array_array_ap_fixed_1u_config22_U0_start_write),
    .if_dout(start_for_conv_2d_cl_array_array_ap_fixed_8u_config2_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_array_array_ap_fixed_8u_config2_U0_empty_n),
    .if_read(conv_2d_cl_array_array_ap_fixed_8u_config2_U0_ap_ready)
);

start_for_relu_array_array_ap_fixed_8u_relu_config3_U0 start_for_relu_array_array_ap_fixed_8u_relu_config3_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_array_array_ap_fixed_8u_relu_config3_U0_din),
    .if_full_n(start_for_relu_array_array_ap_fixed_8u_relu_config3_U0_full_n),
    .if_write(conv_2d_cl_array_array_ap_fixed_8u_config2_U0_start_write),
    .if_dout(start_for_relu_array_array_ap_fixed_8u_relu_config3_U0_dout),
    .if_empty_n(start_for_relu_array_array_ap_fixed_8u_relu_config3_U0_empty_n),
    .if_read(relu_array_array_ap_fixed_8u_relu_config3_U0_ap_ready)
);

start_for_pooling2d_cl_array_array_ap_fixed_8u_config4_U0 start_for_pooling2d_cl_array_array_ap_fixed_8u_config4_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pooling2d_cl_array_array_ap_fixed_8u_config4_U0_din),
    .if_full_n(start_for_pooling2d_cl_array_array_ap_fixed_8u_config4_U0_full_n),
    .if_write(relu_array_array_ap_fixed_8u_relu_config3_U0_start_write),
    .if_dout(start_for_pooling2d_cl_array_array_ap_fixed_8u_config4_U0_dout),
    .if_empty_n(start_for_pooling2d_cl_array_array_ap_fixed_8u_config4_U0_empty_n),
    .if_read(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_ap_ready)
);

start_for_zeropad2d_cl_array_array_ap_fixed_8u_config23_U0 start_for_zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_din),
    .if_full_n(start_for_zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_full_n),
    .if_write(pooling2d_cl_array_array_ap_fixed_8u_config4_U0_start_write),
    .if_dout(start_for_zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_dout),
    .if_empty_n(start_for_zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_empty_n),
    .if_read(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_ap_ready)
);

start_for_conv_2d_cl_array_array_ap_fixed_4u_config5_U0 start_for_conv_2d_cl_array_array_ap_fixed_4u_config5_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_array_array_ap_fixed_4u_config5_U0_din),
    .if_full_n(start_for_conv_2d_cl_array_array_ap_fixed_4u_config5_U0_full_n),
    .if_write(zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_start_write),
    .if_dout(start_for_conv_2d_cl_array_array_ap_fixed_4u_config5_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_array_array_ap_fixed_4u_config5_U0_empty_n),
    .if_read(conv_2d_cl_array_array_ap_fixed_4u_config5_U0_ap_ready)
);

start_for_relu_array_array_ap_fixed_4u_relu_config6_U0 start_for_relu_array_array_ap_fixed_4u_relu_config6_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_array_array_ap_fixed_4u_relu_config6_U0_din),
    .if_full_n(start_for_relu_array_array_ap_fixed_4u_relu_config6_U0_full_n),
    .if_write(conv_2d_cl_array_array_ap_fixed_4u_config5_U0_start_write),
    .if_dout(start_for_relu_array_array_ap_fixed_4u_relu_config6_U0_dout),
    .if_empty_n(start_for_relu_array_array_ap_fixed_4u_relu_config6_U0_empty_n),
    .if_read(relu_array_array_ap_fixed_4u_relu_config6_U0_ap_ready)
);

start_for_pooling2d_cl_array_array_ap_fixed_4u_config7_U0 start_for_pooling2d_cl_array_array_ap_fixed_4u_config7_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pooling2d_cl_array_array_ap_fixed_4u_config7_U0_din),
    .if_full_n(start_for_pooling2d_cl_array_array_ap_fixed_4u_config7_U0_full_n),
    .if_write(relu_array_array_ap_fixed_4u_relu_config6_U0_start_write),
    .if_dout(start_for_pooling2d_cl_array_array_ap_fixed_4u_config7_U0_dout),
    .if_empty_n(start_for_pooling2d_cl_array_array_ap_fixed_4u_config7_U0_empty_n),
    .if_read(pooling2d_cl_array_array_ap_fixed_4u_config7_U0_ap_ready)
);

start_for_zeropad2d_cl_array_array_ap_fixed_4u_config24_U0 start_for_zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_din),
    .if_full_n(start_for_zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_full_n),
    .if_write(pooling2d_cl_array_array_ap_fixed_4u_config7_U0_start_write),
    .if_dout(start_for_zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_dout),
    .if_empty_n(start_for_zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_empty_n),
    .if_read(zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_ap_ready)
);

start_for_conv_2d_cl_array_array_ap_fixed_4u_config8_U0 start_for_conv_2d_cl_array_array_ap_fixed_4u_config8_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_array_array_ap_fixed_4u_config8_U0_din),
    .if_full_n(start_for_conv_2d_cl_array_array_ap_fixed_4u_config8_U0_full_n),
    .if_write(zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_start_write),
    .if_dout(start_for_conv_2d_cl_array_array_ap_fixed_4u_config8_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_array_array_ap_fixed_4u_config8_U0_empty_n),
    .if_read(conv_2d_cl_array_array_ap_fixed_4u_config8_U0_ap_ready)
);

start_for_relu_array_array_ap_fixed_4u_relu_config9_U0 start_for_relu_array_array_ap_fixed_4u_relu_config9_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_array_array_ap_fixed_4u_relu_config9_U0_din),
    .if_full_n(start_for_relu_array_array_ap_fixed_4u_relu_config9_U0_full_n),
    .if_write(conv_2d_cl_array_array_ap_fixed_4u_config8_U0_start_write),
    .if_dout(start_for_relu_array_array_ap_fixed_4u_relu_config9_U0_dout),
    .if_empty_n(start_for_relu_array_array_ap_fixed_4u_relu_config9_U0_empty_n),
    .if_read(relu_array_array_ap_fixed_4u_relu_config9_U0_ap_ready)
);

start_for_pooling2d_cl_array_array_ap_fixed_4u_config10_U0 start_for_pooling2d_cl_array_array_ap_fixed_4u_config10_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pooling2d_cl_array_array_ap_fixed_4u_config10_U0_din),
    .if_full_n(start_for_pooling2d_cl_array_array_ap_fixed_4u_config10_U0_full_n),
    .if_write(relu_array_array_ap_fixed_4u_relu_config9_U0_start_write),
    .if_dout(start_for_pooling2d_cl_array_array_ap_fixed_4u_config10_U0_dout),
    .if_empty_n(start_for_pooling2d_cl_array_array_ap_fixed_4u_config10_U0_empty_n),
    .if_read(pooling2d_cl_array_array_ap_fixed_4u_config10_U0_ap_ready)
);

start_for_zeropad2d_cl_array_array_ap_fixed_4u_config25_U0 start_for_zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_din),
    .if_full_n(start_for_zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_full_n),
    .if_write(pooling2d_cl_array_array_ap_fixed_4u_config10_U0_start_write),
    .if_dout(start_for_zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_dout),
    .if_empty_n(start_for_zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_empty_n),
    .if_read(zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_ap_ready)
);

start_for_conv_2d_cl_array_array_ap_fixed_4u_config11_U0 start_for_conv_2d_cl_array_array_ap_fixed_4u_config11_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_array_array_ap_fixed_4u_config11_U0_din),
    .if_full_n(start_for_conv_2d_cl_array_array_ap_fixed_4u_config11_U0_full_n),
    .if_write(zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_start_write),
    .if_dout(start_for_conv_2d_cl_array_array_ap_fixed_4u_config11_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_array_array_ap_fixed_4u_config11_U0_empty_n),
    .if_read(conv_2d_cl_array_array_ap_fixed_4u_config11_U0_ap_ready)
);

start_for_relu_array_array_ap_fixed_4u_relu_config12_U0 start_for_relu_array_array_ap_fixed_4u_relu_config12_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_array_array_ap_fixed_4u_relu_config12_U0_din),
    .if_full_n(start_for_relu_array_array_ap_fixed_4u_relu_config12_U0_full_n),
    .if_write(conv_2d_cl_array_array_ap_fixed_4u_config11_U0_start_write),
    .if_dout(start_for_relu_array_array_ap_fixed_4u_relu_config12_U0_dout),
    .if_empty_n(start_for_relu_array_array_ap_fixed_4u_relu_config12_U0_empty_n),
    .if_read(relu_array_array_ap_fixed_4u_relu_config12_U0_ap_ready)
);

start_for_resize_nearest_array_ap_fixed_4u_config13_U0 start_for_resize_nearest_array_ap_fixed_4u_config13_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_resize_nearest_array_ap_fixed_4u_config13_U0_din),
    .if_full_n(start_for_resize_nearest_array_ap_fixed_4u_config13_U0_full_n),
    .if_write(relu_array_array_ap_fixed_4u_relu_config12_U0_start_write),
    .if_dout(start_for_resize_nearest_array_ap_fixed_4u_config13_U0_dout),
    .if_empty_n(start_for_resize_nearest_array_ap_fixed_4u_config13_U0_empty_n),
    .if_read(resize_nearest_array_ap_fixed_4u_config13_U0_ap_ready)
);

start_for_zeropad2d_cl_array_array_ap_fixed_4u_config26_U0 start_for_zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_din),
    .if_full_n(start_for_zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_full_n),
    .if_write(resize_nearest_array_ap_fixed_4u_config13_U0_start_write),
    .if_dout(start_for_zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_dout),
    .if_empty_n(start_for_zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_empty_n),
    .if_read(zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_ap_ready)
);

start_for_conv_2d_cl_array_array_ap_fixed_4u_config14_U0 start_for_conv_2d_cl_array_array_ap_fixed_4u_config14_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_array_array_ap_fixed_4u_config14_U0_din),
    .if_full_n(start_for_conv_2d_cl_array_array_ap_fixed_4u_config14_U0_full_n),
    .if_write(zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_start_write),
    .if_dout(start_for_conv_2d_cl_array_array_ap_fixed_4u_config14_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_array_array_ap_fixed_4u_config14_U0_empty_n),
    .if_read(conv_2d_cl_array_array_ap_fixed_4u_config14_U0_ap_ready)
);

start_for_relu_array_array_ap_fixed_4u_relu_config15_U0 start_for_relu_array_array_ap_fixed_4u_relu_config15_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_array_array_ap_fixed_4u_relu_config15_U0_din),
    .if_full_n(start_for_relu_array_array_ap_fixed_4u_relu_config15_U0_full_n),
    .if_write(conv_2d_cl_array_array_ap_fixed_4u_config14_U0_start_write),
    .if_dout(start_for_relu_array_array_ap_fixed_4u_relu_config15_U0_dout),
    .if_empty_n(start_for_relu_array_array_ap_fixed_4u_relu_config15_U0_empty_n),
    .if_read(relu_array_array_ap_fixed_4u_relu_config15_U0_ap_ready)
);

start_for_resize_nearest_array_ap_fixed_4u_config16_U0 start_for_resize_nearest_array_ap_fixed_4u_config16_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_resize_nearest_array_ap_fixed_4u_config16_U0_din),
    .if_full_n(start_for_resize_nearest_array_ap_fixed_4u_config16_U0_full_n),
    .if_write(relu_array_array_ap_fixed_4u_relu_config15_U0_start_write),
    .if_dout(start_for_resize_nearest_array_ap_fixed_4u_config16_U0_dout),
    .if_empty_n(start_for_resize_nearest_array_ap_fixed_4u_config16_U0_empty_n),
    .if_read(resize_nearest_array_ap_fixed_4u_config16_U0_ap_ready)
);

start_for_zeropad2d_cl_array_array_ap_fixed_4u_config27_U0 start_for_zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_din),
    .if_full_n(start_for_zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_full_n),
    .if_write(resize_nearest_array_ap_fixed_4u_config16_U0_start_write),
    .if_dout(start_for_zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_dout),
    .if_empty_n(start_for_zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_empty_n),
    .if_read(zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_ap_ready)
);

start_for_conv_2d_cl_array_array_ap_fixed_8u_config17_U0 start_for_conv_2d_cl_array_array_ap_fixed_8u_config17_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_array_array_ap_fixed_8u_config17_U0_din),
    .if_full_n(start_for_conv_2d_cl_array_array_ap_fixed_8u_config17_U0_full_n),
    .if_write(zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_start_write),
    .if_dout(start_for_conv_2d_cl_array_array_ap_fixed_8u_config17_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_array_array_ap_fixed_8u_config17_U0_empty_n),
    .if_read(conv_2d_cl_array_array_ap_fixed_8u_config17_U0_ap_ready)
);

start_for_relu_array_array_ap_fixed_8u_relu_config18_U0 start_for_relu_array_array_ap_fixed_8u_relu_config18_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_array_array_ap_fixed_8u_relu_config18_U0_din),
    .if_full_n(start_for_relu_array_array_ap_fixed_8u_relu_config18_U0_full_n),
    .if_write(conv_2d_cl_array_array_ap_fixed_8u_config17_U0_start_write),
    .if_dout(start_for_relu_array_array_ap_fixed_8u_relu_config18_U0_dout),
    .if_empty_n(start_for_relu_array_array_ap_fixed_8u_relu_config18_U0_empty_n),
    .if_read(relu_array_array_ap_fixed_8u_relu_config18_U0_ap_ready)
);

start_for_resize_nearest_array_ap_fixed_8u_config19_U0 start_for_resize_nearest_array_ap_fixed_8u_config19_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_resize_nearest_array_ap_fixed_8u_config19_U0_din),
    .if_full_n(start_for_resize_nearest_array_ap_fixed_8u_config19_U0_full_n),
    .if_write(relu_array_array_ap_fixed_8u_relu_config18_U0_start_write),
    .if_dout(start_for_resize_nearest_array_ap_fixed_8u_config19_U0_dout),
    .if_empty_n(start_for_resize_nearest_array_ap_fixed_8u_config19_U0_empty_n),
    .if_read(resize_nearest_array_ap_fixed_8u_config19_U0_ap_ready)
);

start_for_zeropad2d_cl_array_array_ap_fixed_8u_config28_U0 start_for_zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_din),
    .if_full_n(start_for_zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_full_n),
    .if_write(resize_nearest_array_ap_fixed_8u_config19_U0_start_write),
    .if_dout(start_for_zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_dout),
    .if_empty_n(start_for_zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_empty_n),
    .if_read(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_ap_ready)
);

start_for_conv_2d_cl_array_array_ap_fixed_1u_config20_U0 start_for_conv_2d_cl_array_array_ap_fixed_1u_config20_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_array_array_ap_fixed_1u_config20_U0_din),
    .if_full_n(start_for_conv_2d_cl_array_array_ap_fixed_1u_config20_U0_full_n),
    .if_write(zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_start_write),
    .if_dout(start_for_conv_2d_cl_array_array_ap_fixed_1u_config20_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_array_array_ap_fixed_1u_config20_U0_empty_n),
    .if_read(conv_2d_cl_array_array_ap_fixed_1u_config20_U0_ap_ready)
);

start_for_relu_array_array_ap_fixed_1u_relu_config21_U0 start_for_relu_array_array_ap_fixed_1u_relu_config21_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_array_array_ap_fixed_1u_relu_config21_U0_din),
    .if_full_n(start_for_relu_array_array_ap_fixed_1u_relu_config21_U0_full_n),
    .if_write(conv_2d_cl_array_array_ap_fixed_1u_config20_U0_start_write),
    .if_dout(start_for_relu_array_array_ap_fixed_1u_relu_config21_U0_dout),
    .if_empty_n(start_for_relu_array_array_ap_fixed_1u_relu_config21_U0_empty_n),
    .if_read(relu_array_array_ap_fixed_1u_relu_config21_U0_ap_ready)
);

assign ap_done = relu_array_array_ap_fixed_1u_relu_config21_U0_ap_done;

assign ap_idle = (zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_ap_idle & zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_ap_idle & zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_ap_idle & zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_ap_idle & zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_ap_idle & zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_ap_idle & zeropad2d_cl_array_array_ap_fixed_1u_config22_U0_ap_idle & resize_nearest_array_ap_fixed_8u_config19_U0_ap_idle & resize_nearest_array_ap_fixed_4u_config16_U0_ap_idle & resize_nearest_array_ap_fixed_4u_config13_U0_ap_idle & relu_array_array_ap_fixed_8u_relu_config3_U0_ap_idle & relu_array_array_ap_fixed_8u_relu_config18_U0_ap_idle & relu_array_array_ap_fixed_4u_relu_config9_U0_ap_idle & relu_array_array_ap_fixed_4u_relu_config6_U0_ap_idle & relu_array_array_ap_fixed_4u_relu_config15_U0_ap_idle & relu_array_array_ap_fixed_4u_relu_config12_U0_ap_idle & relu_array_array_ap_fixed_1u_relu_config21_U0_ap_idle & pooling2d_cl_array_array_ap_fixed_8u_config4_U0_ap_idle & pooling2d_cl_array_array_ap_fixed_4u_config7_U0_ap_idle & pooling2d_cl_array_array_ap_fixed_4u_config10_U0_ap_idle & conv_2d_cl_array_array_ap_fixed_8u_config2_U0_ap_idle & conv_2d_cl_array_array_ap_fixed_8u_config17_U0_ap_idle & conv_2d_cl_array_array_ap_fixed_4u_config8_U0_ap_idle & conv_2d_cl_array_array_ap_fixed_4u_config5_U0_ap_idle & conv_2d_cl_array_array_ap_fixed_4u_config14_U0_ap_idle & conv_2d_cl_array_array_ap_fixed_4u_config11_U0_ap_idle & conv_2d_cl_array_array_ap_fixed_1u_config20_U0_ap_idle);

assign ap_ready = zeropad2d_cl_array_array_ap_fixed_1u_config22_U0_ap_ready;

assign ap_sync_continue = ap_continue;

assign ap_sync_done = relu_array_array_ap_fixed_1u_relu_config21_U0_ap_done;

assign ap_sync_ready = zeropad2d_cl_array_array_ap_fixed_1u_config22_U0_ap_ready;

assign conv2d_147_input_V_data_V_read = zeropad2d_cl_array_array_ap_fixed_1u_config22_U0_data_V_data_V_read;

assign conv_2d_cl_array_array_ap_fixed_1u_config20_U0_ap_continue = 1'b1;

assign conv_2d_cl_array_array_ap_fixed_1u_config20_U0_ap_start = start_for_conv_2d_cl_array_array_ap_fixed_1u_config20_U0_empty_n;

assign conv_2d_cl_array_array_ap_fixed_4u_config11_U0_ap_continue = 1'b1;

assign conv_2d_cl_array_array_ap_fixed_4u_config11_U0_ap_start = start_for_conv_2d_cl_array_array_ap_fixed_4u_config11_U0_empty_n;

assign conv_2d_cl_array_array_ap_fixed_4u_config14_U0_ap_continue = 1'b1;

assign conv_2d_cl_array_array_ap_fixed_4u_config14_U0_ap_start = start_for_conv_2d_cl_array_array_ap_fixed_4u_config14_U0_empty_n;

assign conv_2d_cl_array_array_ap_fixed_4u_config5_U0_ap_continue = 1'b1;

assign conv_2d_cl_array_array_ap_fixed_4u_config5_U0_ap_start = start_for_conv_2d_cl_array_array_ap_fixed_4u_config5_U0_empty_n;

assign conv_2d_cl_array_array_ap_fixed_4u_config8_U0_ap_continue = 1'b1;

assign conv_2d_cl_array_array_ap_fixed_4u_config8_U0_ap_start = start_for_conv_2d_cl_array_array_ap_fixed_4u_config8_U0_empty_n;

assign conv_2d_cl_array_array_ap_fixed_8u_config17_U0_ap_continue = 1'b1;

assign conv_2d_cl_array_array_ap_fixed_8u_config17_U0_ap_start = start_for_conv_2d_cl_array_array_ap_fixed_8u_config17_U0_empty_n;

assign conv_2d_cl_array_array_ap_fixed_8u_config2_U0_ap_continue = 1'b1;

assign conv_2d_cl_array_array_ap_fixed_8u_config2_U0_ap_start = start_for_conv_2d_cl_array_array_ap_fixed_8u_config2_U0_empty_n;

assign layer21_out_V_data_V_din = relu_array_array_ap_fixed_1u_relu_config21_U0_res_V_data_V_din;

assign layer21_out_V_data_V_write = relu_array_array_ap_fixed_1u_relu_config21_U0_res_V_data_V_write;

assign pooling2d_cl_array_array_ap_fixed_4u_config10_U0_ap_continue = 1'b1;

assign pooling2d_cl_array_array_ap_fixed_4u_config10_U0_ap_start = start_for_pooling2d_cl_array_array_ap_fixed_4u_config10_U0_empty_n;

assign pooling2d_cl_array_array_ap_fixed_4u_config7_U0_ap_continue = 1'b1;

assign pooling2d_cl_array_array_ap_fixed_4u_config7_U0_ap_start = start_for_pooling2d_cl_array_array_ap_fixed_4u_config7_U0_empty_n;

assign pooling2d_cl_array_array_ap_fixed_8u_config4_U0_ap_continue = 1'b1;

assign pooling2d_cl_array_array_ap_fixed_8u_config4_U0_ap_start = start_for_pooling2d_cl_array_array_ap_fixed_8u_config4_U0_empty_n;

assign relu_array_array_ap_fixed_1u_relu_config21_U0_ap_continue = ap_continue;

assign relu_array_array_ap_fixed_1u_relu_config21_U0_ap_start = start_for_relu_array_array_ap_fixed_1u_relu_config21_U0_empty_n;

assign relu_array_array_ap_fixed_1u_relu_config21_U0_start_full_n = 1'b1;

assign relu_array_array_ap_fixed_1u_relu_config21_U0_start_write = 1'b0;

assign relu_array_array_ap_fixed_4u_relu_config12_U0_ap_continue = 1'b1;

assign relu_array_array_ap_fixed_4u_relu_config12_U0_ap_start = start_for_relu_array_array_ap_fixed_4u_relu_config12_U0_empty_n;

assign relu_array_array_ap_fixed_4u_relu_config15_U0_ap_continue = 1'b1;

assign relu_array_array_ap_fixed_4u_relu_config15_U0_ap_start = start_for_relu_array_array_ap_fixed_4u_relu_config15_U0_empty_n;

assign relu_array_array_ap_fixed_4u_relu_config6_U0_ap_continue = 1'b1;

assign relu_array_array_ap_fixed_4u_relu_config6_U0_ap_start = start_for_relu_array_array_ap_fixed_4u_relu_config6_U0_empty_n;

assign relu_array_array_ap_fixed_4u_relu_config9_U0_ap_continue = 1'b1;

assign relu_array_array_ap_fixed_4u_relu_config9_U0_ap_start = start_for_relu_array_array_ap_fixed_4u_relu_config9_U0_empty_n;

assign relu_array_array_ap_fixed_8u_relu_config18_U0_ap_continue = 1'b1;

assign relu_array_array_ap_fixed_8u_relu_config18_U0_ap_start = start_for_relu_array_array_ap_fixed_8u_relu_config18_U0_empty_n;

assign relu_array_array_ap_fixed_8u_relu_config3_U0_ap_continue = 1'b1;

assign relu_array_array_ap_fixed_8u_relu_config3_U0_ap_start = start_for_relu_array_array_ap_fixed_8u_relu_config3_U0_empty_n;

assign resize_nearest_array_ap_fixed_4u_config13_U0_ap_continue = 1'b1;

assign resize_nearest_array_ap_fixed_4u_config13_U0_ap_start = start_for_resize_nearest_array_ap_fixed_4u_config13_U0_empty_n;

assign resize_nearest_array_ap_fixed_4u_config16_U0_ap_continue = 1'b1;

assign resize_nearest_array_ap_fixed_4u_config16_U0_ap_start = start_for_resize_nearest_array_ap_fixed_4u_config16_U0_empty_n;

assign resize_nearest_array_ap_fixed_8u_config19_U0_ap_continue = 1'b1;

assign resize_nearest_array_ap_fixed_8u_config19_U0_ap_start = start_for_resize_nearest_array_ap_fixed_8u_config19_U0_empty_n;

assign start_for_conv_2d_cl_array_array_ap_fixed_1u_config20_U0_din = 1'b1;

assign start_for_conv_2d_cl_array_array_ap_fixed_4u_config11_U0_din = 1'b1;

assign start_for_conv_2d_cl_array_array_ap_fixed_4u_config14_U0_din = 1'b1;

assign start_for_conv_2d_cl_array_array_ap_fixed_4u_config5_U0_din = 1'b1;

assign start_for_conv_2d_cl_array_array_ap_fixed_4u_config8_U0_din = 1'b1;

assign start_for_conv_2d_cl_array_array_ap_fixed_8u_config17_U0_din = 1'b1;

assign start_for_conv_2d_cl_array_array_ap_fixed_8u_config2_U0_din = 1'b1;

assign start_for_pooling2d_cl_array_array_ap_fixed_4u_config10_U0_din = 1'b1;

assign start_for_pooling2d_cl_array_array_ap_fixed_4u_config7_U0_din = 1'b1;

assign start_for_pooling2d_cl_array_array_ap_fixed_8u_config4_U0_din = 1'b1;

assign start_for_relu_array_array_ap_fixed_1u_relu_config21_U0_din = 1'b1;

assign start_for_relu_array_array_ap_fixed_4u_relu_config12_U0_din = 1'b1;

assign start_for_relu_array_array_ap_fixed_4u_relu_config15_U0_din = 1'b1;

assign start_for_relu_array_array_ap_fixed_4u_relu_config6_U0_din = 1'b1;

assign start_for_relu_array_array_ap_fixed_4u_relu_config9_U0_din = 1'b1;

assign start_for_relu_array_array_ap_fixed_8u_relu_config18_U0_din = 1'b1;

assign start_for_relu_array_array_ap_fixed_8u_relu_config3_U0_din = 1'b1;

assign start_for_resize_nearest_array_ap_fixed_4u_config13_U0_din = 1'b1;

assign start_for_resize_nearest_array_ap_fixed_4u_config16_U0_din = 1'b1;

assign start_for_resize_nearest_array_ap_fixed_8u_config19_U0_din = 1'b1;

assign start_for_zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_din = 1'b1;

assign start_for_zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_din = 1'b1;

assign start_for_zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_din = 1'b1;

assign start_for_zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_din = 1'b1;

assign start_for_zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_din = 1'b1;

assign start_for_zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_din = 1'b1;

assign zeropad2d_cl_array_array_ap_fixed_1u_config22_U0_ap_continue = 1'b1;

assign zeropad2d_cl_array_array_ap_fixed_1u_config22_U0_ap_start = ap_start;

assign zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_ap_continue = 1'b1;

assign zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_ap_start = start_for_zeropad2d_cl_array_array_ap_fixed_4u_config24_U0_empty_n;

assign zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_ap_continue = 1'b1;

assign zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_ap_start = start_for_zeropad2d_cl_array_array_ap_fixed_4u_config25_U0_empty_n;

assign zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_ap_continue = 1'b1;

assign zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_ap_start = start_for_zeropad2d_cl_array_array_ap_fixed_4u_config26_U0_empty_n;

assign zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_ap_continue = 1'b1;

assign zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_ap_start = start_for_zeropad2d_cl_array_array_ap_fixed_4u_config27_U0_empty_n;

assign zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_ap_continue = 1'b1;

assign zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_ap_start = start_for_zeropad2d_cl_array_array_ap_fixed_8u_config23_U0_empty_n;

assign zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_ap_continue = 1'b1;

assign zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_ap_start = start_for_zeropad2d_cl_array_array_ap_fixed_8u_config28_U0_empty_n;

endmodule //myproject
