STIL 1.0 { Design 2005; }
Header {
   Title "  TetraMAX(R)  O-2018.06-SP1-i20180719_204316 STIL output";
   Date "Fri Jan 28 02:48:23 2022";
   Source "  TetraMAX(R)  O-2018.06-SP1-i20180719_204316 STIL output";
   History {
      Ann {*  Incoming_Date "Fri Jan 28 02:47:54 2022"  *}
      Ann {*  Incoming_Src "Minimal STIL for design `async_fifo'"  *}
      Ann {*  Incoming_Date "Mon Jan 24 06:00:42 2022"  *}
      Ann {*  Incoming_Src "ABC Tool"  *}
      Ann {*       Collapsed IDDQ Fault Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* fault class                     code   #faults *}
      Ann {* ------------------------------  ----  --------- *}
      Ann {* Detected                         DT       5528 *}
      Ann {*   detected_by_simulation         DS      (5528) *}
      Ann {* Possibly detected                PT          0 *}
      Ann {* Undetectable                     UD        433 *}
      Ann {*   undetectable-tied              UT         (9) *}
      Ann {*   undetectable-redundant         UR       (424) *}
      Ann {* ATPG untestable                  AU        562 *}
      Ann {*   atpg_untestable-not_detected   AN       (562) *}
      Ann {* Not detected                     ND          0 *}
      Ann {* ----------------------------------------------- *}
      Ann {* total faults                              6523 *}
      Ann {* test coverage                            90.77% *}
      Ann {* fault coverage                           84.75% *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {*            Pattern Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* #internal patterns                          19 *}
      Ann {*     #basic_scan patterns                    19 *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {* rule  severity  #fails  description *}
      Ann {* ----  --------  ------  --------------------------------- *}
      Ann {* B7    warning       16  undriven module output pin *}
      Ann {* B8    warning       10  unconnected module input pin *}
      Ann {* B9    warning       12  undriven module internal net *}
      Ann {* B10   warning       34  unconnected module internal net *}
      Ann {* S19   warning       23  nonscan cell disturb *}
      Ann {* C3    warning        1  no latch transparency when clocks off *}
      Ann {*  *}
      Ann {* clock_name        off  usage *}
      Ann {* ----------------  ---  -------------------------- *}
      Ann {* wclk               0   shift nonscan_DLAT nonscan_DFF  *}
      Ann {* rclk               0   shift nonscan_DLAT nonscan_DFF  *}
      Ann {* ate_wclk           0   master shift nonscan_DLAT nonscan_DFF  *}
      Ann {* ate_rclk           0   master shift nonscan_DLAT nonscan_DFF  *}
      Ann {* wrst_n             1   master reset  *}
      Ann {* rrst_n             1   master set reset  *}
      Ann {*  *}
      Ann {* port_name         constraint_value *}
      Ann {* ----------------  --------------- *}
      Ann {* atpg_mode           1 *}
      Ann {* test_mode           0 *}
      Ann {* occ_rst             0 *}
      Ann {* occ_mode            1 *}
      Ann {* pll_bypass          1 *}
      Ann {* test_mode1          0 *}
      Ann {*  *}
      Ann {* There are no equivalent pins *}
      Ann {* There are no net connections *}
      Ann {* top_module_name = async_fifo *}
      Ann {* Unified STIL Flow *}
      Ann {* serial_flag = 0 *}
   }
}
Signals {
   "wclk" In; "wrst_n" In; "wen" In; "wptr_clr" In; "wdata[7]" In; "wdata[6]" In;
   "wdata[5]" In; "wdata[4]" In; "wdata[3]" In; "wdata[2]" In; "wdata[1]" In; "wdata[0]" In;
   "rclk" In; "rrst_n" In; "ren" In; "rptr_clr" In; "near_full_mrgn[4]" In; "near_full_mrgn[3]" In;
   "near_full_mrgn[2]" In; "near_full_mrgn[1]" In; "near_full_mrgn[0]" In; "near_empty_mrgn[4]" In;
   "near_empty_mrgn[3]" In; "near_empty_mrgn[2]" In; "near_empty_mrgn[1]" In; 
   "near_empty_mrgn[0]" In; "test_si" In { ScanIn; } "test_se" In; "atpg_mode" In;
   "test_mode" In; "ate_wclk" In; "ate_rclk" In; "occ_rst" In; "occ_mode" In; "pll_bypass" In;
   "test_mode1" In; "test_si_1" In { ScanIn; } "test_si_2" In { ScanIn; } "test_si_3" In
   { ScanIn; } "rdata[7]" Out; "rdata[6]" Out; "rdata[5]" Out; "rdata[4]" Out; "rdata[3]" Out;
   "rdata[2]" Out; "rdata[1]" Out; "rdata[0]" Out; "full" Out; "empty" Out; "near_full" Out;
   "near_empty" Out; "over_flow" Out; "under_flow" Out; "test_so" Out { ScanOut; }
   "test_so_1" Out { ScanOut; } "test_so_2" Out { ScanOut; } "test_so_3" Out { ScanOut;
   } "occ_wclk/fast_clk_clkgt/U2/A2" Pseudo; "occ_wclk/U2/Z" Pseudo; "occ_rclk/U2/Z" Pseudo;
   "occ_rclk/fast_clk_clkgt/U2/A2" Pseudo;
}
SignalGroups {
   "_pi" = '"atpg_mode" + "near_empty_mrgn[0]" + "near_empty_mrgn[1]" +
   "near_empty_mrgn[2]" + "near_empty_mrgn[3]" + "near_empty_mrgn[4]" +
   "near_full_mrgn[0]" + "near_full_mrgn[1]" + "near_full_mrgn[2]" +
   "near_full_mrgn[3]" + "near_full_mrgn[4]" + "rclk" + "ren" + "rptr_clr" +
   "rrst_n" + "test_mode" + "test_se" + "test_si" + "wclk" + "wdata[0]" +
   "wdata[1]" + "wdata[2]" + "wdata[3]" + "wdata[4]" + "wdata[5]" + "wdata[6]" +
   "wdata[7]" + "wen" + "wptr_clr" + "wrst_n" + "ate_wclk" + "ate_rclk" +
   "occ_rst" + "occ_mode" + "pll_bypass" + "test_mode1" + "test_si_1" +
   "test_si_2" + "test_si_3"'; // #signals=39
   "all_inputs" = '"atpg_mode" + "near_empty_mrgn[0]" + "near_empty_mrgn[1]" +
   "near_empty_mrgn[2]" + "near_empty_mrgn[3]" + "near_empty_mrgn[4]" +
   "near_full_mrgn[0]" + "near_full_mrgn[1]" + "near_full_mrgn[2]" +
   "near_full_mrgn[3]" + "near_full_mrgn[4]" + "rclk" + "ren" + "rptr_clr" +
   "rrst_n" + "test_mode" + "test_se" + "test_si" + "wclk" + "wdata[0]" +
   "wdata[1]" + "wdata[2]" + "wdata[3]" + "wdata[4]" + "wdata[5]" + "wdata[6]" +
   "wdata[7]" + "wen" + "wptr_clr" + "wrst_n" + "ate_wclk" + "ate_rclk" +
   "occ_rst" + "occ_mode" + "pll_bypass" + "test_mode1" + "test_si_1" +
   "test_si_2" + "test_si_3"'; // #signals=39
   "all_outputs" = '"empty" + "full" + "near_empty" + "near_full" + "over_flow" +
   "rdata[0]" + "rdata[1]" + "rdata[2]" + "rdata[3]" + "rdata[4]" + "rdata[5]" +
   "rdata[6]" + "rdata[7]" + "test_so" + "under_flow" + "test_so_1" +
   "test_so_2" + "test_so_3"'; // #signals=18
   "all_ports" = '"all_inputs" + "all_outputs"'; // #signals=57
   "_in" = '"wclk" + "wrst_n" + "wen" + "wptr_clr" + "wdata[7]" + "wdata[6]" +
   "wdata[5]" + "wdata[4]" + "wdata[3]" + "wdata[2]" + "wdata[1]" + "wdata[0]" +
   "rclk" + "rrst_n" + "ren" + "rptr_clr" + "near_full_mrgn[4]" +
   "near_full_mrgn[3]" + "near_full_mrgn[2]" + "near_full_mrgn[1]" +
   "near_full_mrgn[0]" + "near_empty_mrgn[4]" + "near_empty_mrgn[3]" +
   "near_empty_mrgn[2]" + "near_empty_mrgn[1]" + "near_empty_mrgn[0]" +
   "test_si" + "test_se" + "atpg_mode" + "test_mode" + "ate_wclk" + "ate_rclk" +
   "occ_rst" + "occ_mode" + "pll_bypass" + "test_mode1" + "test_si_1" +
   "test_si_2" + "test_si_3"'; // #signals=39
   "_clk" = '"rclk" + "rrst_n" + "wclk" + "wrst_n" + "ate_wclk" + "ate_rclk"'; // #signals=6
   "_so" = '"test_so" + "test_so_1" + "test_so_2" + "test_so_3"' { ScanOut; } // #signals=4
   "_po" = '"empty" + "full" + "near_empty" + "near_full" + "over_flow" +
   "rdata[0]" + "rdata[1]" + "rdata[2]" + "rdata[3]" + "rdata[4]" + "rdata[5]" +
   "rdata[6]" + "rdata[7]" + "test_so" + "under_flow" + "test_so_1" +
   "test_so_2" + "test_so_3"'; // #signals=18
   "_out" = '"rdata[7]" + "rdata[6]" + "rdata[5]" + "rdata[4]" + "rdata[3]" +
   "rdata[2]" + "rdata[1]" + "rdata[0]" + "full" + "empty" + "near_full" +
   "near_empty" + "over_flow" + "under_flow" + "test_so" + "test_so_1" +
   "test_so_2" + "test_so_3"'; // #signals=18
   "_si" = '"test_si" + "test_si_1" + "test_si_2" + "test_si_3"' { ScanIn; } // #signals=4
}
Timing {
   WaveformTable "_allclock_launch_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_allclock_launch_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '97ns' U; '99ns' D; } }
         "ate_rclk" { P { '0ns' D; '97ns' U; '99ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_default_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
      }
   }
   WaveformTable "_multiclock_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_allclock_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '1ns' X; } }
         "all_outputs" { H { '0ns' X; '1ns' H; } }
         "all_outputs" { T { '0ns' X; '1ns' T; } }
         "all_outputs" { L { '0ns' X; '1ns' L; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '2ns' U; '4ns' D; } }
         "ate_rclk" { P { '0ns' D; '4ns' U; '6ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
}
ScanStructures {
   ScanChain "1" {
      ScanLength 8;
      ScanIn "test_si";
      ScanOut "test_so";
      ScanInversion 0;
      ScanCells "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_7_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_6_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_5_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_4_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_3_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_2_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_1_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_0_q_reg.D" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "2" {
      ScanLength 8;
      ScanIn "test_si_1";
      ScanOut "test_so_1";
      ScanInversion 0;
      ScanCells "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_7_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_6_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_5_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_4_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_3_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_2_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_1_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_0_q_reg.D" ;
      ScanMasterClock "ate_rclk" ;
   }
   ScanChain "3" {
      ScanLength 153;
      ScanIn "test_si_2";
      ScanOut "test_so_2";
      ScanInversion 0;
      ScanCells "async_fifo.sync_r2w.temp_reg_0_.SD" "async_fifo.sync_r2w.sync_out_reg_0_.D" 
      "async_fifo.sync_r2w.temp_reg_1_.SD" "async_fifo.sync_r2w.sync_out_reg_1_.D" 
      "async_fifo.sync_r2w.temp_reg_2_.SD" "async_fifo.sync_r2w.sync_out_reg_2_.D" 
      "async_fifo.R_0.SD" "async_fifo.R_1.SD" "async_fifo.R_2.SD" 
      "async_fifo.fifo_mem.mem_reg_0__0_.SD" "async_fifo.fifo_mem.mem_reg_0__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__2_.SD" "async_fifo.fifo_mem.mem_reg_0__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__4_.SD" "async_fifo.fifo_mem.mem_reg_0__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__6_.SD" "async_fifo.fifo_mem.mem_reg_0__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__0_.SD" "async_fifo.fifo_mem.mem_reg_1__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__2_.SD" "async_fifo.fifo_mem.mem_reg_1__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__4_.SD" "async_fifo.fifo_mem.mem_reg_1__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__6_.SD" "async_fifo.fifo_mem.mem_reg_1__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__0_.SD" "async_fifo.fifo_mem.mem_reg_2__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__2_.SD" "async_fifo.fifo_mem.mem_reg_2__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__4_.SD" "async_fifo.fifo_mem.mem_reg_2__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__6_.SD" "async_fifo.fifo_mem.mem_reg_2__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__0_.SD" "async_fifo.fifo_mem.mem_reg_3__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__2_.SD" "async_fifo.fifo_mem.mem_reg_3__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__4_.SD" "async_fifo.fifo_mem.mem_reg_3__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__6_.SD" "async_fifo.fifo_mem.mem_reg_3__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__0_.SD" "async_fifo.fifo_mem.mem_reg_4__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__2_.SD" "async_fifo.fifo_mem.mem_reg_4__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__4_.SD" "async_fifo.fifo_mem.mem_reg_4__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__6_.SD" "async_fifo.fifo_mem.mem_reg_4__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__0_.SD" "async_fifo.fifo_mem.mem_reg_5__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__2_.SD" "async_fifo.fifo_mem.mem_reg_5__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__4_.SD" "async_fifo.fifo_mem.mem_reg_5__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__6_.SD" "async_fifo.fifo_mem.mem_reg_5__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__0_.SD" "async_fifo.fifo_mem.mem_reg_6__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__2_.SD" "async_fifo.fifo_mem.mem_reg_6__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__4_.SD" "async_fifo.fifo_mem.mem_reg_6__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__6_.SD" "async_fifo.fifo_mem.mem_reg_6__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__0_.SD" "async_fifo.fifo_mem.mem_reg_7__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__2_.SD" "async_fifo.fifo_mem.mem_reg_7__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__4_.SD" "async_fifo.fifo_mem.mem_reg_7__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__6_.SD" "async_fifo.fifo_mem.mem_reg_7__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__0_.SD" "async_fifo.fifo_mem.mem_reg_8__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__2_.SD" "async_fifo.fifo_mem.mem_reg_8__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__4_.SD" "async_fifo.fifo_mem.mem_reg_8__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__6_.SD" "async_fifo.fifo_mem.mem_reg_8__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__0_.SD" "async_fifo.fifo_mem.mem_reg_9__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__2_.SD" "async_fifo.fifo_mem.mem_reg_9__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__4_.SD" "async_fifo.fifo_mem.mem_reg_9__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__6_.SD" "async_fifo.fifo_mem.mem_reg_9__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__0_.SD" "async_fifo.fifo_mem.mem_reg_10__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__2_.SD" "async_fifo.fifo_mem.mem_reg_10__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__4_.SD" "async_fifo.fifo_mem.mem_reg_10__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__6_.SD" "async_fifo.fifo_mem.mem_reg_10__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__0_.SD" "async_fifo.fifo_mem.mem_reg_11__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__2_.SD" "async_fifo.fifo_mem.mem_reg_11__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__4_.SD" "async_fifo.fifo_mem.mem_reg_11__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__6_.SD" "async_fifo.fifo_mem.mem_reg_11__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__0_.SD" "async_fifo.fifo_mem.mem_reg_12__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__2_.SD" "async_fifo.fifo_mem.mem_reg_12__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__4_.SD" "async_fifo.fifo_mem.mem_reg_12__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__6_.SD" "async_fifo.fifo_mem.mem_reg_12__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__0_.SD" "async_fifo.fifo_mem.mem_reg_13__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__2_.SD" "async_fifo.fifo_mem.mem_reg_13__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__4_.SD" "async_fifo.fifo_mem.mem_reg_13__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__6_.SD" "async_fifo.fifo_mem.mem_reg_13__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__0_.SD" "async_fifo.fifo_mem.mem_reg_14__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__2_.SD" "async_fifo.fifo_mem.mem_reg_14__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__4_.SD" "async_fifo.fifo_mem.mem_reg_14__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__6_.SD" "async_fifo.fifo_mem.mem_reg_14__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__0_.SD" "async_fifo.fifo_mem.mem_reg_15__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__2_.SD" "async_fifo.fifo_mem.mem_reg_15__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__4_.SD" "async_fifo.fifo_mem.mem_reg_15__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__6_.SD" "async_fifo.fifo_mem.mem_reg_15__7_.SD" 
      "async_fifo.sync_r2w.temp_reg_3_.SD" "async_fifo.sync_r2w.temp_reg_4_.SD" 
      "async_fifo.sync_rst_w.dff1_reg.SD" "async_fifo.sync_rst_w.dff2_reg.SD" 
      "async_fifo.wptr_full_full_reg.SD" "async_fifo.wptr_full_near_full_reg.SD" 
      "async_fifo.wptr_full_over_flow_reg.SD" "async_fifo.wptr_full_wbin_reg_0_.SD" 
      "async_fifo.wptr_full_wbin_reg_1_.SD" "async_fifo.wptr_full_wbin_reg_2_.SD" 
      "async_fifo.wptr_full_wbin_reg_3_.SD" "async_fifo.wptr_full_wbin_reg_4_.SD" 
      "async_fifo.wptr_full_wptr_reg_0_.SD" "async_fifo.wptr_full_wptr_reg_1_.SD" 
      "async_fifo.wptr_full_wptr_reg_2_.SD" "async_fifo.wptr_full_wptr_reg_3_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "4" {
      ScanLength 24;
      ScanIn "test_si_3";
      ScanOut "test_so_3";
      ScanInversion 0;
      ScanCells "async_fifo.sync_w2r.temp_reg_0_.SD" "async_fifo.sync_w2r.sync_out_reg_0_.D" 
      "async_fifo.sync_w2r.temp_reg_1_.SD" "async_fifo.sync_w2r.sync_out_reg_1_.D" 
      "async_fifo.sync_w2r.temp_reg_2_.SD" "async_fifo.sync_w2r.sync_out_reg_2_.D" 
      "async_fifo.sync_w2r.temp_reg_3_.SD" "async_fifo.sync_w2r.sync_out_reg_3_.D" 
      "async_fifo.sync_w2r.temp_reg_4_.SD" "async_fifo.sync_w2r.sync_out_reg_4_.D" 
      "async_fifo.rptr_empty_empty_reg.SD" "async_fifo.rptr_empty_near_empty_reg.SD" 
      "async_fifo.rptr_empty_rbin_reg_0_.SD" "async_fifo.rptr_empty_rbin_reg_1_.SD" 
      "async_fifo.rptr_empty_rbin_reg_2_.SD" "async_fifo.rptr_empty_rbin_reg_3_.SD" 
      "async_fifo.rptr_empty_rbin_reg_4_.SD" "async_fifo.rptr_empty_rptr_reg_0_.SD" 
      "async_fifo.rptr_empty_rptr_reg_1_.SD" "async_fifo.rptr_empty_rptr_reg_2_.SD" 
      "async_fifo.rptr_empty_rptr_reg_3_.SD" "async_fifo.rptr_empty_under_flow_reg.SD" 
      "async_fifo.sync_rst_r.dff1_reg.SD" "async_fifo.sync_rst_r.dff2_reg.SD" ;
      ScanMasterClock "ate_rclk" ;
   }
}
PatternBurst "TM1_occ_bypass" {
   MacroDefs "TM1_occ_bypass";
   Procedures "TM1_occ_bypass";
   PatList { "_pattern_" {
   }
}}
PatternExec "TM1_occ_bypass" {
   PatternBurst "TM1_occ_bypass";
}
Procedures "TM1_occ_bypass" {
   "multiclock_capture" {
      W "_multiclock_capture_WFT_";
      C { "all_inputs"=1\r10 N 0NN100N0\r10 N 1000110NNN; "all_outputs"=\r18 X ; }
      F { "atpg_mode"=1; "test_mode"=0; "occ_rst"=0; "occ_mode"=1; "pll_bypass"=1; "test_mode1"=0; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "allclock_capture" {
      W "_allclock_capture_WFT_";
      C { "all_inputs"=1\r10 N 0NN100N0\r10 N 1000110NNN; "all_outputs"=\r18 X ; }
      F { "atpg_mode"=1; "test_mode"=0; "occ_rst"=0; "occ_mode"=1; "pll_bypass"=1; "test_mode1"=0; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "allclock_launch" {
      W "_allclock_launch_WFT_";
      C { "all_inputs"=1\r10 N 0NN100N0\r10 N 1000110NNN; "all_outputs"=\r18 X ; }
      F { "atpg_mode"=1; "test_mode"=0; "occ_rst"=0; "occ_mode"=1; "pll_bypass"=1; "test_mode1"=0; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "allclock_launch_capture" {
      W "_allclock_launch_capture_WFT_";
      C { "all_inputs"=1\r10 N 0NN100N0\r10 N 1000110NNN; "all_outputs"=\r18 X ; }
      F { "atpg_mode"=1; "test_mode"=0; "occ_rst"=0; "occ_mode"=1; "pll_bypass"=1; "test_mode1"=0; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "load_unload" {
      W "_default_WFT_";
      C { "atpg_mode"=1; "near_empty_mrgn[0]"=N; "near_empty_mrgn[1]"=N; "near_empty_mrgn[2]"=N; 
         "near_empty_mrgn[3]"=N; "near_empty_mrgn[4]"=N; "near_full_mrgn[0]"=N; "near_full_mrgn[1]"=N; 
         "near_full_mrgn[2]"=N; "near_full_mrgn[3]"=N; "near_full_mrgn[4]"=N; "rclk"=0; 
         "ren"=N; "rptr_clr"=N; "rrst_n"=1; "test_mode"=0; "test_se"=0; "test_si"=N; "wclk"=0; "wdata[0]"=N; 
         "wdata[1]"=N; "wdata[2]"=N; "wdata[3]"=N; "wdata[4]"=N; "wdata[5]"=N; "wdata[6]"=N; "wdata[7]"=N; 
         "wen"=N; "wptr_clr"=N; "wrst_n"=1; "empty"=X; "full"=X; "near_empty"=X; "near_full"=X; "over_flow"=X; 
         "rdata[0]"=X; "rdata[1]"=X; "rdata[2]"=X; "rdata[3]"=X; "rdata[4]"=X; "rdata[5]"=X; "rdata[6]"=X; 
         "rdata[7]"=X; "test_so"=X; "under_flow"=X; "ate_wclk"=0; "ate_rclk"=0; "occ_rst"=0; "occ_mode"=1; 
         "pll_bypass"=1; "test_mode1"=0; "test_si_1"=N; "test_so_1"=X; "test_si_2"=N; "test_so_2"=X; 
         "test_si_3"=N; "test_so_3"=X; }
      "TM1_occ_bypass_pre_shift": V { "test_se"=1; }
      Shift {          W "_default_WFT_";
         V { "_clk"=P1P1PP; "_si"=####; "_so"=####; }
      }
   }
   "iddq_capture" {
      W "_allclock_launch_capture_WFT_";
      C { "_po"=\r18 X ; }
      F { "atpg_mode"=1; "test_mode"=0; "occ_rst"=0; "occ_mode"=1; "pll_bypass"=1; "test_mode1"=0; }
      "forcePI": V { "_pi"=\r39 # ; }
      IddqTestPoint;
      "measurePO measureIDDQ": V { "_po"=\r18 # ; }
   }
}
MacroDefs "TM1_occ_bypass" {
   "test_setup" {
      W "_default_WFT_";
      C { "all_inputs"=\r39 N ; "all_outputs"=\r18 X ; }
      V { "atpg_mode"=1; "rclk"=0; "rrst_n"=1; "test_mode"=0; "wclk"=0; "wrst_n"=1; "ate_wclk"=0; "ate_rclk"=0; 
         "occ_mode"=1; "test_mode1"=0; }
      V { "test_se"=0; "occ_rst"=0; "pll_bypass"=1; }
   }
}
Pattern "_pattern_" {
   W "_multiclock_capture_WFT_";
   "precondition all Signals": C { "_pi"=\r39 0 ; "_po"=\r18 X ; }
   Macro "test_setup";
   Ann {* chain_test *}
   "pattern 0": Call "load_unload" { 
      "test_si"=00110011; "test_si_1"=00110011; "test_si_2"=001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110; 
      "test_si_3"=001100110011001100110011; }
   Call "iddq_capture" { 
      "_pi"=100101000100011011000101010111000110011; "_po"=LHLHLHHLLHHLLLHLLL; }
   "pattern 1": Call "load_unload" { 
      "test_so"=LLHHLLHH; "test_so_1"=LLHHLLHH; "test_so_2"=LLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHL; 
      "test_so_3"=LLHHLLHHLLHHLLHHLLHHLLHH; "test_si"=00010001; "test_si_1"=00011001; 
      "test_si_2"=100000000111110000000011111101111010111001010110011010111000000101000110111010011000100001101010010000000000100100110110101011100001111010011110010010001; 
      "test_si_3"=001101010101011000000101; }
   Call "iddq_capture" { 
      "_pi"=110001100010011000000000101101000110100; "_po"=HHLHHLLLLLLHLLHLHL; }
   "pattern 2": Call "load_unload" { 
      "test_so"=LLLHLLLH; "test_so_1"=LLLHHLLH; "test_so_2"=HLLLLLLLLHHHHHLLLLLLLLHHHHHHLHHHHLHLHHHLLHLHLHHLLHHLHLHHHLLLLLLHLHLLLHHLHHHLHLLHHLLLHLLLLHHLHLHLLHLLLLLLLLLLHLLHLLHHLHHLHLHLHHHLLLLHHHHLHLLHHHHLLHLLHLLLH; 
      "test_so_3"=LLHHLHLHLHLHLHHLLLLLLHLH; "test_si"=11001100; "test_si_1"=11100110; 
      "test_si_2"=010101111100110111111100000011000101110010101000010111001101110010001100110111100100111010000100111011011101110011001001110000011110010111101101001001011; 
      "test_si_3"=110010000000101001101010; }
   Call "iddq_capture" { 
      "_pi"=101111111100101000011110000001000110001; "_po"=LLHLHHLHHLHHHHLHLH; }
   "pattern 3": Call "load_unload" { 
      "test_so"=HHLLHHLL; "test_so_1"=HHHLLHHL; "test_so_2"=LHLHLHHHHHLLHHLHHHHHHHLLLLLLHHLLLHLHHHLLHLHLHLLLLHLHHHLLHHLHHHLLHLLLHHLLHHLHHHHLLHLLHHHLHLLLLHLLHHHLHHLHHHLHHHLLHHLLHLLHHHLLLLLHHHHLLHLHHHHLHHLHLLHLLHLHH; 
      "test_so_3"=HHLLHLLLLLLLHLHLLHHLHLHL; "test_si"=00000000; "test_si_1"=00000000; 
      "test_si_2"=111111010000000000010000001101001111110100111100111110111011111011001010000000101111110010101101101111110011010100011011010101010110011000100110110010101; 
      "test_si_3"=111010101101000110001010; }
   Call "iddq_capture" { 
      "_pi"=101110000010001011011110001101000110110; "_po"=LLLLLHLHHHHHHLHLHH; }
   "pattern 4": Call "load_unload" { 
      "test_so"=LLLLLLLL; "test_so_1"=LLLLLLLL; "test_so_2"=HHHHHHLHLLLLLLLLLLLHLLLLLLHHLHLLHHHHHHLHLLHHHHLLHHHHHLHHHLHHHHHLHHLLHLHLLLLLLLHLHHHHHHLLHLHLHHLHHLHHHHHHLLHHLHLHLLLHHLHHLHLHLHLHLHHLLHHLLLHLLHHLHHLLHLHLH; 
      "test_so_3"=HHHLHLHLHHLHLLLHHLLLHLHL; "test_si"=11101101; "test_si_1"=00000011; 
      "test_si_2"=001000111110100011110110101001001111010000111101011101101100100011101111000101110111110011000111110011110111001100100001000101111111111000001000010100100; 
      "test_si_3"=101101011001000101110101; }
   Call "iddq_capture" { 
      "_pi"=100000000010101000001111000101000110011; "_po"=LLLHHHHHHLHHHHHLLH; }
   "pattern 5": Call "load_unload" { 
      "test_so"=HHHLHHLH; "test_so_1"=LLLLLLHH; "test_so_2"=LLHLLLHHHHHLHLLLHHHHLHHLHLHLLHLLHHHHLHLLLLHHHHLHLHHHLHHLHHLLHLLLHHHLHHHHLLLHLHHHLHHHHHLLHHLLLHHHHHLLHHHHLHHHLLHHLLHLLLLHLLLHLHHHHHHHHHHLLLLLHLLLLHLHLLHLL; 
      "test_so_3"=HLHHLHLHHLLHLLLHLHHHLHLH; "test_si"=00010000; "test_si_1"=11010111; 
      "test_si_2"=101001101000011001100001111111111001010001010010010011110111100111001101011110001111111011111111100001110111001111010000100110111100101110001111101111011; 
      "test_si_3"=110001111110010010001010; }
   Call "iddq_capture" { 
      "_pi"=101001110010101010000101011101000110010; "_po"=HLLLLHHHHHHHHLLHHH; }
   "pattern 6": Call "load_unload" { 
      "test_so"=LLLHLLLL; "test_so_1"=HHLHLHHH; "test_so_2"=HLHLLHHLHLLLLHHLLHHLLLLHHHHHHHHHHLLHLHLLLHLHLLHLLHLLHHHHLHHHHLLHHHLLHHLHLHHHHLLLHHHHHHHLHHHHHHHHHLLLLHHHLHHHLLHHHHLHLLLLHLLHHLHHHHLLHLHHHLLLHHHHHLHHHHLHH; 
      "test_so_3"=HHLLLHHHHHHLLHLLHLLLHLHL; "test_si"=01101000; "test_si_1"=00000110; 
      "test_si_2"=010000010000000010101011011110000101001010100110011011010011001001010011011100110011100111011111111100000001100001011111101100011000111100100111010001111; 
      "test_si_3"=000110101111000110011101; }
   Call "iddq_capture" { 
      "_pi"=110111000110111011001011100111000110101; "_po"=LLLLLHHLHLHLHLLLLL; }
   "pattern 7": Call "load_unload" { 
      "test_so"=LHHLHLLL; "test_so_1"=LLLLLHHL; "test_so_2"=LHLLLLLHLLLLLLLLHLHLHLHHLHHHHLLLLHLHLLHLHLHLLHHLLHHLHHLHLLHHLLHLLHLHLLHHLHHHLLHHLLHHHLLHHHLHHHHHHHHHLLLLLLLHHLLLLHLHHHHHHLHHLLLHHLLLHHHHLLHLLHHHLHLLLHHHH; 
      "test_so_3"=LLLHHLHLHHHHLLLHHLLHHHLH; "test_si"=10100110; "test_si_1"=00110010; 
      "test_si_2"=011011111100101011111001101010100101010011101001100111101111110100110111110110010100011001011011011111110110010011100011110101111111010100101110010101110; 
      "test_si_3"=111010000010000101011011; }
   Call "iddq_capture" { 
      "_pi"=100000010100001010011000101101000110100; "_po"=LLLLHHHHLHLHHHHLLH; }
   "pattern 8": Call "load_unload" { 
      "test_so"=HLHLLHHL; "test_so_1"=LLHHLLHL; "test_so_2"=LHHLHHHHHHLLHLHLHHHHHLLHHLHLHLHLLHLHLHLLHHHLHLLHHLLHHHHLHHHHHHLHLLHHLHHHHHLHHLLHLHLLLHHLLHLHHLHHLHHHHHHHLHHLLHLLHHHLLLHHHHLHLHHHHHHHLHLHLLHLHHHLLHLHLHHHL; 
      "test_so_3"=HHHLHLLLLLHLLLLHLHLHHLHH; "test_si"=11100111; "test_si_1"=00011101; 
      "test_si_2"=000100000000011101010011011100010010010000111010011010111101010110100010100100000110011000110100110001101111011011101000010010011010110101011110011101010; 
      "test_si_3"=011000101001100101000101; }
   Call "iddq_capture" { 
      "_pi"=100101110000111011011001111111000110111; "_po"=LLHLLLHLLLHLHHHLLL; }
   "pattern 9": Call "load_unload" { 
      "test_so"=HHHLLHHH; "test_so_1"=LLLHHHLH; "test_so_2"=LLLHLLLLLLLLLHHHLHLHLLHHLHHHLLLHLLHLLHLLLLHHHLHLLHHLHLHHHHLHLHLHHLHLLLHLHLLHLLLLLHHLLHHLLLHHLHLLHHLLLHHLHHHHLHHLHHHLHLLLLHLLHLLHHLHLHHLHLHLHHHHLLHHHLHLHL; 
      "test_so_3"=LHHLLLHLHLLHHLLHLHLLLHLH; "test_si"=00110011; "test_si_1"=10100111; 
      "test_si_2"=110100001100100011110110000000110101100010001000001011100111110000000001011101010101110010011100001001011000100111110101101010001000111111111010000110111; 
      "test_si_3"=001101001111110000100110; }
   Call "iddq_capture" { 
      "_pi"=110110010100111011010010011111000110111; "_po"=HLHLHLHHLHHHHLHHHL; }
   "pattern 10": Call "load_unload" { 
      "test_so"=LLHHLLHH; "test_so_1"=HLHLLHHH; "test_so_2"=HHLHLLLLHHLLHLLLHHHHLHHLLLLLLLHHLHLHHLLLHLLLHLLLLLHLHHHLLHHHHHLLLLLLLLLHLHHHLHLHLHLHHHLLHLLHHHLLLLHLLHLHHLLLHLLHHHHHLHLHHLHLHLLLHLLLHHHHHHHHHLHLLLLHHLHHH; 
      "test_so_3"=LLHHLHLLHHHHHHLLLLHLLHHL; "test_si"=11011110; "test_si_1"=01100001; 
      "test_si_2"=111010011110111000011001011001000010101011101111110011001011100000010110010101100110010000011111101010010000100111111001110111110101100100000000011100111; 
      "test_si_3"=110000000111001010000001; }
   Call "iddq_capture" { 
      "_pi"=111101100110101011001011110111000110011; "_po"=LLLHHLLHLLHHLHLLHH; }
   "pattern 11": Call "load_unload" { 
      "test_so"=HHLHHHHL; "test_so_1"=LHHLLLLH; "test_so_2"=HHHLHLLHHHHLHHHLLLLHHLLHLHHLLHLLLLHLHLHLHHHLHHHHHHLLHHLLHLHHHLLLLLLHLHHLLHLHLHHLLHHLLHLLLLLHHHHHHLHLHLLHLLLLHLLHHHHHHLLHHHLHHHHHLHLHHLLHLLLLLLLLLHHHLLHHH; 
      "test_so_3"=HHLLLLLLLHHHLLHLHLLLLLLH; "test_si"=01111000; "test_si_1"=00000001; 
      "test_si_2"=101100100100101101011101100000101001000111000110100011000100101100100100010110101010101110111011110110100100110001011110011111010111001110101001101011001; 
      "test_si_3"=100100111000010001010001; }
   Call "iddq_capture" { 
      "_pi"=111000011110011000011101100101000110100; "_po"=HLLLHLHLHHLHLLLLHH; }
   "pattern 12": Call "load_unload" { 
      "test_so"=LHHHHLLL; "test_so_1"=LLLLLLLH; "test_so_2"=HLHHLLHLLHLLHLHHLHLHHHLHHLLLLLHLHLLHLLLHHHLLLHHLHLLLHHLLLHLLHLHHLLHLLHLLLHLHHLHLHLHLHLHHHLHHHLHHHHLHHLHLLHLLHHLLLHLHHHHLLHHHHHLHLHHHLLHHHLHLHLLHHLHLHHLLH; 
      "test_so_3"=HLLHLLHHHLLLLHLLLHLHLLLH; "test_si"=01100000; "test_si_1"=11101101; 
      "test_si_2"=010100101010110011110000011110000001110111110100000111110001101111100110011010000110101001110101010101111101000010010111000101001010100011011010011011111; 
      "test_si_3"=111000110011100110001010; }
   Call "iddq_capture" { 
      "_pi"=100101110000101010000111101101000110110; "_po"=LLHHLHHHLHLLHLHHLH; }
   "pattern 13": Call "load_unload" { 
      "test_so"=LHHLLLLL; "test_so_1"=HHHLHHLH; "test_so_2"=LHLHLLHLHLHLHHLLHHHHLLLLLHHHHLLLLLLHHHLHHHHHLHLLLLLHHHHHLLLHHLHHHHHLLHHLLHHLHLLLLHHLHLHLLHHHLHLHLHLHLHHHHHLHLLLLHLLHLHHHLLLHLHLLHLHLHLLLHHLHHLHLLHHLHHHHH; 
      "test_so_3"=HHHLLLHHLLHHHLLHHLLLHLHL; "test_si"=11010111; "test_si_1"=10101011; 
      "test_si_2"=111010110000101101101100101110100101010000100100110110111010001010000010100010101111001010111000111000100000000110111001010010011111101011101100100000110; 
      "test_si_3"=100010000000101001110001; }
   Call "iddq_capture" { 
      "_pi"=101101001110001011001000110101000110110; "_po"=LLHLLLLHHLHHHHLHHH; }
   "pattern 14": Call "load_unload" { 
      "test_so"=HHLHLHHH; "test_so_1"=HLHLHLHH; "test_so_2"=HHHLHLHHLLLLHLHHLHHLHHLLHLHHHLHLLHLHLHLLLLHLLHLLHHLHHLHHHLHLLLHLHLLLLLHLHLLLHLHLHHHHLLHLHLHHHLLLHHHLLLHLLLLLLLLHHLHHHLLHLHLLHLLHHHHHHLHLHHHLHHLLHLLLLLHHL; 
      "test_so_3"=HLLLHLLLLLLLHLHLLHHHLLLH; "test_si"=10000100; "test_si_1"=00000011; 
      "test_si_2"=011101000010100110111110011001001010011010010011111000100111010010010100100111001111001100000100001001010110010011101110110000010010101110110001111011101; 
      "test_si_3"=111011100101011111101010; }
   Call "iddq_capture" { 
      "_pi"=111000010000111010000000111101000110000; "_po"=HLLHLHLHLLHLLHHLLH; }
   "pattern 15": Call "load_unload" { 
      "test_so"=HLLLLHLL; "test_so_1"=LLLLLLHH; "test_so_2"=LHHHLHLLLLHLHLLHHLHHHHHLLHHLLHLLHLHLLHHLHLLHLLHHHHHLLLHLLHHHLHLLHLLHLHLLHLLHHHLLHHHHLLHHLLLLLHLLLLHLLHLHLHHLLHLLHHHLHHHLHHLLLLLHLLHLHLHHHLHHLLLHHHHLHHHLH; 
      "test_so_3"=HHHLHHHLLHLHLHHHHHHLHLHL; "test_si"=11011100; "test_si_1"=00100101; 
      "test_si_2"=010011001110010011111110100011010001110001000000011001010010000000100011100111111000111101001101110100011001001011000111001101100100101110101000000000111; 
      "test_si_3"=011101000101000110011010; }
   Call "iddq_capture" { 
      "_pi"=101111011100011010000001101111000110011; "_po"=LLLHHHLLLHLHHHHLLL; }
   "pattern 16": Call "load_unload" { 
      "test_so"=HHLHHHLL; "test_so_1"=LLHLLHLH; "test_so_2"=LHLLHHLLHHHLLHLLHHHHHHHLHLLLHHLHLLLHHHLLLHLLLLLLLHHLLHLHLLHLLLLLLLHLLLHHHLLHHHHHHLLLHHHHLHLLHHLHHHLHLLLHHLLHLLHLHHLLLHHHLLHHLHHLLHLLHLHHHLHLHLLLLLLLLLHHH; 
      "test_so_3"=LHHHLHLLLHLHLLLHHLLHHLHL; "test_si"=00011100; "test_si_1"=10010111; 
      "test_si_2"=000011011000100111001111101110010111010101111011000100001001001010110100001110010010011110010101011110001101011100100001101101011100010101011010011101011; 
      "test_si_3"=000100101001110000010110; }
   Call "iddq_capture" { 
      "_pi"=111101001000001000010011001101000110000; "_po"=HLHLLLLHLHHLHLLHLL; }
   "pattern 17": Call "load_unload" { 
      "test_so"=LLLHHHLL; "test_so_1"=HLLHLHHH; "test_so_2"=LLLLHHLHHLLLHLLHHHLLHHHHHLHHHLLHLHHHLHLHLHHHHLHHLLLHLLLLHLLHLLHLHLHHLHLLLLHHHLLHLLHLLHHHHLLHLHLHLHHHHLLLHHLHLHHHLLHLLLLHHLHHLHLHHHLLLHLHLHLHHLHLLHHHLHLHH; 
      "test_so_3"=LLLHLLHLHLLHHHLLLLLHLHHL; "test_si"=01011100; "test_si_1"=01001011; 
      "test_si_2"=000001100010111010111101101111011101100101010101001011001010110100000011101101100000101100101001011011001001001101001001000001000001000001110001100001010; 
      "test_si_3"=010000110100010000010100; }
   Call "iddq_capture" { 
      "_pi"=100100111000111011000110111101000110100; "_po"=HLLHLHHLLHLLHLLLLL; }
   "pattern 18": Call "load_unload" { 
      "test_so"=LHLHHHLL; "test_so_1"=LHLLHLHH; "test_so_2"=LLLLLHHLLLHLHHHLHLHHHHLHHLHHHHLHHHLHHLLHLHLHLHLHLLHLHHLLHLHLHHLHLLLLLLHHHLHHLHHLLLLLHLHHLLHLHLLHLHHLHHLLHLLHLLHHLHLLHLLHLLLLLHLLLLLHLLLLLHHHLLLHHLLLLHLHL; 
      "test_so_3"=LHLLLLHHLHLLLHLLLLLHLHLL; "test_si"=10001100; "test_si_1"=00101010; 
      "test_si_2"=100001110010010100011110011100110001000000011001010010010100110111111000011101011101000101011000001100101010111010100011001001001100111001101100001100010; 
      "test_si_3"=110110101100011100010000; }
   Call "iddq_capture" { 
      "_pi"=111101100110011010011100101111000110001; "_po"=HLLHLHLLHHLLLHLLHH; }
   "end 18 unload": Call "load_unload" { 
      "test_so"=HLLLHHLL; "test_so_1"=LLHLHLHL; "test_so_2"=HLLLLHHHLLHLLHLHLLLHHHHLLHHHLLHHLLLHLLLLLLLHHLLHLHLLHLLHLHLLHHLHHHHHHLLLLHHHLHLHHHLHLLLHLHLHHLLLLLHHLLHLHLHLHHHLHLHLLLHHLLHLLHLLHHLLHHHLLHHLHHLLLLHHLLLHL; 
      "test_so_3"=HHLHHLHLHHLLLHHHLLLHLLLL; }
}

// Patterns reference 80 V statements, generating 3120 test cycles
