### **参考文献**

\[1\]Krste Asanovic, David Patterson, The Case for Open Instruction Sets\[J\], MICROPROCESSOR report, 2014, 8: 1-7 .

\[2\]Christopher Celio, David Patterson, and Krste Asanovi´c, The Berkeley Out-of-Order Machine \(BOOM\): An Industry-Competitive, Synthesizable, Parameterized RISC-V Processor\[R\], EECS Department, University of California, Berkeley, June 2015.

\[3\]Christopher Celio, David Patterson, and Krste Asanovi´c, The Berkeley Out-of-Order Machine \(BOOM\) Design Specification\[R\],EECS Department, University of California, Berkeley,December 2016.

\[4\]N. Gala, A. Menon, R. Bodduna, G. S. Madhusudan, V. Kamakoti, SHAKTI Processors: An Open-Source Hardware Initiative\[C\], 29th International Conference on VLSI Design and 2016 15th International Conference on Embedded Systems \(VLSID\), Kolkata, India, January,2016

\[5\]PULPino User Manul\[EB/OL\],http://www.pulp-platform.org/documentation/, 2016-8

\[6\]Michael Zimmer, David Broman, Chris Shaver, Edward A. Lee, FlexPRET: A Processor Platform for Mixed-Criticality Systems\[C\], Proceedings of the 20th IEEE Real-Time and Embedded Technology and Application Symposium \(RTAS\), April, 2014.

\[7\]PEYRET Thomas, VENTROUX Nicolas, OLIVIER Thomas, HETEROGENEOUS MULTICORE BASED ON RISC-V PROCESSORS AND FD-SOI SILICON PLATFORM\[C\], 4th RISC-V Workshop Proceedings, July, 2016.



