
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -capacitance
Design : fifo1_sram
Version: Q-2019.12-SP3
Date   : Fri Mar 18 22:17:54 2022
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: rptr_empty/rempty_reg
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  rptr_empty/rempty_reg/CLK (SDFFASX1_RVT)                0.00       0.10 r
  rptr_empty/rempty_reg/QN (SDFFASX1_RVT)       1.65      0.18       0.28 r
  rptr_empty/U53/Y (AND4X1_RVT)                 0.55      0.08       0.36 r
  rptr_empty/U47/Y (AND2X1_RVT)                 1.63      0.06       0.42 r
  rptr_empty/U9/Y (NAND3X0_RVT)                 1.01      0.06       0.47 f
  rptr_empty/U64/Y (NAND2X0_RVT)                1.20      0.09       0.56 r
  rptr_empty/U65/Y (AND2X1_RVT)                 2.22      0.07       0.63 r
  rptr_empty/U69/Y (NAND2X0_RVT)                0.55      0.03       0.66 f
  rptr_empty/U72/Y (NAND2X0_RVT)                1.50      0.05       0.72 r
  rptr_empty/U95/Y (XOR2X1_RVT)                 0.61      0.12       0.83 f
  rptr_empty/U96/Y (OR3X1_RVT)                  0.61      0.07       0.91 f
  rptr_empty/U100/Y (NOR2X0_RVT)                0.46      0.07       0.98 r
  rptr_empty/U101/Y (AND3X1_RVT)                0.51      0.06       1.05 r
  rptr_empty/rempty_reg/D (SDFFASX1_RVT)                  0.00       1.05 r
  data arrival time                                                  1.05

  clock rclk (rise edge)                                  1.22       1.22
  clock network delay (ideal)                             0.10       1.32
  clock uncertainty                                      -0.07       1.25
  rptr_empty/rempty_reg/CLK (SDFFASX1_RVT)                0.00       1.25 r
  library setup time                                     -0.11       1.14
  data required time                                                 1.14
  --------------------------------------------------------------------------
  data required time                                                 1.14
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


1
