<!doctype html>
<html>
<head>
<title>DFILPCFG1 (DDRC) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___ddrc.html")>DDRC Module</a> &gt; DFILPCFG1 (DDRC) Register</p><h1>DFILPCFG1 (DDRC) Register</h1>
<h2>DFILPCFG1 (DDRC) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>DFILPCFG1</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x000000019C</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD07019C (DDRC)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">rw<span class="tooltiptext">Normal read/write</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>DFI Low Power Configuration Register 1</td></tr>
</table>
<p>This register is static. Static registers can only be written when the controller is in reset.</p>
<h2>DFILPCFG1 (DDRC) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>dfi_lp_wakeup_mpsm</td><td class="center"> 7:4</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>DDR4: Value to drive on dfi_lp_wakeup signal when Maximum Power Saving Mode is entered.<br/>Determines the DFI's tlp_wakeup time:<br/>- 0x0 - 16 cycles<br/>- 0x1 - 32 cycles<br/>- 0x2 - 64 cycles<br/>- 0x3 - 128 cycles<br/>- 0x4 - 256 cycles<br/>- 0x5 - 512 cycles<br/>- 0x6 - 1024 cycles<br/>- 0x7 - 2048 cycles<br/>- 0x8 - 4096 cycles<br/>- 0x9 - 8192 cycles<br/>- 0xA - 16384 cycles<br/>- 0xB - 32768 cycles<br/>- 0xC - 65536 cycles<br/>- 0xD - 131072 cycles<br/>- 0xE - 262144 cycles<br/>- 0xF - Unlimited</td></tr>
<tr valign=top><td>dfi_lp_en_mpsm</td><td class="center"> 0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>DDR4: Enables DFI Low Power interface handshaking during Maximum Power Saving Mode Entry/Exit.<br/>- 0 - Disabled<br/>- 1 - Enabled</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>