{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 18:32:02 2016 " "Info: Processing started: Mon Oct 17 18:32:02 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cnt2bitc -c cnt2bitc " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cnt2bitc -c cnt2bitc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../p9detect110/relojlento/relojlento.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../p9detect110/relojlento/relojlento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relojlento-arqrelojlento " "Info: Found design unit 1: relojlento-arqrelojlento" {  } { { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 relojlento " "Info: Found entity 1: relojlento" {  } { { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt2bitc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cnt2bitc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt2bitc-behavior " "Info: Found design unit 1: cnt2bitc-behavior" {  } { { "cnt2bitc.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/cnt2bitc.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cnt2bitc " "Info: Found entity 1: cnt2bitc" {  } { { "cnt2bitc.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/cnt2bitc.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chip.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file chip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 chip-arqchip " "Info: Found design unit 1: chip-arqchip" {  } { { "chip.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/chip.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 chip " "Info: Found entity 1: chip" {  } { { "chip.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/chip.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "chip " "Info: Elaborating entity \"chip\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "relojlento relojlento:u1 A:arqrelojlento " "Info: Elaborating entity \"relojlento\" using architecture \"A:arqrelojlento\" for hierarchy \"relojlento:u1\"" {  } { { "chip.vhd" "u1" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/chip.vhd" 16 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "cnt2bitc cnt2bitc:u2 A:behavior " "Info: Elaborating entity \"cnt2bitc\" using architecture \"A:behavior\" for hierarchy \"cnt2bitc:u2\"" {  } { { "chip.vhd" "u2" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/chip.vhd" 17 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "53 " "Info: Implemented 53 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Info: Implemented 49 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "266 " "Info: Peak virtual memory: 266 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 17 18:32:11 2016 " "Info: Processing ended: Mon Oct 17 18:32:11 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
