Release 14.4 - xst P.49d (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: OriginalCPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "OriginalCPU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "OriginalCPU"
Output Format                      : NGC
Target Device                      : xc3s400-4-pq208

---- Source Options
Top Module Name                    : OriginalCPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/ForVHDL/OriginalCPU_C/ALU.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "C:/ForVHDL/OriginalCPU_C/FlagRegistor.vhd" in Library work.
Architecture behavioral of Entity flagregistor is up to date.
Compiling vhdl file "C:/ForVHDL/OriginalCPU_C/Reg_4bit.vhd" in Library work.
Architecture behavioral of Entity reg_4bit is up to date.
Compiling vhdl file "C:/ForVHDL/OriginalCPU_C/SEL_A.vhd" in Library work.
Architecture behavioral of Entity sel_a is up to date.
Compiling vhdl file "C:/ForVHDL/OriginalCPU_C/SELECTER.vhd" in Library work.
Architecture behavioral of Entity selecter is up to date.
Compiling vhdl file "C:/ForVHDL/OriginalCPU_C/OriginalCPU.vhd" in Library work.
Architecture behavioral of Entity originalcpu is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <OriginalCPU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FlagRegistor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Reg_4bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SEL_A> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SELECTER> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <OriginalCPU> in library <work> (Architecture <behavioral>).
Entity <OriginalCPU> analyzed. Unit <OriginalCPU> generated.

Analyzing Entity <ALU> in library <work> (Architecture <behavioral>).
WARNING:Xst:1610 - "C:/ForVHDL/OriginalCPU_C/ALU.vhd" line 61: Width mismatch. <ALU_Z> has a width of 5 bits but assigned expression is 9-bit wide.
WARNING:Xst:1610 - "C:/ForVHDL/OriginalCPU_C/ALU.vhd" line 62: Width mismatch. <ALU_Z> has a width of 5 bits but assigned expression is 9-bit wide.
WARNING:Xst:819 - "C:/ForVHDL/OriginalCPU_C/ALU.vhd" line 59: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <ALU_A>, <ALU_B>
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <FlagRegistor> in library <work> (Architecture <behavioral>).
Entity <FlagRegistor> analyzed. Unit <FlagRegistor> generated.

Analyzing Entity <Reg_4bit> in library <work> (Architecture <behavioral>).
Entity <Reg_4bit> analyzed. Unit <Reg_4bit> generated.

Analyzing Entity <SEL_A> in library <work> (Architecture <behavioral>).
Entity <SEL_A> analyzed. Unit <SEL_A> generated.

Analyzing Entity <SELECTER> in library <work> (Architecture <behavioral>).
Entity <SELECTER> analyzed. Unit <SELECTER> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ALU>.
    Related source file is "C:/ForVHDL/OriginalCPU_C/ALU.vhd".
    Using one-hot encoding for signal <CRST>.
    Found 8x8-bit ROM for signal <CRST>.
    Found 4-bit comparator greater for signal <ALU_Z$cmp_gt0000> created at line 63.
    Found 1-bit xor2 for signal <ALU_Z$xor0000> created at line 70.
    Found 1-bit xor2 for signal <ALU_Z$xor0001> created at line 70.
    Found 1-bit xor2 for signal <ALU_Z$xor0002> created at line 70.
    Found 1-bit xor2 for signal <ALU_Z$xor0003> created at line 70.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Comparator(s).
Unit <ALU> synthesized.


Synthesizing Unit <FlagRegistor>.
    Related source file is "C:/ForVHDL/OriginalCPU_C/FlagRegistor.vhd".
Unit <FlagRegistor> synthesized.


Synthesizing Unit <Reg_4bit>.
    Related source file is "C:/ForVHDL/OriginalCPU_C/Reg_4bit.vhd".
    Found 4-bit register for signal <TMP>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Reg_4bit> synthesized.


Synthesizing Unit <SEL_A>.
    Related source file is "C:/ForVHDL/OriginalCPU_C/SEL_A.vhd".
Unit <SEL_A> synthesized.


Synthesizing Unit <SELECTER>.
    Related source file is "C:/ForVHDL/OriginalCPU_C/SELECTER.vhd".
WARNING:Xst:647 - Input <FLAG_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <CRST> of Case statement line 65 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <CRST> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <CRST>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <CRST> of Case statement line 65 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <CRST> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <CRST> of Case statement line 65 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <CRST> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 15x15-bit ROM for signal <CRST$mux0014>.
WARNING:Xst:737 - Found 15-bit latch for signal <CRST>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Summary:
	inferred   1 ROM(s).
Unit <SELECTER> synthesized.


Synthesizing Unit <OriginalCPU>.
    Related source file is "C:/ForVHDL/OriginalCPU_C/OriginalCPU.vhd".
WARNING:Xst:653 - Signal <ONE> is used but never assigned. This sourceless signal will be automatically connected to value 1.
WARNING:Xst:1780 - Signal <NXST> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CRST> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <BUS_IR<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <BUS_FR<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <BUS_ALU_B> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
Unit <OriginalCPU> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 15x15-bit ROM                                         : 1
 8x8-bit ROM                                           : 1
# Registers                                            : 5
 4-bit register                                        : 5
# Latches                                              : 1
 15-bit latch                                          : 1
# Comparators                                          : 1
 4-bit comparator greater                              : 1
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:524 - All outputs of the instance <CPU_IR2> of the block <Reg_4bit> are unconnected in block <OriginalCPU>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:1290 - Hierarchical block <COU_FR> is unconnected in block <OriginalCPU>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 15x15-bit ROM                                         : 1
 8x8-bit ROM                                           : 1
# Registers                                            : 16
 Flip-Flops                                            : 16
# Latches                                              : 1
 15-bit latch                                          : 1
# Comparators                                          : 1
 4-bit comparator greater                              : 1
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <OriginalCPU> ...

Optimizing unit <SELECTER> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block OriginalCPU, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 16
 Flip-Flops                                            : 16

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : OriginalCPU.ngr
Top Level Output File Name         : OriginalCPU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 18

Cell Usage :
# BELS                             : 44
#      LUT2                        : 1
#      LUT3                        : 6
#      LUT4                        : 30
#      MUXF5                       : 6
#      VCC                         : 1
# FlipFlops/Latches                : 31
#      FDCE                        : 16
#      LD_1                        : 15
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 5
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-4 

 Number of Slices:                       22  out of   3584     0%  
 Number of Slice Flip Flops:             27  out of   7168     0%  
 Number of 4 input LUTs:                 37  out of   7168     0%  
 Number of IOs:                          18
 Number of bonded IOBs:                  14  out of    141     9%  
    IOB Flip Flops:                       4
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------+-------------------------+-------+
Clock Signal                                       | Clock buffer(FF name)   | Load  |
---------------------------------------------------+-------------------------+-------+
CLK                                                | BUFGP                   | 16    |
CPU_SEL/CRST_cmp_eq0000(CPU_SEL/CRST_cmp_eq00001:O)| NONE(*)(CPU_SEL/CRST_14)| 15    |
---------------------------------------------------+-------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RST                                | IBUF                   | 16    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 4.239ns (Maximum Frequency: 235.905MHz)
   Minimum input arrival time before clock: 1.825ns
   Maximum output required time after clock: 7.165ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.239ns (frequency: 235.905MHz)
  Total number of paths / destination ports: 48 / 12
-------------------------------------------------------------------------
Delay:               4.239ns (Levels of Logic = 3)
  Source:            CPU_A_REG/TMP_3 (FF)
  Destination:       CPU_PC/TMP_3 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: CPU_A_REG/TMP_3 to CPU_PC/TMP_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.720   0.869  CPU_A_REG/TMP_3 (CPU_A_REG/TMP_3)
     LUT3:I2->O            4   0.551   0.985  CPU_SEL_A/ALU_OUT<3>1 (BUS_ALU_A<3>)
     LUT4:I2->O            1   0.551   0.000  CPU_ALU/ALU_Z<3>_F (N17)
     MUXF5:I0->O           3   0.360   0.000  CPU_ALU/ALU_Z<3> (BUS_ALU_Z<3>)
     FDCE:D                    0.203          CPU_PC/TMP_3
    ----------------------------------------
    Total                      4.239ns (2.385ns logic, 1.854ns route)
                                       (56.3% logic, 43.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.825ns (Levels of Logic = 1)
  Source:            ROM_IN<7> (PAD)
  Destination:       CPU_IR1/TMP_3 (FF)
  Destination Clock: CLK rising

  Data Path: ROM_IN<7> to CPU_IR1/TMP_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.821   0.801  ROM_IN_7_IBUF (ROM_IN_7_IBUF)
     FDCE:D                    0.203          CPU_IR1/TMP_3
    ----------------------------------------
    Total                      1.825ns (1.024ns logic, 0.801ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              7.165ns (Levels of Logic = 1)
  Source:            CPU_PC/TMP_3 (FF)
  Destination:       ROM_OUT<3> (PAD)
  Source Clock:      CLK rising

  Data Path: CPU_PC/TMP_3 to ROM_OUT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.720   0.801  CPU_PC/TMP_3 (CPU_PC/TMP_3)
     OBUF:I->O                 5.644          ROM_OUT_3_OBUF (ROM_OUT<3>)
    ----------------------------------------
    Total                      7.165ns (6.364ns logic, 0.801ns route)
                                       (88.8% logic, 11.2% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.04 secs
 
--> 

Total memory usage is 218448 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    5 (   0 filtered)

