$date
	Mon Feb  9 01:35:17 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_feature_sram_rd_addr_encode $end
$var wire 1 ! rd_ready_in $end
$var wire 16 " mem_tag [15:0] $end
$var wire 1 # mem_rd_valid $end
$var wire 16 $ mem_beats [15:0] $end
$var wire 2 % mem_bank [1:0] $end
$var wire 32 & mem_addr [31:0] $end
$var parameter 32 ' BANKS $end
$var parameter 32 ( BANK_W $end
$var parameter 32 ) BASE_ADDR_WORD $end
$var parameter 32 * BEATS $end
$var parameter 32 + FEAT_W $end
$var parameter 32 , IW $end
$var parameter 32 - JW $end
$var parameter 32 . MEM_W $end
$var parameter 32 / TAG_W $end
$var parameter 32 0 TILES_X $end
$var parameter 32 1 TILES_Y $end
$var parameter 32 2 TIMEOUT_CYC $end
$var parameter 32 3 WORDS_PER_TILE $end
$var reg 1 4 clk $end
$var reg 1 5 en $end
$var reg 32 6 hold_addr [31:0] $end
$var reg 2 7 hold_bank [1:0] $end
$var reg 16 8 hold_tag [15:0] $end
$var reg 1 9 mem_rd_ready $end
$var reg 16 : rd_tag [15:0] $end
$var reg 2 ; rd_tile_i [1:0] $end
$var reg 3 < rd_tile_j [2:0] $end
$var reg 1 = rd_valid $end
$var reg 1 > rst $end
$var integer 32 ? exp_addr [31:0] $end
$var integer 32 @ exp_bank [31:0] $end
$var integer 32 A rr [31:0] $end
$scope module dut $end
$var wire 1 4 clk $end
$var wire 1 5 en $end
$var wire 1 B go $end
$var wire 1 9 mem_rd_ready $end
$var wire 1 C pop $end
$var wire 1 D push $end
$var wire 16 E rd_tag [15:0] $end
$var wire 2 F rd_tile_i [1:0] $end
$var wire 3 G rd_tile_j [2:0] $end
$var wire 1 = rd_valid $end
$var wire 1 > rst $end
$var parameter 32 H BANKS $end
$var parameter 32 I BANK_W $end
$var parameter 32 J BASE_ADDR_WORD $end
$var parameter 32 K BEATS $end
$var parameter 32 L FEAT_W $end
$var parameter 32 M IW $end
$var parameter 32 N JW $end
$var parameter 32 O MEM_W $end
$var parameter 32 P TAG_W $end
$var parameter 32 Q TILES_X $end
$var parameter 32 R TILES_Y $end
$var parameter 32 S WORDS_PER_TILE $end
$var reg 64 T base_word [63:0] $end
$var reg 64 U base_word_shifted [63:0] $end
$var reg 2 V bi [1:0] $end
$var reg 3 W bj [2:0] $end
$var reg 16 X btag [15:0] $end
$var reg 1 Y full $end
$var reg 64 Z linear_idx [63:0] $end
$var reg 32 [ mem_addr [31:0] $end
$var reg 2 \ mem_bank [1:0] $end
$var reg 16 ] mem_beats [15:0] $end
$var reg 1 # mem_rd_valid $end
$var reg 16 ^ mem_tag [15:0] $end
$var reg 1 ! rd_ready_in $end
$upscope $end
$scope task calc_expected $end
$var integer 32 _ bank_mask [31:0] $end
$var integer 32 ` base_word [31:0] $end
$var integer 32 a exp_addr [31:0] $end
$var integer 32 b exp_bank [31:0] $end
$var integer 32 c linear [31:0] $end
$var integer 32 d ti [31:0] $end
$var integer 32 e tj [31:0] $end
$upscope $end
$scope task expect_eq_hexN $end
$var reg 16 f exp [15:0] $end
$var reg 16 g got [15:0] $end
$var reg 1600 h msg [1599:0] $end
$upscope $end
$scope task expect_eq_int $end
$var reg 1600 i msg [1599:0] $end
$var integer 32 j exp [31:0] $end
$var integer 32 k got [31:0] $end
$upscope $end
$scope task expect_out_held $end
$var reg 1600 l msg [1599:0] $end
$upscope $end
$scope task fatal_msg $end
$var reg 1600 m msg [1599:0] $end
$upscope $end
$scope task send_req $end
$var reg 1 n done $end
$var reg 16 o tagv [15:0] $end
$var reg 32 p k [31:0] $end
$var integer 32 q ti [31:0] $end
$var integer 32 r tj [31:0] $end
$upscope $end
$scope task snap_out $end
$upscope $end
$scope task wait_cond_with_timeout $end
$var reg 1600 s what [1599:0] $end
$var reg 32 t k [31:0] $end
$upscope $end
$scope task wait_pop $end
$var reg 1 u done $end
$var reg 32 v k [31:0] $end
$upscope $end
$scope task wait_valid $end
$var reg 32 w k [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 S
b100 R
b1000 Q
b10000 P
b1000000 O
b11 N
b10 M
b100000000 L
b100 K
b1100100 J
b10 I
b100 H
b100 3
b11001000 2
b100 1
b1000 0
b10000 /
b1000000 .
b11 -
b10 ,
b100000000 +
b100 *
b1100100 )
b10 (
b100 '
$end
#0
$dumpvars
b0 w
b0 v
xu
b0 t
bx s
bx r
bx q
b0 p
bx o
xn
bx m
bx l
bx k
bx j
bx i
bx h
bx g
bx f
bx e
bx d
bx c
bx b
bx a
bx `
bx _
b0 ^
b0 ]
bx \
bx [
bx Z
xY
bx X
bx W
bx V
bx U
bx T
b0 G
b0 F
b0 E
0D
0C
0B
bx A
bx @
bx ?
1>
0=
b0 <
b0 ;
b0 :
09
bx 8
bx 7
bx 6
05
04
bx &
bx %
b0 $
0#
b0 "
0!
$end
#5000
b11001 &
b11001 [
b11001 U
b0 %
b0 \
b1100100 T
b0 Z
b0 X
b0 W
b0 V
0Y
14
#10000
04
#15000
14
#20000
04
#25000
14
#30000
04
#35000
14
#40000
04
#45000
b100 $
b100 ]
1!
1B
0>
15
14
#50000
04
#55000
b1010000100000000 o
b0 r
b0 q
19
b11011010110010101101101010111110110001001100101011000010111010001110011001000000110110101101001011100110110110101100001011101000110001101101000 i
b100 j
b100 k
14
#60000
1D
0n
1=
b1010000100000000 :
b1010000100000000 E
04
#65000
1C
1D
b1010000100000000 "
b1010000100000000 ^
1#
1!
b1010000100000000 X
1Y
1n
14
#70000
0D
0u
b11101000110000101100111001000000110110101101001011100110110110101100001011101000110001101101000001000000010100000110000001011000011000000101001 h
b1010000100000000 f
b1010000100000000 g
b1100001011001000110010001110010001000000110110101101001011100110110110101100001011101000110001101101000001000000010100000110000001011000011000000101001 i
b11001 j
b11001 k
b11001 ?
b0 @
b11001 a
b0 b
b11 _
b1100100 `
b0 c
b0 e
b0 d
0=
04
#75000
0C
0#
0Y
1u
14
#80000
b1011111011101111 o
b101 r
b10 q
09
04
#85000
14
#90000
1D
0n
1=
b1011111011101111 :
b1011111011101111 E
b101 <
b101 G
b10 ;
b10 F
04
#95000
b101110 &
b101110 [
b101110 U
0D
b10111000 T
b10101 Z
b1011111011101111 "
b1011111011101111 ^
1#
0!
b1011111011101111 X
b101 W
b10 V
1Y
1n
14
#100000
b1011111011101111 8
b0 7
b101110 6
0=
04
#105000
b11010100100100 :
b11010100100100 E
b100 <
b100 G
b0 ;
b0 F
b1110011011101000110000101101100011011000010000001101000011011110110110001100100 l
b10010000101010011010100100100 A
14
#110000
04
#115000
b101111010000001 :
b101111010000001 E
b1 <
b1 G
b1 ;
b1 F
b11000000100010010101111010000001 A
14
#120000
04
#125000
b1101011000001001 :
b1101011000001001 E
b10000100100001001101011000001001 A
14
#130000
04
#135000
b101011001100011 :
b101011001100011 E
b11 <
b11 G
b11 ;
b11 F
b10110001111100000101011001100011 A
14
#140000
04
#145000
b111101100001101 :
b111101100001101 E
b101 <
b101 G
b1 ;
b1 F
b110101110010111101100001101 A
14
#150000
04
#155000
b1001100110001101 :
b1001100110001101 E
b1000110110111111001100110001101 A
14
#160000
04
#165000
b1000010001100101 :
b1000010001100101 E
b10110010110000101000010001100101 A
14
#170000
04
#175000
b101001000010010 :
b101001000010010 E
b10 <
b10 G
b10 ;
b10 F
b10001001001101110101001000010010 A
14
#180000
04
#185000
b1110001100000001 :
b1110001100000001 E
b1 <
b1 G
b1 ;
b1 F
b111100111110001100000001 A
14
#190000
04
#195000
b1100110100001101 :
b1100110100001101 E
b101 <
b101 G
1!
1C
0u
19
b110110101111100110100001101 A
14
#200000
04
#205000
0C
0#
0Y
1u
14
#210000
b1000100010001 o
b10 r
b1 q
09
04
#215000
14
#220000
1D
0n
1=
b1000100010001 :
b1000100010001 E
b10 <
b10 G
04
#225000
b100011 &
b100011 [
b100011 U
0D
b10001100 T
b1010 Z
b1000100010001 "
b1000100010001 ^
1#
0!
b1000100010001 X
b10 W
b1 V
1Y
1n
14
#230000
0=
04
#235000
14
#240000
1D
1!
1C
1=
b10001000100010 :
b10001000100010 E
b110 <
b110 G
b11 ;
b11 F
19
04
#245000
b110111 &
b110111 [
b110111 U
b10001000100010 "
b10001000100010 ^
b11011100 T
b11110 Z
b10001000100010 X
b110 W
b11 V
14
#250000
0D
0u
b1101111011101100110010101110010011101110111001001101001011101000110010100100000011101000110000101100111001000000110110101101001011100110110110101100001011101000110001101101000 h
b10001000100010 f
b10001000100010 g
b110111101110110011001010111001001110111011100100110100101110100011001010010000001100001011001000110010001110010001000000110110101101001011100110110110101100001011101000110001101101000001000000010100000110011001011000011011000101001 i
b110111 j
b110111 k
b110111 ?
b110111 a
b11011100 `
b11110 c
b110 e
b11 d
0=
04
#255000
0C
0#
0Y
1u
14
#260000
04
