# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do teste_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/itall/OneDrive/Documentos/Meus\ Projetos/Caminho-de-dados-RISCV/FPGA {C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/display.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:35:43 on Jun 12,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA" C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/display.v 
# -- Compiling module display
# 
# Top level modules:
# 	display
# End time: 16:35:43 on Jun 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/itall/OneDrive/Documentos/Meus\ Projetos/Caminho-de-dados-RISCV/FPGA {C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/main.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:35:43 on Jun 12,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA" C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/main.v 
# -- Compiling module main
# 
# Top level modules:
# 	main
# End time: 16:35:43 on Jun 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/itall/OneDrive/Documentos/Meus\ Projetos/Caminho-de-dados-RISCV/FPGA {C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:35:43 on Jun 12,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA" C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:35:43 on Jun 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/itall/OneDrive/Documentos/Meus\ Projetos/Caminho-de-dados-RISCV/FPGA {C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/decodificacao.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:35:43 on Jun 12,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA" C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/decodificacao.v 
# -- Compiling module decodificacao
# 
# Top level modules:
# 	decodificacao
# End time: 16:35:43 on Jun 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/itall/OneDrive/Documentos/Meus\ Projetos/Caminho-de-dados-RISCV/FPGA {C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/lerinstrucao.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:35:43 on Jun 12,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA" C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/lerinstrucao.v 
# -- Compiling module lerinstrucao
# 
# Top level modules:
# 	lerinstrucao
# End time: 16:35:43 on Jun 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/itall/OneDrive/Documentos/Meus\ Projetos/Caminho-de-dados-RISCV/FPGA {C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/memoria.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:35:43 on Jun 12,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA" C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/memoria.v 
# -- Compiling module memoria
# 
# Top level modules:
# 	memoria
# End time: 16:35:43 on Jun 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/itall/OneDrive/Documentos/Meus\ Projetos/Caminho-de-dados-RISCV/FPGA {C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/registradores.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:35:44 on Jun 12,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA" C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/registradores.v 
# -- Compiling module registradores
# 
# Top level modules:
# 	registradores
# End time: 16:35:44 on Jun 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/itall/OneDrive/Documentos/Meus\ Projetos/Caminho-de-dados-RISCV/FPGA {C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/sinaisdecontrole.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:35:44 on Jun 12,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA" C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/sinaisdecontrole.v 
# -- Compiling module sinaisdecontrole
# 
# Top level modules:
# 	sinaisdecontrole
# End time: 16:35:44 on Jun 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/itall/OneDrive/Documentos/Meus\ Projetos/Caminho-de-dados-RISCV/FPGA {C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/somapc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:35:44 on Jun 12,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA" C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/somapc.v 
# -- Compiling module somapc
# 
# Top level modules:
# 	somapc
# End time: 16:35:44 on Jun 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.main
# vsim work.main 
# Start time: 16:36:45 on Jun 12,2023
# Loading work.main
# Loading work.somapc
# Loading work.lerinstrucao
# Loading work.decodificacao
# Loading work.sinaisdecontrole
# Loading work.registradores
# Loading work.alu
# Loading work.memoria
# Loading work.display
# ** Warning: (vsim-3015) C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/main.v(111): [PCDPC] - Port size (4) does not match connection size (5) for port 'pc2'. The port definition is at: C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/display.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /main/display File: C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/display.v
# ** Warning: (vsim-3015) C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/main.v(111): [PCDPC] - Port size (4) does not match connection size (5) for port 'reg2'. The port definition is at: C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/display.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /main/display File: C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/FPGA/display.v
add wave -position end sim:/main/*
force -freeze sim:/main/rst 1 0
run
force -freeze sim:/main/clk 1 0, 0 {50 ps} -r 100
run
force -freeze sim:/main/rst St0 0
run
force -freeze sim:/main/rst 1 0, 0 {50 ps} -r 100
run
