/home/chances/Documents/Projeto-RiscV/design/ramOnChip32.v
/home/chances/Documents/Projeto-RiscV/design/ramOnChipData.v
/home/chances/Documents/Projeto-RiscV/design/ALUController.sv
/home/chances/Documents/Projeto-RiscV/design/BranchUnit.sv
/home/chances/Documents/Projeto-RiscV/design/Controller.sv
/home/chances/Documents/Projeto-RiscV/design/ForwardingUnit.sv
/home/chances/Documents/Projeto-RiscV/design/HazardDetection.sv
/home/chances/Documents/Projeto-RiscV/design/Memoria32.sv
/home/chances/Documents/Projeto-RiscV/design/Memoria32Data.sv
/home/chances/Documents/Projeto-RiscV/design/RISC_V.sv
/home/chances/Documents/Projeto-RiscV/design/RegFile.sv
/home/chances/Documents/Projeto-RiscV/design/adder.sv
/home/chances/Documents/Projeto-RiscV/design/alu.sv
/home/chances/Documents/Projeto-RiscV/design/datamemory.sv
/home/chances/Documents/Projeto-RiscV/design/decoder.sv
/home/chances/Documents/Projeto-RiscV/design/instructionmemory.sv
/home/chances/Documents/Projeto-RiscV/design/mux2.sv
/home/chances/Documents/Projeto-RiscV/design/mux4.sv
/home/chances/Documents/Projeto-RiscV/verif/tb_top.sv
/home/chances/Documents/Projeto-RiscV/design/RegPack.sv
/home/chances/Documents/Projeto-RiscV/design/Datapath.sv