

================================================================
== Vivado HLS Report for 'exp_16_8_s'
================================================================
* Date:           Mon Jan  7 16:14:03 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.650|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    5|    5|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.83>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_V)"   --->   Operation 7 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%loc_V = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %x_V_read, i32 8, i32 11)" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:189]   --->   Operation 8 'partselect' 'loc_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = trunc i16 %x_V_read to i8"   --->   Operation 9 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%loc_V_1 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp, i3 0)" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 10 'bitconcatenate' 'loc_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %x_V_read, i32 15)" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:195]   --->   Operation 11 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %x_V_read, i32 11)" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:195]   --->   Operation 12 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%not_s = xor i1 %tmp_14, %tmp_13" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:195]   --->   Operation 13 'xor' 'not_s' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %x_V_read, i32 12)" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:195]   --->   Operation 14 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%not_1 = xor i1 %tmp_15, %tmp_13" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:195]   --->   Operation 15 'xor' 'not_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %x_V_read, i32 13)" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:195]   --->   Operation 16 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%not_2 = xor i1 %tmp_16, %tmp_13" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:195]   --->   Operation 17 'xor' 'not_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %x_V_read, i32 14)" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:195]   --->   Operation 18 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%not_3 = xor i1 %tmp_17, %tmp_13" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:195]   --->   Operation 19 'xor' 'not_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.30ns)   --->   "%tmp_s = icmp eq i4 %loc_V, 7" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:198]   --->   Operation 20 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.88ns)   --->   "%tmp_2 = icmp ugt i11 %loc_V_1, -768" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:198]   --->   Operation 21 'icmp' 'tmp_2' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%or_cond = and i1 %tmp_s, %tmp_2" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:198]   --->   Operation 22 'and' 'or_cond' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_s = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %x_V_read, i32 7, i32 10)" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:206]   --->   Operation 23 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%loc_V_2 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %x_V_read, i32 2, i32 6)" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:208]   --->   Operation 24 'partselect' 'loc_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_18 = trunc i16 %x_V_read to i2"   --->   Operation 25 'trunc' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%loc_V_3 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_18, i3 0)" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:211]   --->   Operation 26 'bitconcatenate' 'loc_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_3 = zext i5 %loc_V_3 to i64" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:218]   --->   Operation 27 'zext' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%f_x_lsb_table_addr = getelementptr [32 x i11]* @f_x_lsb_table, i64 0, i64 %tmp_3" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:218]   --->   Operation 28 'getelementptr' 'f_x_lsb_table_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (3.25ns)   --->   "%f_x_lsb_V = load i11* %f_x_lsb_table_addr, align 2" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:218]   --->   Operation 29 'load' 'f_x_lsb_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_4 = zext i5 %loc_V_2 to i64" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:233]   --->   Operation 30 'zext' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%exp_x_msb_2_m_1_tabl_1 = getelementptr [32 x i25]* @exp_x_msb_2_m_1_tabl, i64 0, i64 %tmp_4" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:233]   --->   Operation 31 'getelementptr' 'exp_x_msb_2_m_1_tabl_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (3.25ns)   --->   "%p_Val2_8 = load i25* %exp_x_msb_2_m_1_tabl_1, align 4" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:233]   --->   Operation 32 'load' 'p_Val2_8' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%tmp2 = or i1 %not_s, %not_1" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:195]   --->   Operation 33 'or' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%tmp4 = or i1 %not_3, %or_cond" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:195]   --->   Operation 34 'or' 'tmp4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp3 = or i1 %tmp4, %not_2" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:195]   --->   Operation 35 'or' 'tmp3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp = or i1 %tmp3, %tmp2" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:195]   --->   Operation 36 'or' 'sel_tmp' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 37 [1/2] (3.25ns)   --->   "%f_x_lsb_V = load i11* %f_x_lsb_table_addr, align 2" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:218]   --->   Operation 37 'load' 'f_x_lsb_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>
ST_2 : Operation 38 [1/2] (3.25ns)   --->   "%p_Val2_8 = load i25* %exp_x_msb_2_m_1_tabl_1, align 4" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:233]   --->   Operation 38 'load' 'p_Val2_8' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>

State 3 <SV = 2> <Delay = 6.65>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_s_25 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %tmp_13, i4 %p_Result_s)" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:206]   --->   Operation 39 'bitconcatenate' 'p_Result_s_25' <Predicate = (!sel_tmp)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_1 = call i18 @_ssdm_op_BitConcatenate.i18.i2.i5.i11(i2 %tmp_18, i5 0, i11 %f_x_lsb_V)" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:221]   --->   Operation 40 'bitconcatenate' 'p_Result_1' <Predicate = (!sel_tmp)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%OP1_V = zext i25 %p_Val2_8 to i43" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:235]   --->   Operation 41 'zext' 'OP1_V' <Predicate = (!sel_tmp)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%OP2_V = zext i18 %p_Result_1 to i43" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:235]   --->   Operation 42 'zext' 'OP2_V' <Predicate = (!sel_tmp)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (6.65ns)   --->   "%r_V_3 = mul i43 %OP1_V, %OP2_V" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:235]   --->   Operation 43 'mul' 'r_V_3' <Predicate = (!sel_tmp)> <Delay = 6.65> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%p_Val2_4 = call i19 @_ssdm_op_PartSelect.i19.i43.i32.i32(i43 %r_V_3, i32 24, i32 42)" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:236]   --->   Operation 44 'partselect' 'p_Val2_4' <Predicate = (!sel_tmp)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_7 = zext i5 %p_Result_s_25 to i64" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:249]   --->   Operation 45 'zext' 'tmp_7' <Predicate = (!sel_tmp)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%exp_x_msb_1_table_ad = getelementptr [32 x i25]* @exp_x_msb_1_table, i64 0, i64 %tmp_7" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:249]   --->   Operation 46 'getelementptr' 'exp_x_msb_1_table_ad' <Predicate = (!sel_tmp)> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (3.25ns)   --->   "%p_Val2_10 = load i25* %exp_x_msb_1_table_ad, align 4" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:249]   --->   Operation 47 'load' 'p_Val2_10' <Predicate = (!sel_tmp)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>

State 4 <SV = 3> <Delay = 4.51>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_6 = zext i19 %p_Val2_4 to i20" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:237]   --->   Operation 48 'zext' 'tmp_6' <Predicate = (!sel_tmp)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_8 = call i19 @_ssdm_op_BitConcatenate.i19.i2.i5.i11.i1(i2 %tmp_18, i5 0, i11 %f_x_lsb_V, i1 false)" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:237]   --->   Operation 49 'bitconcatenate' 'tmp_8' <Predicate = (!sel_tmp)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i19 %tmp_8 to i20" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:237]   --->   Operation 50 'zext' 'tmp_8_cast' <Predicate = (!sel_tmp)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (2.16ns)   --->   "%p_Val2_6 = add i20 %tmp_8_cast, %tmp_6" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:237]   --->   Operation 51 'add' 'p_Val2_6' <Predicate = (!sel_tmp)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_9 = zext i20 %p_Val2_6 to i25" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:237]   --->   Operation 52 'zext' 'tmp_9' <Predicate = (!sel_tmp)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (2.34ns)   --->   "%p_Val2_s = add i25 %p_Val2_8, %tmp_9" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:237]   --->   Operation 53 'add' 'p_Val2_s' <Predicate = (!sel_tmp)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/2] (3.25ns)   --->   "%p_Val2_10 = load i25* %exp_x_msb_1_table_ad, align 4" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:249]   --->   Operation 54 'load' 'p_Val2_10' <Predicate = (!sel_tmp)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>

State 5 <SV = 4> <Delay = 6.65>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%OP1_V_1 = zext i25 %p_Val2_10 to i50" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:250]   --->   Operation 55 'zext' 'OP1_V_1' <Predicate = (!sel_tmp)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%OP2_V_1 = zext i25 %p_Val2_s to i50" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:250]   --->   Operation 56 'zext' 'OP2_V_1' <Predicate = (!sel_tmp)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (6.65ns)   --->   "%r_V_4 = mul i50 %OP1_V_1, %OP2_V_1" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:250]   --->   Operation 57 'mul' 'r_V_4' <Predicate = (!sel_tmp)> <Delay = 6.65> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%p_Val2_1 = call i25 @_ssdm_op_PartSelect.i25.i50.i32.i32(i50 %r_V_4, i32 25, i32 49)" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:251]   --->   Operation 58 'partselect' 'p_Val2_1' <Predicate = (!sel_tmp)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.31>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:45]   --->   Operation 59 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%not_Result_s = xor i1 %tmp_13, true" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:199]   --->   Operation 60 'xor' 'not_Result_s' <Predicate = (sel_tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%p_cast = select i1 %not_Result_s, i22 -1, i22 0" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:199]   --->   Operation 61 'select' 'p_cast' <Predicate = (sel_tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (2.34ns)   --->   "%p_Val2_2 = add i25 %p_Val2_10, %p_Val2_1" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:252]   --->   Operation 62 'add' 'p_Val2_2' <Predicate = (!sel_tmp)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%y_V = call i22 @_ssdm_op_PartSelect.i22.i25.i32.i32(i25 %p_Val2_2, i32 3, i32 24)" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:253]   --->   Operation 63 'partselect' 'y_V' <Predicate = (!sel_tmp)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_Val2_3 = select i1 %sel_tmp, i22 %p_cast, i22 %y_V" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:259]   --->   Operation 64 'select' 'p_Val2_3' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %p_Val2_3, i32 21)" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:259]   --->   Operation 65 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %p_Val2_3, i32 20)" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:259]   --->   Operation 66 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %p_Val2_3, i32 19)" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:259]   --->   Operation 67 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %p_Val2_3, i32 18)" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:259]   --->   Operation 68 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp5 = or i1 %tmp_19, %tmp_20" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:259]   --->   Operation 69 'or' 'tmp5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp6 = or i1 %tmp_21, %tmp_22" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:259]   --->   Operation 70 'or' 'tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp_5 = or i1 %tmp6, %tmp5" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:259]   --->   Operation 71 'or' 'tmp_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp_1 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %p_Val2_3, i32 3, i32 18)" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:271]   --->   Operation 72 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.97ns) (out node of the LUT)   --->   "%r_V = select i1 %tmp_5, i16 32767, i16 %tmp_1" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:271]   --->   Operation 73 'select' 'r_V' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "ret i16 %r_V" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:871]   --->   Operation 74 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f_x_lsb_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_2_m_1_tabl]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read               (read          ) [ 0000000]
loc_V                  (partselect    ) [ 0000000]
tmp                    (trunc         ) [ 0000000]
loc_V_1                (bitconcatenate) [ 0000000]
tmp_13                 (bitselect     ) [ 0111111]
tmp_14                 (bitselect     ) [ 0000000]
not_s                  (xor           ) [ 0000000]
tmp_15                 (bitselect     ) [ 0000000]
not_1                  (xor           ) [ 0000000]
tmp_16                 (bitselect     ) [ 0000000]
not_2                  (xor           ) [ 0000000]
tmp_17                 (bitselect     ) [ 0000000]
not_3                  (xor           ) [ 0000000]
tmp_s                  (icmp          ) [ 0000000]
tmp_2                  (icmp          ) [ 0000000]
or_cond                (and           ) [ 0000000]
p_Result_s             (partselect    ) [ 0111000]
loc_V_2                (partselect    ) [ 0000000]
tmp_18                 (trunc         ) [ 0111100]
loc_V_3                (bitconcatenate) [ 0000000]
tmp_3                  (zext          ) [ 0000000]
f_x_lsb_table_addr     (getelementptr ) [ 0110000]
tmp_4                  (zext          ) [ 0000000]
exp_x_msb_2_m_1_tabl_1 (getelementptr ) [ 0110000]
tmp2                   (or            ) [ 0000000]
tmp4                   (or            ) [ 0000000]
tmp3                   (or            ) [ 0000000]
sel_tmp                (or            ) [ 0111111]
f_x_lsb_V              (load          ) [ 0101100]
p_Val2_8               (load          ) [ 0101100]
p_Result_s_25          (bitconcatenate) [ 0000000]
p_Result_1             (bitconcatenate) [ 0000000]
OP1_V                  (zext          ) [ 0000000]
OP2_V                  (zext          ) [ 0000000]
r_V_3                  (mul           ) [ 0000000]
p_Val2_4               (partselect    ) [ 0100100]
tmp_7                  (zext          ) [ 0000000]
exp_x_msb_1_table_ad   (getelementptr ) [ 0100100]
tmp_6                  (zext          ) [ 0000000]
tmp_8                  (bitconcatenate) [ 0000000]
tmp_8_cast             (zext          ) [ 0000000]
p_Val2_6               (add           ) [ 0000000]
tmp_9                  (zext          ) [ 0000000]
p_Val2_s               (add           ) [ 0100010]
p_Val2_10              (load          ) [ 0100011]
OP1_V_1                (zext          ) [ 0000000]
OP2_V_1                (zext          ) [ 0000000]
r_V_4                  (mul           ) [ 0000000]
p_Val2_1               (partselect    ) [ 0100001]
StgValue_59            (specpipeline  ) [ 0000000]
not_Result_s           (xor           ) [ 0000000]
p_cast                 (select        ) [ 0000000]
p_Val2_2               (add           ) [ 0000000]
y_V                    (partselect    ) [ 0000000]
p_Val2_3               (select        ) [ 0000000]
tmp_19                 (bitselect     ) [ 0000000]
tmp_20                 (bitselect     ) [ 0000000]
tmp_21                 (bitselect     ) [ 0000000]
tmp_22                 (bitselect     ) [ 0000000]
tmp5                   (or            ) [ 0000000]
tmp6                   (or            ) [ 0000000]
tmp_5                  (or            ) [ 0000000]
tmp_1                  (partselect    ) [ 0000000]
r_V                    (select        ) [ 0000000]
StgValue_74            (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="f_x_lsb_table">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_lsb_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="exp_x_msb_2_m_1_tabl">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_2_m_1_tabl"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="exp_x_msb_1_table">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i2.i5.i11"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i43.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i2.i5.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i22.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="x_V_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="f_x_lsb_table_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="11" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="5" slack="0"/>
<pin id="114" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_x_lsb_table_addr/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="5" slack="0"/>
<pin id="119" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_x_lsb_V/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="exp_x_msb_2_m_1_tabl_1_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="25" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="5" slack="0"/>
<pin id="127" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_msb_2_m_1_tabl_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="5" slack="0"/>
<pin id="132" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_8/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="exp_x_msb_1_table_ad_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="25" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="5" slack="0"/>
<pin id="140" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_msb_1_table_ad/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="5" slack="0"/>
<pin id="145" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_10/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="loc_V_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="0"/>
<pin id="151" dir="0" index="1" bw="16" slack="0"/>
<pin id="152" dir="0" index="2" bw="5" slack="0"/>
<pin id="153" dir="0" index="3" bw="5" slack="0"/>
<pin id="154" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="16" slack="0"/>
<pin id="161" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="loc_V_1_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="11" slack="0"/>
<pin id="165" dir="0" index="1" bw="8" slack="0"/>
<pin id="166" dir="0" index="2" bw="1" slack="0"/>
<pin id="167" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="loc_V_1/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_13_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="16" slack="0"/>
<pin id="174" dir="0" index="2" bw="5" slack="0"/>
<pin id="175" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_14_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="16" slack="0"/>
<pin id="182" dir="0" index="2" bw="5" slack="0"/>
<pin id="183" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="not_s_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_s/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_15_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="16" slack="0"/>
<pin id="196" dir="0" index="2" bw="5" slack="0"/>
<pin id="197" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="not_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_1/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_16_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="16" slack="0"/>
<pin id="210" dir="0" index="2" bw="5" slack="0"/>
<pin id="211" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="not_2_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_2/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_17_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="16" slack="0"/>
<pin id="224" dir="0" index="2" bw="5" slack="0"/>
<pin id="225" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="not_3_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_3/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_s_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="0"/>
<pin id="237" dir="0" index="1" bw="4" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_2_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="11" slack="0"/>
<pin id="243" dir="0" index="1" bw="11" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="or_cond_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="p_Result_s_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="0"/>
<pin id="255" dir="0" index="1" bw="16" slack="0"/>
<pin id="256" dir="0" index="2" bw="4" slack="0"/>
<pin id="257" dir="0" index="3" bw="5" slack="0"/>
<pin id="258" dir="1" index="4" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="loc_V_2_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="0"/>
<pin id="265" dir="0" index="1" bw="16" slack="0"/>
<pin id="266" dir="0" index="2" bw="3" slack="0"/>
<pin id="267" dir="0" index="3" bw="4" slack="0"/>
<pin id="268" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_2/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_18_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="16" slack="0"/>
<pin id="275" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_18/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="loc_V_3_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="5" slack="0"/>
<pin id="279" dir="0" index="1" bw="2" slack="0"/>
<pin id="280" dir="0" index="2" bw="1" slack="0"/>
<pin id="281" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="loc_V_3/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_3_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="5" slack="0"/>
<pin id="287" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_4_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="5" slack="0"/>
<pin id="292" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp2_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp2/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp4_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp4/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp3_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp3/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="sel_tmp_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="p_Result_s_25_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="5" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="2"/>
<pin id="322" dir="0" index="2" bw="4" slack="2"/>
<pin id="323" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s_25/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="p_Result_1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="18" slack="0"/>
<pin id="327" dir="0" index="1" bw="2" slack="2"/>
<pin id="328" dir="0" index="2" bw="1" slack="0"/>
<pin id="329" dir="0" index="3" bw="11" slack="1"/>
<pin id="330" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_1/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="OP1_V_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="25" slack="1"/>
<pin id="335" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="OP2_V_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="18" slack="0"/>
<pin id="338" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="r_V_3_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="25" slack="0"/>
<pin id="342" dir="0" index="1" bw="18" slack="0"/>
<pin id="343" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_3/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="p_Val2_4_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="19" slack="0"/>
<pin id="348" dir="0" index="1" bw="43" slack="0"/>
<pin id="349" dir="0" index="2" bw="6" slack="0"/>
<pin id="350" dir="0" index="3" bw="7" slack="0"/>
<pin id="351" dir="1" index="4" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_4/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_7_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="5" slack="0"/>
<pin id="358" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_6_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="19" slack="1"/>
<pin id="363" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_8_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="19" slack="0"/>
<pin id="366" dir="0" index="1" bw="2" slack="3"/>
<pin id="367" dir="0" index="2" bw="1" slack="0"/>
<pin id="368" dir="0" index="3" bw="11" slack="2"/>
<pin id="369" dir="0" index="4" bw="1" slack="0"/>
<pin id="370" dir="1" index="5" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_8_cast_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="19" slack="0"/>
<pin id="376" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="p_Val2_6_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="19" slack="0"/>
<pin id="380" dir="0" index="1" bw="19" slack="0"/>
<pin id="381" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_6/4 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_9_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="20" slack="0"/>
<pin id="386" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="388" class="1004" name="p_Val2_s_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="25" slack="2"/>
<pin id="390" dir="0" index="1" bw="20" slack="0"/>
<pin id="391" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="OP1_V_1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="25" slack="1"/>
<pin id="395" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_1/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="OP2_V_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="25" slack="1"/>
<pin id="398" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_1/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="r_V_4_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="25" slack="0"/>
<pin id="401" dir="0" index="1" bw="25" slack="0"/>
<pin id="402" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4/5 "/>
</bind>
</comp>

<comp id="405" class="1004" name="p_Val2_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="25" slack="0"/>
<pin id="407" dir="0" index="1" bw="50" slack="0"/>
<pin id="408" dir="0" index="2" bw="6" slack="0"/>
<pin id="409" dir="0" index="3" bw="7" slack="0"/>
<pin id="410" dir="1" index="4" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_1/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="not_Result_s_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="5"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_Result_s/6 "/>
</bind>
</comp>

<comp id="420" class="1004" name="p_cast_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="0" index="2" bw="1" slack="0"/>
<pin id="424" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_cast/6 "/>
</bind>
</comp>

<comp id="428" class="1004" name="p_Val2_2_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="25" slack="2"/>
<pin id="430" dir="0" index="1" bw="25" slack="1"/>
<pin id="431" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_2/6 "/>
</bind>
</comp>

<comp id="432" class="1004" name="y_V_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="22" slack="0"/>
<pin id="434" dir="0" index="1" bw="25" slack="0"/>
<pin id="435" dir="0" index="2" bw="3" slack="0"/>
<pin id="436" dir="0" index="3" bw="6" slack="0"/>
<pin id="437" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_V/6 "/>
</bind>
</comp>

<comp id="442" class="1004" name="p_Val2_3_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="5"/>
<pin id="444" dir="0" index="1" bw="22" slack="0"/>
<pin id="445" dir="0" index="2" bw="22" slack="0"/>
<pin id="446" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_3/6 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_19_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="22" slack="0"/>
<pin id="452" dir="0" index="2" bw="6" slack="0"/>
<pin id="453" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/6 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_20_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="22" slack="0"/>
<pin id="460" dir="0" index="2" bw="6" slack="0"/>
<pin id="461" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/6 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_21_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="22" slack="0"/>
<pin id="468" dir="0" index="2" bw="6" slack="0"/>
<pin id="469" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/6 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_22_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="22" slack="0"/>
<pin id="476" dir="0" index="2" bw="6" slack="0"/>
<pin id="477" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/6 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp5_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp5/6 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp6_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp6/6 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_5_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_1_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="16" slack="0"/>
<pin id="501" dir="0" index="1" bw="22" slack="0"/>
<pin id="502" dir="0" index="2" bw="3" slack="0"/>
<pin id="503" dir="0" index="3" bw="6" slack="0"/>
<pin id="504" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="509" class="1004" name="r_V_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="16" slack="0"/>
<pin id="512" dir="0" index="2" bw="16" slack="0"/>
<pin id="513" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V/6 "/>
</bind>
</comp>

<comp id="517" class="1005" name="tmp_13_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="2"/>
<pin id="519" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="523" class="1005" name="p_Result_s_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="4" slack="2"/>
<pin id="525" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="528" class="1005" name="tmp_18_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="2" slack="2"/>
<pin id="530" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="534" class="1005" name="f_x_lsb_table_addr_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="5" slack="1"/>
<pin id="536" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_x_lsb_table_addr "/>
</bind>
</comp>

<comp id="539" class="1005" name="exp_x_msb_2_m_1_tabl_1_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="5" slack="1"/>
<pin id="541" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_2_m_1_tabl_1 "/>
</bind>
</comp>

<comp id="544" class="1005" name="sel_tmp_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="2"/>
<pin id="546" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="sel_tmp "/>
</bind>
</comp>

<comp id="549" class="1005" name="f_x_lsb_V_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="11" slack="1"/>
<pin id="551" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="f_x_lsb_V "/>
</bind>
</comp>

<comp id="555" class="1005" name="p_Val2_8_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="25" slack="1"/>
<pin id="557" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_8 "/>
</bind>
</comp>

<comp id="561" class="1005" name="p_Val2_4_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="19" slack="1"/>
<pin id="563" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="566" class="1005" name="exp_x_msb_1_table_ad_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="5" slack="1"/>
<pin id="568" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_1_table_ad "/>
</bind>
</comp>

<comp id="571" class="1005" name="p_Val2_s_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="25" slack="1"/>
<pin id="573" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="576" class="1005" name="p_Val2_10_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="25" slack="1"/>
<pin id="578" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_10 "/>
</bind>
</comp>

<comp id="582" class="1005" name="p_Val2_1_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="25" slack="1"/>
<pin id="584" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="108"><net_src comp="8" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="46" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="46" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="123" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="6" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="46" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="136" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="104" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="158"><net_src comp="14" pin="0"/><net_sink comp="149" pin=3"/></net>

<net id="162"><net_src comp="104" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="16" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="159" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="18" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="176"><net_src comp="20" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="104" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="22" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="184"><net_src comp="20" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="104" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="14" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="191"><net_src comp="179" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="171" pin="3"/><net_sink comp="187" pin=1"/></net>

<net id="198"><net_src comp="20" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="104" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="24" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="205"><net_src comp="193" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="171" pin="3"/><net_sink comp="201" pin=1"/></net>

<net id="212"><net_src comp="20" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="104" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="26" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="219"><net_src comp="207" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="171" pin="3"/><net_sink comp="215" pin=1"/></net>

<net id="226"><net_src comp="20" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="104" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="28" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="233"><net_src comp="221" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="171" pin="3"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="149" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="30" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="163" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="32" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="235" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="241" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="259"><net_src comp="10" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="104" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="261"><net_src comp="34" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="262"><net_src comp="36" pin="0"/><net_sink comp="253" pin=3"/></net>

<net id="269"><net_src comp="38" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="104" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="271"><net_src comp="40" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="272"><net_src comp="42" pin="0"/><net_sink comp="263" pin=3"/></net>

<net id="276"><net_src comp="104" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="44" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="273" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="18" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="288"><net_src comp="277" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="293"><net_src comp="263" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="299"><net_src comp="187" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="201" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="229" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="247" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="301" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="215" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="307" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="295" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="324"><net_src comp="48" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="331"><net_src comp="50" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="52" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="339"><net_src comp="325" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="333" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="336" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="352"><net_src comp="54" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="340" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="354"><net_src comp="56" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="355"><net_src comp="58" pin="0"/><net_sink comp="346" pin=3"/></net>

<net id="359"><net_src comp="319" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="371"><net_src comp="60" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="52" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="373"><net_src comp="62" pin="0"/><net_sink comp="364" pin=4"/></net>

<net id="377"><net_src comp="364" pin="5"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="374" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="361" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="387"><net_src comp="378" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="384" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="403"><net_src comp="393" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="396" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="411"><net_src comp="64" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="399" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="413"><net_src comp="66" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="414"><net_src comp="68" pin="0"/><net_sink comp="405" pin=3"/></net>

<net id="419"><net_src comp="80" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="415" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="82" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="84" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="438"><net_src comp="86" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="428" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="440"><net_src comp="88" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="441"><net_src comp="56" pin="0"/><net_sink comp="432" pin=3"/></net>

<net id="447"><net_src comp="420" pin="3"/><net_sink comp="442" pin=1"/></net>

<net id="448"><net_src comp="432" pin="4"/><net_sink comp="442" pin=2"/></net>

<net id="454"><net_src comp="90" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="442" pin="3"/><net_sink comp="449" pin=1"/></net>

<net id="456"><net_src comp="92" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="462"><net_src comp="90" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="442" pin="3"/><net_sink comp="457" pin=1"/></net>

<net id="464"><net_src comp="94" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="470"><net_src comp="90" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="442" pin="3"/><net_sink comp="465" pin=1"/></net>

<net id="472"><net_src comp="96" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="478"><net_src comp="90" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="442" pin="3"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="98" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="485"><net_src comp="449" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="457" pin="3"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="465" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="473" pin="3"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="487" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="481" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="505"><net_src comp="100" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="442" pin="3"/><net_sink comp="499" pin=1"/></net>

<net id="507"><net_src comp="88" pin="0"/><net_sink comp="499" pin=2"/></net>

<net id="508"><net_src comp="98" pin="0"/><net_sink comp="499" pin=3"/></net>

<net id="514"><net_src comp="493" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="102" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="516"><net_src comp="499" pin="4"/><net_sink comp="509" pin=2"/></net>

<net id="520"><net_src comp="171" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="522"><net_src comp="517" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="526"><net_src comp="253" pin="4"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="531"><net_src comp="273" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="533"><net_src comp="528" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="537"><net_src comp="110" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="542"><net_src comp="123" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="547"><net_src comp="313" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="552"><net_src comp="117" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="325" pin=3"/></net>

<net id="554"><net_src comp="549" pin="1"/><net_sink comp="364" pin=3"/></net>

<net id="558"><net_src comp="130" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="560"><net_src comp="555" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="564"><net_src comp="346" pin="4"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="569"><net_src comp="136" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="574"><net_src comp="388" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="579"><net_src comp="143" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="581"><net_src comp="576" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="585"><net_src comp="405" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="428" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: exp<16, 8> : x_V | {1 }
	Port: exp<16, 8> : f_x_lsb_table | {1 2 }
	Port: exp<16, 8> : exp_x_msb_2_m_1_tabl | {1 2 }
	Port: exp<16, 8> : exp_x_msb_1_table | {3 4 }
  - Chain level:
	State 1
		loc_V_1 : 1
		not_s : 1
		not_1 : 1
		not_2 : 1
		not_3 : 1
		tmp_s : 1
		tmp_2 : 2
		or_cond : 3
		loc_V_3 : 1
		tmp_3 : 2
		f_x_lsb_table_addr : 3
		f_x_lsb_V : 4
		tmp_4 : 1
		exp_x_msb_2_m_1_tabl_1 : 2
		p_Val2_8 : 3
		tmp2 : 1
		tmp4 : 3
		tmp3 : 3
		sel_tmp : 3
	State 2
	State 3
		OP2_V : 1
		r_V_3 : 2
		p_Val2_4 : 3
		tmp_7 : 1
		exp_x_msb_1_table_ad : 2
		p_Val2_10 : 3
	State 4
		tmp_8_cast : 1
		p_Val2_6 : 2
		tmp_9 : 3
		p_Val2_s : 4
	State 5
		r_V_4 : 1
		p_Val2_1 : 2
	State 6
		y_V : 1
		p_Val2_3 : 2
		tmp_19 : 3
		tmp_20 : 3
		tmp_21 : 3
		tmp_22 : 3
		tmp5 : 4
		tmp6 : 4
		tmp_5 : 4
		tmp_1 : 3
		r_V : 4
		StgValue_74 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|    mul   |     r_V_3_fu_340     |    1    |    0    |    47   |
|          |     r_V_4_fu_399     |    1    |    0    |    47   |
|----------|----------------------|---------|---------|---------|
|          |    p_Val2_6_fu_378   |    0    |    0    |    26   |
|    add   |    p_Val2_s_fu_388   |    0    |    0    |    32   |
|          |    p_Val2_2_fu_428   |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |     p_cast_fu_420    |    0    |    0    |    2    |
|  select  |    p_Val2_3_fu_442   |    0    |    0    |    22   |
|          |      r_V_fu_509      |    0    |    0    |    16   |
|----------|----------------------|---------|---------|---------|
|   icmp   |     tmp_s_fu_235     |    0    |    0    |    9    |
|          |     tmp_2_fu_241     |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|          |      tmp2_fu_295     |    0    |    0    |    2    |
|          |      tmp4_fu_301     |    0    |    0    |    2    |
|          |      tmp3_fu_307     |    0    |    0    |    2    |
|    or    |    sel_tmp_fu_313    |    0    |    0    |    2    |
|          |      tmp5_fu_481     |    0    |    0    |    2    |
|          |      tmp6_fu_487     |    0    |    0    |    2    |
|          |     tmp_5_fu_493     |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |     not_s_fu_187     |    0    |    0    |    2    |
|          |     not_1_fu_201     |    0    |    0    |    2    |
|    xor   |     not_2_fu_215     |    0    |    0    |    2    |
|          |     not_3_fu_229     |    0    |    0    |    2    |
|          |  not_Result_s_fu_415 |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    and   |    or_cond_fu_247    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|   read   | x_V_read_read_fu_104 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     loc_V_fu_149     |    0    |    0    |    0    |
|          |   p_Result_s_fu_253  |    0    |    0    |    0    |
|          |    loc_V_2_fu_263    |    0    |    0    |    0    |
|partselect|    p_Val2_4_fu_346   |    0    |    0    |    0    |
|          |    p_Val2_1_fu_405   |    0    |    0    |    0    |
|          |      y_V_fu_432      |    0    |    0    |    0    |
|          |     tmp_1_fu_499     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |      tmp_fu_159      |    0    |    0    |    0    |
|          |     tmp_18_fu_273    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    loc_V_1_fu_163    |    0    |    0    |    0    |
|          |    loc_V_3_fu_277    |    0    |    0    |    0    |
|bitconcatenate| p_Result_s_25_fu_319 |    0    |    0    |    0    |
|          |   p_Result_1_fu_325  |    0    |    0    |    0    |
|          |     tmp_8_fu_364     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_13_fu_171    |    0    |    0    |    0    |
|          |     tmp_14_fu_179    |    0    |    0    |    0    |
|          |     tmp_15_fu_193    |    0    |    0    |    0    |
|          |     tmp_16_fu_207    |    0    |    0    |    0    |
| bitselect|     tmp_17_fu_221    |    0    |    0    |    0    |
|          |     tmp_19_fu_449    |    0    |    0    |    0    |
|          |     tmp_20_fu_457    |    0    |    0    |    0    |
|          |     tmp_21_fu_465    |    0    |    0    |    0    |
|          |     tmp_22_fu_473    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_3_fu_285     |    0    |    0    |    0    |
|          |     tmp_4_fu_290     |    0    |    0    |    0    |
|          |     OP1_V_fu_333     |    0    |    0    |    0    |
|          |     OP2_V_fu_336     |    0    |    0    |    0    |
|   zext   |     tmp_7_fu_356     |    0    |    0    |    0    |
|          |     tmp_6_fu_361     |    0    |    0    |    0    |
|          |   tmp_8_cast_fu_374  |    0    |    0    |    0    |
|          |     tmp_9_fu_384     |    0    |    0    |    0    |
|          |    OP1_V_1_fu_393    |    0    |    0    |    0    |
|          |    OP2_V_1_fu_396    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    2    |    0    |   272   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
| exp_x_msb_1_table_ad_reg_566 |    5   |
|exp_x_msb_2_m_1_tabl_1_reg_539|    5   |
|       f_x_lsb_V_reg_549      |   11   |
|  f_x_lsb_table_addr_reg_534  |    5   |
|      p_Result_s_reg_523      |    4   |
|       p_Val2_10_reg_576      |   25   |
|       p_Val2_1_reg_582       |   25   |
|       p_Val2_4_reg_561       |   19   |
|       p_Val2_8_reg_555       |   25   |
|       p_Val2_s_reg_571       |   25   |
|        sel_tmp_reg_544       |    1   |
|        tmp_13_reg_517        |    1   |
|        tmp_18_reg_528        |    2   |
+------------------------------+--------+
|             Total            |   153  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_117 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_130 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_143 |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   30   ||  5.307  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   272  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   153  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    5   |   153  |   299  |
+-----------+--------+--------+--------+--------+
