{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555988010470 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555988010470 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 22 19:53:30 2019 " "Processing started: Mon Apr 22 19:53:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555988010470 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1555988010470 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sno_top -c sno_16MHz " "Command: quartus_sta sno_top -c sno_16MHz" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1555988010470 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1555988010579 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1555988011017 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1555988011017 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555988011048 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555988011048 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "xlr8_alorium_top " "Entity xlr8_alorium_top" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1555988011470 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1555988011470 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1555988011470 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.sdc " "Reading SDC File: '../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1555988011485 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/quartus/altera_modular_adc_control.sdc " "Reading SDC File: '../../../XLR8Core/extras/quartus/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1555988011485 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/quartus/altera_onchip_flash.sdc " "Reading SDC File: '../../../XLR8Core/extras/quartus/altera_onchip_flash.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1555988011563 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/quartus/xlr8_top.sdc " "Reading SDC File: '../../../XLR8Core/extras/quartus/xlr8_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1555988011563 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 62.500 -waveform \{0.000 31.250\} -name Clock Clock " "create_clock -period 62.500 -waveform \{0.000 31.250\} -name Clock Clock" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1555988011563 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 181.818 -name \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\} \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\} " "create_clock -period 181.818 -name \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\} \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1555988011563 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1555988011563 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1555988011563 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1555988011579 ""}
{ "Warning" "0" "" "Setting false path on altera_onchip_flash_block\|drdout" {  } {  } 0 0 "Setting false path on altera_onchip_flash_block\|drdout" 0 0 "Timing Analyzer" 0 0 1555988011579 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "../../../XLR8Build/extras/quartus/xlr8_top.sdc " "Synopsys Design Constraints File file not found: '../../../XLR8Build/extras/quartus/xlr8_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1555988011579 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "openxlr8:xb_openxlr8_inst\|xlr8_esc:esc_inst\|alorium_esc:esc_inst\|us_clk " "Node: openxlr8:xb_openxlr8_inst\|xlr8_esc:esc_inst\|alorium_esc:esc_inst\|us_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register openxlr8:xb_openxlr8_inst\|xlr8_esc:esc_inst\|alorium_esc:esc_inst\|startup_state\[2\] openxlr8:xb_openxlr8_inst\|xlr8_esc:esc_inst\|alorium_esc:esc_inst\|us_clk " "Register openxlr8:xb_openxlr8_inst\|xlr8_esc:esc_inst\|alorium_esc:esc_inst\|startup_state\[2\] is being clocked by openxlr8:xb_openxlr8_inst\|xlr8_esc:esc_inst\|alorium_esc:esc_inst\|us_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1555988011595 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1555988011595 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_esc:esc_inst|alorium_esc:esc_inst|us_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: uc_top_wrp_vlog_inst\|adc_inst\|max10adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_adc:adc_inst\|max10adc:max10adc_inst\|max10adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: uc_top_wrp_vlog_inst\|adc_inst\|max10adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_adc:adc_inst\|max10adc:max10adc_inst\|max10adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555988011610 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1555988011610 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1555988011641 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1555988011641 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1555988011641 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1555988011657 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1555988011704 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1555988011719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.569 " "Worst-case setup slack is -3.569" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988011735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988011735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.569             -18.603 Clock  " "   -3.569             -18.603 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988011735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.165              -0.165 clk_scki  " "   -0.165              -0.165 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988011735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.149              -0.149 clk_virtual  " "   -0.149              -0.149 clk_virtual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988011735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.137               0.000 int_osc_clk  " "    6.137               0.000 int_osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988011735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555988011735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988011751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988011751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 Clock  " "    0.341               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988011751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 clk_scki  " "    0.364               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988011751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 int_osc_clk  " "    0.473               0.000 int_osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988011751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   56.937               0.000 clk_virtual  " "   56.937               0.000 clk_virtual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988011751 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555988011751 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 26.975 " "Worst-case recovery slack is 26.975" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988011766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988011766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.975               0.000 Clock  " "   26.975               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988011766 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555988011766 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.027 " "Worst-case removal slack is 1.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988011782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988011782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.027               0.000 Clock  " "    1.027               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988011782 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555988011782 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.080 " "Worst-case minimum pulse width slack is 4.080" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988011860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988011860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.080               0.000 int_osc_clk  " "    4.080               0.000 int_osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988011860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.163               0.000 Clock  " "   29.163               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988011860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.881               0.000 clk_scki  " "   30.881               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988011860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   90.687               0.000 uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc  " "   90.687               0.000 uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988011860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  244.781               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  244.781               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988011860 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555988011860 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 23 synchronizer chains. " "Report Metastability: Found 23 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1555988011876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1555988011876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 23 " "Number of Synchronizer Chains Found: 23" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1555988011876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1555988011876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.826 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.826" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1555988011876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 65.077 ns " "Worst Case Available Settling Time: 65.077 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1555988011876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1555988011876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1555988011876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1555988011876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1555988011876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1555988011876 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1555988011876 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1555988011891 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1555988011923 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1555988014564 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "openxlr8:xb_openxlr8_inst\|xlr8_esc:esc_inst\|alorium_esc:esc_inst\|us_clk " "Node: openxlr8:xb_openxlr8_inst\|xlr8_esc:esc_inst\|alorium_esc:esc_inst\|us_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register openxlr8:xb_openxlr8_inst\|xlr8_esc:esc_inst\|alorium_esc:esc_inst\|startup_state\[2\] openxlr8:xb_openxlr8_inst\|xlr8_esc:esc_inst\|alorium_esc:esc_inst\|us_clk " "Register openxlr8:xb_openxlr8_inst\|xlr8_esc:esc_inst\|alorium_esc:esc_inst\|startup_state\[2\] is being clocked by openxlr8:xb_openxlr8_inst\|xlr8_esc:esc_inst\|alorium_esc:esc_inst\|us_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1555988014908 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1555988014908 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_esc:esc_inst|alorium_esc:esc_inst|us_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: uc_top_wrp_vlog_inst\|adc_inst\|max10adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_adc:adc_inst\|max10adc:max10adc_inst\|max10adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: uc_top_wrp_vlog_inst\|adc_inst\|max10adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_adc:adc_inst\|max10adc:max10adc_inst\|max10adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555988014908 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1555988014908 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1555988014908 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1555988014924 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1555988014986 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.439 " "Worst-case setup slack is -3.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988014986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988014986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.439             -18.070 Clock  " "   -3.439             -18.070 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988014986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.655               0.000 clk_scki  " "    0.655               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988014986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.961               0.000 clk_virtual  " "    0.961               0.000 clk_virtual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988014986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.378               0.000 int_osc_clk  " "    6.378               0.000 int_osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988014986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555988014986 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.305 " "Worst-case hold slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988015017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988015017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 Clock  " "    0.305               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988015017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 clk_scki  " "    0.326               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988015017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 int_osc_clk  " "    0.448               0.000 int_osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988015017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   56.339               0.000 clk_virtual  " "   56.339               0.000 clk_virtual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988015017 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555988015017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 27.240 " "Worst-case recovery slack is 27.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988015017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988015017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.240               0.000 Clock  " "   27.240               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988015017 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555988015017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.945 " "Worst-case removal slack is 0.945" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988015033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988015033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.945               0.000 Clock  " "    0.945               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988015033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555988015033 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.085 " "Worst-case minimum pulse width slack is 4.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988015049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988015049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.085               0.000 int_osc_clk  " "    4.085               0.000 int_osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988015049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.119               0.000 Clock  " "   29.119               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988015049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.810               0.000 clk_scki  " "   30.810               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988015049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   90.681               0.000 uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc  " "   90.681               0.000 uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988015049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  244.884               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  244.884               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988015049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555988015049 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 23 synchronizer chains. " "Report Metastability: Found 23 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1555988015064 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1555988015064 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 23 " "Number of Synchronizer Chains Found: 23" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1555988015064 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1555988015064 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.826 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.826" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1555988015064 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 66.136 ns " "Worst Case Available Settling Time: 66.136 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1555988015064 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1555988015064 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1555988015064 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1555988015064 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1555988015064 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1555988015064 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1555988015064 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1555988015064 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "openxlr8:xb_openxlr8_inst\|xlr8_esc:esc_inst\|alorium_esc:esc_inst\|us_clk " "Node: openxlr8:xb_openxlr8_inst\|xlr8_esc:esc_inst\|alorium_esc:esc_inst\|us_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register openxlr8:xb_openxlr8_inst\|xlr8_esc:esc_inst\|alorium_esc:esc_inst\|startup_state\[2\] openxlr8:xb_openxlr8_inst\|xlr8_esc:esc_inst\|alorium_esc:esc_inst\|us_clk " "Register openxlr8:xb_openxlr8_inst\|xlr8_esc:esc_inst\|alorium_esc:esc_inst\|startup_state\[2\] is being clocked by openxlr8:xb_openxlr8_inst\|xlr8_esc:esc_inst\|alorium_esc:esc_inst\|us_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1555988015330 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1555988015330 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_esc:esc_inst|alorium_esc:esc_inst|us_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: uc_top_wrp_vlog_inst\|adc_inst\|max10adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_adc:adc_inst\|max10adc:max10adc_inst\|max10adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: uc_top_wrp_vlog_inst\|adc_inst\|max10adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_adc:adc_inst\|max10adc:max10adc_inst\|max10adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555988015345 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1555988015345 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1555988015345 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1555988015345 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1555988015361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.857 " "Worst-case setup slack is -1.857" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988015377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988015377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.857              -8.879 Clock  " "   -1.857              -8.879 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988015377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.512               0.000 clk_virtual  " "    5.512               0.000 clk_virtual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988015377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.760               0.000 clk_scki  " "    5.760               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988015377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.671               0.000 int_osc_clk  " "    7.671               0.000 int_osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988015377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555988015377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.077 " "Worst-case hold slack is -0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988015392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988015392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.077              -0.152 Clock  " "   -0.077              -0.152 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988015392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 clk_scki  " "    0.154               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988015392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 int_osc_clk  " "    0.170               0.000 int_osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988015392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   53.334               0.000 clk_virtual  " "   53.334               0.000 clk_virtual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988015392 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555988015392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 29.414 " "Worst-case recovery slack is 29.414" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988015408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988015408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.414               0.000 Clock  " "   29.414               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988015408 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555988015408 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.423 " "Worst-case removal slack is 0.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988015423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988015423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423               0.000 Clock  " "    0.423               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988015423 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555988015423 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.091 " "Worst-case minimum pulse width slack is 4.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988015423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988015423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.091               0.000 int_osc_clk  " "    4.091               0.000 int_osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988015423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.687               0.000 Clock  " "   28.687               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988015423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.932               0.000 clk_scki  " "   30.932               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988015423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   90.680               0.000 uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc  " "   90.680               0.000 uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988015423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  244.902               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  244.902               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555988015423 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555988015423 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 23 synchronizer chains. " "Report Metastability: Found 23 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1555988015439 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1555988015439 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 23 " "Number of Synchronizer Chains Found: 23" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1555988015439 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1555988015439 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.826 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.826" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1555988015439 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 81.197 ns " "Worst Case Available Settling Time: 81.197 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1555988015439 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1555988015439 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1555988015439 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1555988015439 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1555988015439 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1555988015439 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1555988015439 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1555988016204 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1555988016204 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4903 " "Peak virtual memory: 4903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555988016298 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 22 19:53:36 2019 " "Processing ended: Mon Apr 22 19:53:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555988016298 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555988016298 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555988016298 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1555988016298 ""}
