INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jzmoolman/src/_-languages/Getting started with FPGAs/project_1_v2/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switches_to_leds
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jzmoolman/src/_-languages/Getting started with FPGAs/project_1_v2/vhd/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'switches_to_leds'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jzmoolman/src/_-languages/Getting started with FPGAs/project_1_v2/vhd/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'switches_to_leds_TB'
