verilog xil_defaultlib  \
"../../../../DDR3_RE2.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v" \
"../../../../DDR3_RE2.gen/sources_1/ip/hdmi_tx_0/hdl/serdes_10_to_1.v" \
"../../../../DDR3_RE2.gen/sources_1/ip/hdmi_tx_0/hdl/srldelay.v" \
"../../../../DDR3_RE2.gen/sources_1/ip/hdmi_tx_0/hdl/hdmi_tx_v1_0.v" \
"../../../../DDR3_RE2.gen/sources_1/ip/hdmi_tx_0/sim/hdmi_tx_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
