Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_data_path_behav xil_defaultlib.tb_data_path xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'A' [C:/Users/lbell/Network-Microprocessor-FPGA-Project/Network-Microprocessor-FPGA-Project/SingleCycle/SingleCycle.srcs/sources_1/new/data_path.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'a' [C:/Users/lbell/Network-Microprocessor-FPGA-Project/Network-Microprocessor-FPGA-Project/SingleCycle/SingleCycle.srcs/sources_1/new/data_path.v:126]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'A' [C:/Users/lbell/Network-Microprocessor-FPGA-Project/Network-Microprocessor-FPGA-Project/SingleCycle/SingleCycle.srcs/sources_1/new/data_path.v:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'A' [C:/Users/lbell/Network-Microprocessor-FPGA-Project/Network-Microprocessor-FPGA-Project/SingleCycle/SingleCycle.srcs/sources_1/new/data_path.v:140]
WARNING: [VRFC 10-5021] port 'EEPROMDataLine' is not connected on this instance [C:/Users/lbell/Network-Microprocessor-FPGA-Project/Network-Microprocessor-FPGA-Project/SingleCycle/SingleCycle.srcs/sim_1/new/tb_data_path.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.alu_decoder
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux(WL_a=32)
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux(WL_b=5)
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.mux_4
Compiling module xil_defaultlib.data_path
Compiling module xil_defaultlib.tb_data_path
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_data_path_behav
