INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kevin/github-classroom/electronica-digital-2-2025-II/lab02-g2-e4/ALU/project_3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kevin/github-classroom/electronica-digital-2-2025-II/lab02-g2-e4/ALU/project_3.srcs/sources_1/new/multiplicador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplicador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kevin/github-classroom/electronica-digital-2-2025-II/lab02-g2-e4/ALU/project_3.srcs/sources_1/new/rest4b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rest4b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kevin/github-classroom/electronica-digital-2-2025-II/lab02-g2-e4/ALU/project_3.srcs/sources_1/new/restador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rest1b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kevin/github-classroom/electronica-digital-2-2025-II/lab02-g2-e4/ALU/project_3.srcs/sources_1/new/sum4b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sum4b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kevin/github-classroom/electronica-digital-2-2025-II/lab02-g2-e4/ALU/project_3.srcs/sources_1/new/sumador1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sum1b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kevin/github-classroom/electronica-digital-2-2025-II/lab02-g2-e4/ALU/project_3.srcs/sim_1/new/tb_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU
