Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto db15e8fe2be543199f0214136dff0d54 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot VGA_tb_2_behav xil_defaultlib.VGA_tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/VGA/VGA.v" Line 1. Module VGA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/VGA/SSyncFSM.v" Line 1. Module SSyncFSM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/Generic/GUCounter.v" Line 18. Module GUCounter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/VGA/SSyncFSM.v" Line 1. Module SSyncFSM(DISPLAY_TIME=384000,SHOLD=1600,SBP=23200,SFP=8000,COUNTER_BITS=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/Generic/GUCounter.v" Line 18. Module GUCounter(BITS=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/VGA/PixelAddrGen.v" Line 1. Module PixelAddrGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/Generic/UpscallingUnit.v" Line 1. Module UpscallingUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/Generic/GUCounter.v" Line 18. Module GUCounter(BITS=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/Generic/GUCounter.v" Line 18. Module GUCounter(BITS=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/_Testing/vram.v" Line 1. Module PAPUnit1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/BRAMs/G_BRAM.v" Line 1. Module G_BRAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/BRAMs/R_BRAM.v" Line 1. Module R_BRAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/BRAMs/B_BRAM.v" Line 1. Module B_BRAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/Generic/ClockGenerator.v" Line 1. Module ClockGenerator doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.GUCounter
Compiling module xil_defaultlib.SSyncFSM
Compiling module xil_defaultlib.GUCounter(BITS=19)
Compiling module xil_defaultlib.SSyncFSM(DISPLAY_TIME=384000,SHO...
Compiling module xil_defaultlib.UpscallingUnit
Compiling module xil_defaultlib.GUCounter(BITS=7)
Compiling module xil_defaultlib.PixelAddrGen
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b010,READ_W...
Compiling module xil_defaultlib.G_BRAM
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b011,READ_W...
Compiling module xil_defaultlib.R_BRAM
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100,READ_...
Compiling module xil_defaultlib.B_BRAM
Compiling module xil_defaultlib.PAPUnit1
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=6.0,C...
Compiling module unisims_ver.MMCME2_BASE(CLKFBOUT_MULT_F=6.0,...
Compiling module xil_defaultlib.ClockGenerator
Compiling module xil_defaultlib.VGA
Compiling module xil_defaultlib.VGA_tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot VGA_tb_2_behav
