$date
	Mon May  1 13:38:05 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module DMux8Way_tb $end
$var wire 1 ! h $end
$var wire 1 " g $end
$var wire 1 # f $end
$var wire 1 $ e $end
$var wire 1 % d $end
$var wire 1 & c $end
$var wire 1 ' b $end
$var wire 1 ( a $end
$var reg 1 ) in $end
$var reg 3 * sel [2:0] $end
$scope module u_DMux8Way $end
$var wire 1 ) in_i $end
$var wire 3 + sel_i [2:0] $end
$var wire 1 , tmp2 $end
$var wire 1 - tmp1 $end
$var wire 1 ! h_o $end
$var wire 1 " g_o $end
$var wire 1 # f_o $end
$var wire 1 $ e_o $end
$var wire 1 % d_o $end
$var wire 1 & c_o $end
$var wire 1 ' b_o $end
$var wire 1 ( a_o $end
$scope module u1_DMux4Way $end
$var wire 2 . sel_i [1:0] $end
$var wire 1 - in_i $end
$var wire 1 % d_o $end
$var wire 1 & c_o $end
$var wire 1 ' b_o $end
$var wire 1 ( a_o $end
$upscope $end
$scope module u2_DMux4Way $end
$var wire 2 / sel_i [1:0] $end
$var wire 1 , in_i $end
$var wire 1 ! d_o $end
$var wire 1 " c_o $end
$var wire 1 # b_o $end
$var wire 1 $ a_o $end
$upscope $end
$scope module u_DMux $end
$var wire 1 ) in_i $end
$var wire 1 0 sel_i $end
$var wire 1 , b_o $end
$var wire 1 - a_o $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
00
b0 /
b0 .
0-
0,
b0 +
b0 *
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#20000
b1 .
b1 /
b1 *
b1 +
#30000
b10 .
b10 /
b10 *
b10 +
#40000
b11 .
b11 /
b11 *
b11 +
#50000
10
b0 .
b0 /
b100 *
b100 +
#60000
b1 .
b1 /
b101 *
b101 +
#70000
b10 .
b10 /
b110 *
b110 +
#80000
b11 .
b11 /
b111 *
b111 +
#90000
1(
1-
00
b0 .
b0 /
0,
b0 *
b0 +
1)
#100000
0(
1'
b1 .
b1 /
b1 *
b1 +
#110000
0'
1&
b10 .
b10 /
b10 *
b10 +
#120000
0&
1%
b11 .
b11 /
b11 *
b11 +
#130000
0%
1$
0-
1,
10
b0 .
b0 /
b100 *
b100 +
#140000
0$
1#
b1 .
b1 /
b101 *
b101 +
#150000
0#
1"
b10 .
b10 /
b110 *
b110 +
#160000
0"
1!
b11 .
b11 /
b111 *
b111 +
#1160000
