<def f='tvm/include/tvm/ir/memory_pools.h' l='124' type='const int'/>
<use f='tvm/include/tvm/ir/memory_pools.h' l='136' u='r' c='_ZN3tvm8PoolInfoC1ENS_7runtime6StringENS_7IntegerES3_S3_S3_S3_S3_NS1_3MapINS_6TargetES3_vvEENS_4BoolE'/>
<use f='tvm/include/tvm/ir/memory_pools.h' l='156' u='r'/>
<use f='tvm/include/tvm/ir/memory_pools.h' l='213' u='r' c='_ZN3tvm18PoolInfoPropertiesC1ENS_7IntegerES1_S1_S1_S1_S1_NS_7runtime3MapINS_6TargetES1_vvEENS_4BoolE'/>
<use f='tvm/include/tvm/ir/memory_pools.h' l='136' u='r' c='_ZN3tvm8PoolInfoC1ENS_7runtime6StringENS_7IntegerES3_S3_S3_S3_S3_NS1_3MapINS_6TargetES3_vvEENS_4BoolE'/>
<use f='tvm/include/tvm/ir/memory_pools.h' l='213' u='r' c='_ZN3tvm18PoolInfoPropertiesC1ENS_7IntegerES1_S1_S1_S1_S1_NS_7runtime3MapINS_6TargetES1_vvEENS_4BoolE'/>
<doc f='tvm/include/tvm/ir/memory_pools.h' l='123'>/*! \brief The clock frequency is not known */</doc>
<use f='tvm/src/tir/usmp/transform/assign_pool_info.cc' l='96' u='r' c='_ZN3tvm3tir4usmp16PoolInfoAssigner31CreateDefaultConstantMemoryPoolERKNS_8IRModuleE'/>
<use f='tvm/src/tir/usmp/transform/assign_pool_info.cc' l='127' u='r' c='_ZN3tvm3tir4usmp16PoolInfoAssigner32CreateDefaultWorkspaceMemoryPoolERKNS_8IRModuleE'/>
