{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731919198466 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731919198466 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2024  Intel Corporation. All rights reserved. " "Copyright (C) 2024  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731919198466 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731919198466 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731919198466 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731919198466 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731919198466 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731919198466 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731919198466 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731919198466 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731919198466 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731919198466 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731919198466 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731919198466 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731919198466 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731919198466 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 02:39:58 2024 " "Processing started: Mon Nov 18 02:39:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731919198466 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1731919198466 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1731919198467 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1731919198492 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1731919198588 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1731919198588 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1731919198614 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1731919198614 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1731919198981 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1731919198999 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1731919199007 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.035 " "Worst-case setup slack is 4.035" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731919199038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731919199038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.035               0.000 iCLK  " "    4.035               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731919199038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731919199038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.334 " "Worst-case hold slack is 0.334" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731919199043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731919199043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 iCLK  " "    0.334               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731919199043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731919199043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.857 " "Worst-case recovery slack is 6.857" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731919199045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731919199045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.857               0.000 iCLK  " "    6.857               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731919199045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731919199045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.463 " "Worst-case removal slack is 1.463" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731919199047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731919199047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.463               0.000 iCLK  " "    1.463               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731919199047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731919199047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.629 " "Worst-case minimum pulse width slack is 9.629" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731919199048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731919199048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.629               0.000 iCLK  " "    9.629               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731919199048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731919199048 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731919199220 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731919199220 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731919199220 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731919199220 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 72.843 ns " "Worst Case Available Settling Time: 72.843 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731919199220 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731919199220 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731919199220 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.035 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.035" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199227 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731919199227 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 4.035  " "Path #1: Setup slack is 4.035 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a11~porta_we_reg " "From Node    : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a11~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fetch_logic:fetch_component\|s_PC\[26\] " "To Node      : fetch_logic:fetch_component\|s_PC\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.441      3.441  R        clock network delay " "     3.441      3.441  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.704      0.263     uTco  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a11~porta_we_reg " "     3.704      0.263     uTco  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a11~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.553      2.849 FR  CELL  IMem\|ram_rtl_0\|auto_generated\|ram_block1a11\|portadataout\[5\] " "     6.553      2.849 FR  CELL  IMem\|ram_rtl_0\|auto_generated\|ram_block1a11\|portadataout\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.322      0.769 RR    IC  IMem\|ram~61\|datad " "     7.322      0.769 RR    IC  IMem\|ram~61\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.477      0.155 RR  CELL  IMem\|ram~61\|combout " "     7.477      0.155 RR  CELL  IMem\|ram~61\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.812      2.335 RR    IC  regFile\|Mux1\|Mux28~4\|dataa " "     9.812      2.335 RR    IC  regFile\|Mux1\|Mux28~4\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.209      0.397 RR  CELL  regFile\|Mux1\|Mux28~4\|combout " "    10.209      0.397 RR  CELL  regFile\|Mux1\|Mux28~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.326      1.117 RR    IC  regFile\|Mux1\|Mux28~5\|datad " "    11.326      1.117 RR    IC  regFile\|Mux1\|Mux28~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.481      0.155 RR  CELL  regFile\|Mux1\|Mux28~5\|combout " "    11.481      0.155 RR  CELL  regFile\|Mux1\|Mux28~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.441      0.960 RR    IC  regFile\|Mux1\|Mux28~8\|datad " "    12.441      0.960 RR    IC  regFile\|Mux1\|Mux28~8\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.596      0.155 RR  CELL  regFile\|Mux1\|Mux28~8\|combout " "    12.596      0.155 RR  CELL  regFile\|Mux1\|Mux28~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.830      0.234 RR    IC  regFile\|Mux1\|Mux28~19\|datab " "    12.830      0.234 RR    IC  regFile\|Mux1\|Mux28~19\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.264      0.434 RF  CELL  regFile\|Mux1\|Mux28~19\|combout " "    13.264      0.434 RF  CELL  regFile\|Mux1\|Mux28~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.908      1.644 FF    IC  fetch_component\|Add1~2\|dataa " "    14.908      1.644 FF    IC  fetch_component\|Add1~2\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.406      0.498 FR  CELL  fetch_component\|Add1~2\|cout " "    15.406      0.498 FR  CELL  fetch_component\|Add1~2\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.406      0.000 RR    IC  fetch_component\|Add1~4\|cin " "    15.406      0.000 RR    IC  fetch_component\|Add1~4\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.472      0.066 RF  CELL  fetch_component\|Add1~4\|cout " "    15.472      0.066 RF  CELL  fetch_component\|Add1~4\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.472      0.000 FF    IC  fetch_component\|Add1~6\|cin " "    15.472      0.000 FF    IC  fetch_component\|Add1~6\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.538      0.066 FR  CELL  fetch_component\|Add1~6\|cout " "    15.538      0.066 FR  CELL  fetch_component\|Add1~6\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.538      0.000 RR    IC  fetch_component\|Add1~8\|cin " "    15.538      0.000 RR    IC  fetch_component\|Add1~8\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.604      0.066 RF  CELL  fetch_component\|Add1~8\|cout " "    15.604      0.066 RF  CELL  fetch_component\|Add1~8\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.604      0.000 FF    IC  fetch_component\|Add1~10\|cin " "    15.604      0.000 FF    IC  fetch_component\|Add1~10\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.670      0.066 FR  CELL  fetch_component\|Add1~10\|cout " "    15.670      0.066 FR  CELL  fetch_component\|Add1~10\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.670      0.000 RR    IC  fetch_component\|Add1~12\|cin " "    15.670      0.000 RR    IC  fetch_component\|Add1~12\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.736      0.066 RF  CELL  fetch_component\|Add1~12\|cout " "    15.736      0.066 RF  CELL  fetch_component\|Add1~12\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.736      0.000 FF    IC  fetch_component\|Add1~14\|cin " "    15.736      0.000 FF    IC  fetch_component\|Add1~14\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.802      0.066 FR  CELL  fetch_component\|Add1~14\|cout " "    15.802      0.066 FR  CELL  fetch_component\|Add1~14\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.802      0.000 RR    IC  fetch_component\|Add1~16\|cin " "    15.802      0.000 RR    IC  fetch_component\|Add1~16\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.868      0.066 RF  CELL  fetch_component\|Add1~16\|cout " "    15.868      0.066 RF  CELL  fetch_component\|Add1~16\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.868      0.000 FF    IC  fetch_component\|Add1~18\|cin " "    15.868      0.000 FF    IC  fetch_component\|Add1~18\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.934      0.066 FR  CELL  fetch_component\|Add1~18\|cout " "    15.934      0.066 FR  CELL  fetch_component\|Add1~18\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.934      0.000 RR    IC  fetch_component\|Add1~20\|cin " "    15.934      0.000 RR    IC  fetch_component\|Add1~20\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.000      0.066 RF  CELL  fetch_component\|Add1~20\|cout " "    16.000      0.066 RF  CELL  fetch_component\|Add1~20\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.000      0.000 FF    IC  fetch_component\|Add1~22\|cin " "    16.000      0.000 FF    IC  fetch_component\|Add1~22\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.066      0.066 FR  CELL  fetch_component\|Add1~22\|cout " "    16.066      0.066 FR  CELL  fetch_component\|Add1~22\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.066      0.000 RR    IC  fetch_component\|Add1~24\|cin " "    16.066      0.000 RR    IC  fetch_component\|Add1~24\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.132      0.066 RF  CELL  fetch_component\|Add1~24\|cout " "    16.132      0.066 RF  CELL  fetch_component\|Add1~24\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.132      0.000 FF    IC  fetch_component\|Add1~26\|cin " "    16.132      0.000 FF    IC  fetch_component\|Add1~26\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.198      0.066 FR  CELL  fetch_component\|Add1~26\|cout " "    16.198      0.066 FR  CELL  fetch_component\|Add1~26\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.198      0.000 RR    IC  fetch_component\|Add1~28\|cin " "    16.198      0.000 RR    IC  fetch_component\|Add1~28\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.264      0.066 RF  CELL  fetch_component\|Add1~28\|cout " "    16.264      0.066 RF  CELL  fetch_component\|Add1~28\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.264      0.000 FF    IC  fetch_component\|Add1~30\|cin " "    16.264      0.000 FF    IC  fetch_component\|Add1~30\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.330      0.066 FR  CELL  fetch_component\|Add1~30\|cout " "    16.330      0.066 FR  CELL  fetch_component\|Add1~30\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.330      0.000 RR    IC  fetch_component\|Add1~32\|cin " "    16.330      0.000 RR    IC  fetch_component\|Add1~32\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.396      0.066 RF  CELL  fetch_component\|Add1~32\|cout " "    16.396      0.066 RF  CELL  fetch_component\|Add1~32\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.396      0.000 FF    IC  fetch_component\|Add1~34\|cin " "    16.396      0.000 FF    IC  fetch_component\|Add1~34\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.462      0.066 FR  CELL  fetch_component\|Add1~34\|cout " "    16.462      0.066 FR  CELL  fetch_component\|Add1~34\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.462      0.000 RR    IC  fetch_component\|Add1~36\|cin " "    16.462      0.000 RR    IC  fetch_component\|Add1~36\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.528      0.066 RF  CELL  fetch_component\|Add1~36\|cout " "    16.528      0.066 RF  CELL  fetch_component\|Add1~36\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.528      0.000 FF    IC  fetch_component\|Add1~38\|cin " "    16.528      0.000 FF    IC  fetch_component\|Add1~38\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.594      0.066 FR  CELL  fetch_component\|Add1~38\|cout " "    16.594      0.066 FR  CELL  fetch_component\|Add1~38\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.594      0.000 RR    IC  fetch_component\|Add1~40\|cin " "    16.594      0.000 RR    IC  fetch_component\|Add1~40\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.660      0.066 RF  CELL  fetch_component\|Add1~40\|cout " "    16.660      0.066 RF  CELL  fetch_component\|Add1~40\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.660      0.000 FF    IC  fetch_component\|Add1~42\|cin " "    16.660      0.000 FF    IC  fetch_component\|Add1~42\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.726      0.066 FR  CELL  fetch_component\|Add1~42\|cout " "    16.726      0.066 FR  CELL  fetch_component\|Add1~42\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.726      0.000 RR    IC  fetch_component\|Add1~44\|cin " "    16.726      0.000 RR    IC  fetch_component\|Add1~44\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.792      0.066 RF  CELL  fetch_component\|Add1~44\|cout " "    16.792      0.066 RF  CELL  fetch_component\|Add1~44\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.792      0.000 FF    IC  fetch_component\|Add1~46\|cin " "    16.792      0.000 FF    IC  fetch_component\|Add1~46\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.858      0.066 FR  CELL  fetch_component\|Add1~46\|cout " "    16.858      0.066 FR  CELL  fetch_component\|Add1~46\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.858      0.000 RR    IC  fetch_component\|Add1~48\|cin " "    16.858      0.000 RR    IC  fetch_component\|Add1~48\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.394      0.536 RR  CELL  fetch_component\|Add1~48\|combout " "    17.394      0.536 RR  CELL  fetch_component\|Add1~48\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.358      0.964 RR    IC  fetch_component\|s_next_PC\[26\]~24\|datad " "    18.358      0.964 RR    IC  fetch_component\|s_next_PC\[26\]~24\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.513      0.155 RR  CELL  fetch_component\|s_next_PC\[26\]~24\|combout " "    18.513      0.155 RR  CELL  fetch_component\|s_next_PC\[26\]~24\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.717      0.204 RR    IC  fetch_component\|s_next_PC\[26\]~25\|datad " "    18.717      0.204 RR    IC  fetch_component\|s_next_PC\[26\]~25\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.856      0.139 RF  CELL  fetch_component\|s_next_PC\[26\]~25\|combout " "    18.856      0.139 RF  CELL  fetch_component\|s_next_PC\[26\]~25\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.856      0.000 FF    IC  fetch_component\|s_PC\[26\]\|d " "    18.856      0.000 FF    IC  fetch_component\|s_PC\[26\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.960      0.104 FF  CELL  fetch_logic:fetch_component\|s_PC\[26\] " "    18.960      0.104 FF  CELL  fetch_logic:fetch_component\|s_PC\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.965      2.965  R        clock network delay " "    22.965      2.965  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.997      0.032           clock pessimism removed " "    22.997      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.977     -0.020           clock uncertainty " "    22.977     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.995      0.018     uTsu  fetch_logic:fetch_component\|s_PC\[26\] " "    22.995      0.018     uTsu  fetch_logic:fetch_component\|s_PC\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    18.960 " "Data Arrival Time  :    18.960" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.995 " "Data Required Time :    22.995" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.035  " "Slack              :     4.035 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199228 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731919199228 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.334 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.334" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199233 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731919199233 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.334  " "Path #1: Hold slack is 0.334 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_MEM_Reg:EX_MEM_Reg_inst\|n_reg:MemWrData_Reg\|dffg:\\G_n_reg:24:REGI\|s_Q " "From Node    : EX_MEM_Reg:EX_MEM_Reg_inst\|n_reg:MemWrData_Reg\|dffg:\\G_n_reg:24:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.941      2.941  R        clock network delay " "     2.941      2.941  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.173      0.232     uTco  EX_MEM_Reg:EX_MEM_Reg_inst\|n_reg:MemWrData_Reg\|dffg:\\G_n_reg:24:REGI\|s_Q " "     3.173      0.232     uTco  EX_MEM_Reg:EX_MEM_Reg_inst\|n_reg:MemWrData_Reg\|dffg:\\G_n_reg:24:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.173      0.000 RR  CELL  EX_MEM_Reg_inst\|MemWrData_Reg\|\\G_n_reg:24:REGI\|s_Q\|q " "     3.173      0.000 RR  CELL  EX_MEM_Reg_inst\|MemWrData_Reg\|\\G_n_reg:24:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.882      0.709 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[1\] " "     3.882      0.709 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.954      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "     3.954      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.430      3.430  R        clock network delay " "     3.430      3.430  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.398     -0.032           clock pessimism removed " "     3.398     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.398      0.000           clock uncertainty " "     3.398      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.620      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "     3.620      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.954 " "Data Arrival Time  :     3.954" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.620 " "Data Required Time :     3.620" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.334  " "Slack              :     0.334 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199233 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731919199233 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.857 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.857" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199235 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731919199235 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 6.857  " "Path #1: Recovery slack is 6.857 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : iCLK " "From Node    : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fetch_logic:fetch_component\|s_PC\[18\] " "To Node      : fetch_logic:fetch_component\|s_PC\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000  F        clock network delay " "    10.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000  F        iCLK " "    10.000      0.000  F        iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000 FF    IC  iCLK~input\|i " "    10.000      0.000 FF    IC  iCLK~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.836      0.836 FF  CELL  iCLK~input\|o " "    10.836      0.836 FF  CELL  iCLK~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.539      2.703 FF    IC  fetch_component\|process_0~0\|dataa " "    13.539      2.703 FF    IC  fetch_component\|process_0~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.916      0.377 FR  CELL  fetch_component\|process_0~0\|combout " "    13.916      0.377 FR  CELL  fetch_component\|process_0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.338      1.422 RR    IC  fetch_component\|s_PC\[18\]\|clrn " "    15.338      1.422 RR    IC  fetch_component\|s_PC\[18\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.107      0.769 RF  CELL  fetch_logic:fetch_component\|s_PC\[18\] " "    16.107      0.769 RF  CELL  fetch_logic:fetch_component\|s_PC\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.966      2.966  R        clock network delay " "    22.966      2.966  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.946     -0.020           clock uncertainty " "    22.946     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.964      0.018     uTsu  fetch_logic:fetch_component\|s_PC\[18\] " "    22.964      0.018     uTsu  fetch_logic:fetch_component\|s_PC\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.107 " "Data Arrival Time  :    16.107" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.964 " "Data Required Time :    22.964" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.857  " "Slack              :     6.857 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199235 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731919199235 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.463 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.463" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199237 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731919199237 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.463  " "Path #1: Removal slack is 1.463 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : iCLK " "From Node    : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fetch_logic:fetch_component\|s_PC\[1\] " "To Node      : fetch_logic:fetch_component\|s_PC\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        iCLK " "     0.000      0.000  R        iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR    IC  iCLK~input\|i " "     0.000      0.000 RR    IC  iCLK~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.730      0.730 RR  CELL  iCLK~input\|o " "     0.730      0.730 RR  CELL  iCLK~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.378      2.648 RR    IC  fetch_component\|process_0~0\|dataa " "     3.378      2.648 RR    IC  fetch_component\|process_0~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.716      0.338 RF  CELL  fetch_component\|process_0~0\|combout " "     3.716      0.338 RF  CELL  fetch_component\|process_0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.988      0.272 FF    IC  fetch_component\|s_PC\[1\]\|clrn " "     3.988      0.272 FF    IC  fetch_component\|s_PC\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.727      0.739 FR  CELL  fetch_logic:fetch_component\|s_PC\[1\] " "     4.727      0.739 FR  CELL  fetch_logic:fetch_component\|s_PC\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.078      3.078  R        clock network delay " "     3.078      3.078  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.078      0.000           clock uncertainty " "     3.078      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.264      0.186      uTh  fetch_logic:fetch_component\|s_PC\[1\] " "     3.264      0.186      uTh  fetch_logic:fetch_component\|s_PC\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.727 " "Data Arrival Time  :     4.727" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.264 " "Data Required Time :     3.264" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.463  " "Slack              :     1.463 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199237 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731919199237 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1731919199238 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1731919199255 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1731919199566 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.390 " "Worst-case setup slack is 5.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731919199681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731919199681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.390               0.000 iCLK  " "    5.390               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731919199681 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731919199681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.332 " "Worst-case hold slack is 0.332" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731919199686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731919199686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 iCLK  " "    0.332               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731919199686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731919199686 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.007 " "Worst-case recovery slack is 7.007" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731919199688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731919199688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.007               0.000 iCLK  " "    7.007               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731919199688 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731919199688 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.335 " "Worst-case removal slack is 1.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731919199690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731919199690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.335               0.000 iCLK  " "    1.335               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731919199690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731919199690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.647 " "Worst-case minimum pulse width slack is 9.647" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731919199692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731919199692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.647               0.000 iCLK  " "    9.647               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731919199692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731919199692 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731919199877 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731919199877 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731919199877 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731919199877 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 73.376 ns " "Worst Case Available Settling Time: 73.376 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731919199877 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731919199877 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731919199877 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.390 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.390" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199883 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731919199883 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.390  " "Path #1: Setup slack is 5.390 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a11~porta_we_reg " "From Node    : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a11~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fetch_logic:fetch_component\|s_PC\[21\] " "To Node      : fetch_logic:fetch_component\|s_PC\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.119      3.119  R        clock network delay " "     3.119      3.119  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.355      0.236     uTco  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a11~porta_we_reg " "     3.355      0.236     uTco  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a11~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.940      2.585 FR  CELL  IMem\|ram_rtl_0\|auto_generated\|ram_block1a11\|portadataout\[5\] " "     5.940      2.585 FR  CELL  IMem\|ram_rtl_0\|auto_generated\|ram_block1a11\|portadataout\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.653      0.713 RR    IC  IMem\|ram~61\|datad " "     6.653      0.713 RR    IC  IMem\|ram~61\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.797      0.144 RR  CELL  IMem\|ram~61\|combout " "     6.797      0.144 RR  CELL  IMem\|ram~61\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.978      2.181 RR    IC  regFile\|Mux1\|Mux28~4\|dataa " "     8.978      2.181 RR    IC  regFile\|Mux1\|Mux28~4\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.336      0.358 RR  CELL  regFile\|Mux1\|Mux28~4\|combout " "     9.336      0.358 RR  CELL  regFile\|Mux1\|Mux28~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.385      1.049 RR    IC  regFile\|Mux1\|Mux28~5\|datad " "    10.385      1.049 RR    IC  regFile\|Mux1\|Mux28~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.529      0.144 RR  CELL  regFile\|Mux1\|Mux28~5\|combout " "    10.529      0.144 RR  CELL  regFile\|Mux1\|Mux28~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.424      0.895 RR    IC  regFile\|Mux1\|Mux28~8\|datad " "    11.424      0.895 RR    IC  regFile\|Mux1\|Mux28~8\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.568      0.144 RR  CELL  regFile\|Mux1\|Mux28~8\|combout " "    11.568      0.144 RR  CELL  regFile\|Mux1\|Mux28~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.785      0.217 RR    IC  regFile\|Mux1\|Mux28~19\|datab " "    11.785      0.217 RR    IC  regFile\|Mux1\|Mux28~19\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.166      0.381 RR  CELL  regFile\|Mux1\|Mux28~19\|combout " "    12.166      0.381 RR  CELL  regFile\|Mux1\|Mux28~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.739      1.573 RR    IC  fetch_component\|Add1~2\|dataa " "    13.739      1.573 RR    IC  fetch_component\|Add1~2\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.067      0.328 RF  CELL  fetch_component\|Add1~2\|cout " "    14.067      0.328 RF  CELL  fetch_component\|Add1~2\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.067      0.000 FF    IC  fetch_component\|Add1~4\|cin " "    14.067      0.000 FF    IC  fetch_component\|Add1~4\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.125      0.058 FR  CELL  fetch_component\|Add1~4\|cout " "    14.125      0.058 FR  CELL  fetch_component\|Add1~4\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.125      0.000 RR    IC  fetch_component\|Add1~6\|cin " "    14.125      0.000 RR    IC  fetch_component\|Add1~6\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.183      0.058 RF  CELL  fetch_component\|Add1~6\|cout " "    14.183      0.058 RF  CELL  fetch_component\|Add1~6\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.183      0.000 FF    IC  fetch_component\|Add1~8\|cin " "    14.183      0.000 FF    IC  fetch_component\|Add1~8\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.241      0.058 FR  CELL  fetch_component\|Add1~8\|cout " "    14.241      0.058 FR  CELL  fetch_component\|Add1~8\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.241      0.000 RR    IC  fetch_component\|Add1~10\|cin " "    14.241      0.000 RR    IC  fetch_component\|Add1~10\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.299      0.058 RF  CELL  fetch_component\|Add1~10\|cout " "    14.299      0.058 RF  CELL  fetch_component\|Add1~10\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.299      0.000 FF    IC  fetch_component\|Add1~12\|cin " "    14.299      0.000 FF    IC  fetch_component\|Add1~12\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.357      0.058 FR  CELL  fetch_component\|Add1~12\|cout " "    14.357      0.058 FR  CELL  fetch_component\|Add1~12\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.357      0.000 RR    IC  fetch_component\|Add1~14\|cin " "    14.357      0.000 RR    IC  fetch_component\|Add1~14\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.415      0.058 RF  CELL  fetch_component\|Add1~14\|cout " "    14.415      0.058 RF  CELL  fetch_component\|Add1~14\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.415      0.000 FF    IC  fetch_component\|Add1~16\|cin " "    14.415      0.000 FF    IC  fetch_component\|Add1~16\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.473      0.058 FR  CELL  fetch_component\|Add1~16\|cout " "    14.473      0.058 FR  CELL  fetch_component\|Add1~16\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.473      0.000 RR    IC  fetch_component\|Add1~18\|cin " "    14.473      0.000 RR    IC  fetch_component\|Add1~18\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.531      0.058 RF  CELL  fetch_component\|Add1~18\|cout " "    14.531      0.058 RF  CELL  fetch_component\|Add1~18\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.531      0.000 FF    IC  fetch_component\|Add1~20\|cin " "    14.531      0.000 FF    IC  fetch_component\|Add1~20\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.589      0.058 FR  CELL  fetch_component\|Add1~20\|cout " "    14.589      0.058 FR  CELL  fetch_component\|Add1~20\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.589      0.000 RR    IC  fetch_component\|Add1~22\|cin " "    14.589      0.000 RR    IC  fetch_component\|Add1~22\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.647      0.058 RF  CELL  fetch_component\|Add1~22\|cout " "    14.647      0.058 RF  CELL  fetch_component\|Add1~22\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.647      0.000 FF    IC  fetch_component\|Add1~24\|cin " "    14.647      0.000 FF    IC  fetch_component\|Add1~24\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.705      0.058 FR  CELL  fetch_component\|Add1~24\|cout " "    14.705      0.058 FR  CELL  fetch_component\|Add1~24\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.705      0.000 RR    IC  fetch_component\|Add1~26\|cin " "    14.705      0.000 RR    IC  fetch_component\|Add1~26\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.763      0.058 RF  CELL  fetch_component\|Add1~26\|cout " "    14.763      0.058 RF  CELL  fetch_component\|Add1~26\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.763      0.000 FF    IC  fetch_component\|Add1~28\|cin " "    14.763      0.000 FF    IC  fetch_component\|Add1~28\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.821      0.058 FR  CELL  fetch_component\|Add1~28\|cout " "    14.821      0.058 FR  CELL  fetch_component\|Add1~28\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.821      0.000 RR    IC  fetch_component\|Add1~30\|cin " "    14.821      0.000 RR    IC  fetch_component\|Add1~30\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.879      0.058 RF  CELL  fetch_component\|Add1~30\|cout " "    14.879      0.058 RF  CELL  fetch_component\|Add1~30\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.879      0.000 FF    IC  fetch_component\|Add1~32\|cin " "    14.879      0.000 FF    IC  fetch_component\|Add1~32\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.937      0.058 FR  CELL  fetch_component\|Add1~32\|cout " "    14.937      0.058 FR  CELL  fetch_component\|Add1~32\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.937      0.000 RR    IC  fetch_component\|Add1~34\|cin " "    14.937      0.000 RR    IC  fetch_component\|Add1~34\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.995      0.058 RF  CELL  fetch_component\|Add1~34\|cout " "    14.995      0.058 RF  CELL  fetch_component\|Add1~34\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.995      0.000 FF    IC  fetch_component\|Add1~36\|cin " "    14.995      0.000 FF    IC  fetch_component\|Add1~36\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.053      0.058 FR  CELL  fetch_component\|Add1~36\|cout " "    15.053      0.058 FR  CELL  fetch_component\|Add1~36\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.053      0.000 RR    IC  fetch_component\|Add1~38\|cin " "    15.053      0.000 RR    IC  fetch_component\|Add1~38\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.536      0.483 RR  CELL  fetch_component\|Add1~38\|combout " "    15.536      0.483 RR  CELL  fetch_component\|Add1~38\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.655      1.119 RR    IC  fetch_component\|s_next_PC\[21\]~35\|datac " "    16.655      1.119 RR    IC  fetch_component\|s_next_PC\[21\]~35\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.920      0.265 RR  CELL  fetch_component\|s_next_PC\[21\]~35\|combout " "    16.920      0.265 RR  CELL  fetch_component\|s_next_PC\[21\]~35\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.107      0.187 RR    IC  fetch_component\|s_next_PC\[21\]~36\|datad " "    17.107      0.187 RR    IC  fetch_component\|s_next_PC\[21\]~36\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.251      0.144 RR  CELL  fetch_component\|s_next_PC\[21\]~36\|combout " "    17.251      0.144 RR  CELL  fetch_component\|s_next_PC\[21\]~36\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.251      0.000 RR    IC  fetch_component\|s_PC\[21\]\|d " "    17.251      0.000 RR    IC  fetch_component\|s_PC\[21\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.331      0.080 RR  CELL  fetch_logic:fetch_component\|s_PC\[21\] " "    17.331      0.080 RR  CELL  fetch_logic:fetch_component\|s_PC\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.694      2.694  R        clock network delay " "    22.694      2.694  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.722      0.028           clock pessimism removed " "    22.722      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.702     -0.020           clock uncertainty " "    22.702     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.721      0.019     uTsu  fetch_logic:fetch_component\|s_PC\[21\] " "    22.721      0.019     uTsu  fetch_logic:fetch_component\|s_PC\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    17.331 " "Data Arrival Time  :    17.331" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.721 " "Data Required Time :    22.721" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.390  " "Slack              :     5.390 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199884 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731919199884 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.332 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.332" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199890 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731919199890 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.332  " "Path #1: Hold slack is 0.332 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_MEM_Reg:EX_MEM_Reg_inst\|n_reg:MemWrData_Reg\|dffg:\\G_n_reg:18:REGI\|s_Q " "From Node    : EX_MEM_Reg:EX_MEM_Reg_inst\|n_reg:MemWrData_Reg\|dffg:\\G_n_reg:18:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a15~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a15~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.671      2.671  R        clock network delay " "     2.671      2.671  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.884      0.213     uTco  EX_MEM_Reg:EX_MEM_Reg_inst\|n_reg:MemWrData_Reg\|dffg:\\G_n_reg:18:REGI\|s_Q " "     2.884      0.213     uTco  EX_MEM_Reg:EX_MEM_Reg_inst\|n_reg:MemWrData_Reg\|dffg:\\G_n_reg:18:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.884      0.000 FF  CELL  EX_MEM_Reg_inst\|MemWrData_Reg\|\\G_n_reg:18:REGI\|s_Q\|q " "     2.884      0.000 FF  CELL  EX_MEM_Reg_inst\|MemWrData_Reg\|\\G_n_reg:18:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.531      0.647 FF    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a15\|portadatain\[3\] " "     3.531      0.647 FF    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a15\|portadatain\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.610      0.079 FF  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a15~porta_datain_reg0 " "     3.610      0.079 FF  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a15~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.105      3.105  R        clock network delay " "     3.105      3.105  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.077     -0.028           clock pessimism removed " "     3.077     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.077      0.000           clock uncertainty " "     3.077      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.278      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a15~porta_datain_reg0 " "     3.278      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a15~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.610 " "Data Arrival Time  :     3.610" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.278 " "Data Required Time :     3.278" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.332  " "Slack              :     0.332 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199890 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731919199890 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.007 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.007" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199892 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731919199892 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 7.007  " "Path #1: Recovery slack is 7.007 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : iCLK " "From Node    : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fetch_logic:fetch_component\|s_PC\[18\] " "To Node      : fetch_logic:fetch_component\|s_PC\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000  F        clock network delay " "    10.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000  F        iCLK " "    10.000      0.000  F        iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000 FF    IC  iCLK~input\|i " "    10.000      0.000 FF    IC  iCLK~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.798      0.798 FF  CELL  iCLK~input\|o " "    10.798      0.798 FF  CELL  iCLK~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.340      2.542 FF    IC  fetch_component\|process_0~0\|dataa " "    13.340      2.542 FF    IC  fetch_component\|process_0~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.674      0.334 FR  CELL  fetch_component\|process_0~0\|combout " "    13.674      0.334 FR  CELL  fetch_component\|process_0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.997      1.323 RR    IC  fetch_component\|s_PC\[18\]\|clrn " "    14.997      1.323 RR    IC  fetch_component\|s_PC\[18\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.687      0.690 RF  CELL  fetch_logic:fetch_component\|s_PC\[18\] " "    15.687      0.690 RF  CELL  fetch_logic:fetch_component\|s_PC\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.695      2.695  R        clock network delay " "    22.695      2.695  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.675     -0.020           clock uncertainty " "    22.675     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.694      0.019     uTsu  fetch_logic:fetch_component\|s_PC\[18\] " "    22.694      0.019     uTsu  fetch_logic:fetch_component\|s_PC\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.687 " "Data Arrival Time  :    15.687" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.694 " "Data Required Time :    22.694" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.007  " "Slack              :     7.007 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199892 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731919199892 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.335 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.335" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199894 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731919199894 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.335  " "Path #1: Removal slack is 1.335 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : iCLK " "From Node    : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fetch_logic:fetch_component\|s_PC\[1\] " "To Node      : fetch_logic:fetch_component\|s_PC\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        iCLK " "     0.000      0.000  R        iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR    IC  iCLK~input\|i " "     0.000      0.000 RR    IC  iCLK~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.714      0.714 RR  CELL  iCLK~input\|o " "     0.714      0.714 RR  CELL  iCLK~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.080      2.366 RR    IC  fetch_component\|process_0~0\|dataa " "     3.080      2.366 RR    IC  fetch_component\|process_0~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.390      0.310 RF  CELL  fetch_component\|process_0~0\|combout " "     3.390      0.310 RF  CELL  fetch_component\|process_0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.638      0.248 FF    IC  fetch_component\|s_PC\[1\]\|clrn " "     3.638      0.248 FF    IC  fetch_component\|s_PC\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.301      0.663 FR  CELL  fetch_logic:fetch_component\|s_PC\[1\] " "     4.301      0.663 FR  CELL  fetch_logic:fetch_component\|s_PC\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.795      2.795  R        clock network delay " "     2.795      2.795  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.795      0.000           clock uncertainty " "     2.795      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.966      0.171      uTh  fetch_logic:fetch_component\|s_PC\[1\] " "     2.966      0.171      uTh  fetch_logic:fetch_component\|s_PC\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.301 " "Data Arrival Time  :     4.301" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.966 " "Data Required Time :     2.966" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.335  " "Slack              :     1.335 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919199894 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731919199894 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1731919199894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.960 " "Worst-case setup slack is 11.960" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731919199985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731919199985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.960               0.000 iCLK  " "   11.960               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731919199985 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731919199985 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.128 " "Worst-case hold slack is 0.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731919199991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731919199991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 iCLK  " "    0.128               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731919199991 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731919199991 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.257 " "Worst-case recovery slack is 8.257" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731919199993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731919199993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.257               0.000 iCLK  " "    8.257               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731919199993 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731919199993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.771 " "Worst-case removal slack is 0.771" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731919199996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731919199996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.771               0.000 iCLK  " "    0.771               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731919199996 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731919199996 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.372 " "Worst-case minimum pulse width slack is 9.372" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731919199997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731919199997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.372               0.000 iCLK  " "    9.372               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731919199997 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731919199997 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731919200163 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731919200163 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731919200163 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731919200163 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 76.288 ns " "Worst Case Available Settling Time: 76.288 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731919200163 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731919200163 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731919200163 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.960 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.960" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200170 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731919200170 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 11.960  " "Path #1: Setup slack is 11.960 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a11~porta_we_reg " "From Node    : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a11~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fetch_logic:fetch_component\|s_PC\[26\] " "To Node      : fetch_logic:fetch_component\|s_PC\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.839      1.839  R        clock network delay " "     1.839      1.839  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.967      0.128     uTco  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a11~porta_we_reg " "     1.967      0.128     uTco  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a11~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.101      1.134 RF  CELL  IMem\|ram_rtl_0\|auto_generated\|ram_block1a11\|portadataout\[5\] " "     3.101      1.134 RF  CELL  IMem\|ram_rtl_0\|auto_generated\|ram_block1a11\|portadataout\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.517      0.416 FF    IC  IMem\|ram~61\|datad " "     3.517      0.416 FF    IC  IMem\|ram~61\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.580      0.063 FF  CELL  IMem\|ram~61\|combout " "     3.580      0.063 FF  CELL  IMem\|ram~61\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.882      1.302 FF    IC  regFile\|Mux1\|Mux28~4\|dataa " "     4.882      1.302 FF    IC  regFile\|Mux1\|Mux28~4\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.086      0.204 FF  CELL  regFile\|Mux1\|Mux28~4\|combout " "     5.086      0.204 FF  CELL  regFile\|Mux1\|Mux28~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.700      0.614 FF    IC  regFile\|Mux1\|Mux28~5\|datad " "     5.700      0.614 FF    IC  regFile\|Mux1\|Mux28~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.763      0.063 FF  CELL  regFile\|Mux1\|Mux28~5\|combout " "     5.763      0.063 FF  CELL  regFile\|Mux1\|Mux28~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.333      0.570 FF    IC  regFile\|Mux1\|Mux28~8\|datad " "     6.333      0.570 FF    IC  regFile\|Mux1\|Mux28~8\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.396      0.063 FF  CELL  regFile\|Mux1\|Mux28~8\|combout " "     6.396      0.063 FF  CELL  regFile\|Mux1\|Mux28~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.528      0.132 FF    IC  regFile\|Mux1\|Mux28~19\|datab " "     6.528      0.132 FF    IC  regFile\|Mux1\|Mux28~19\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.720      0.192 FF  CELL  regFile\|Mux1\|Mux28~19\|combout " "     6.720      0.192 FF  CELL  regFile\|Mux1\|Mux28~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.629      0.909 FF    IC  fetch_component\|Add1~2\|dataa " "     7.629      0.909 FF    IC  fetch_component\|Add1~2\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.879      0.250 FR  CELL  fetch_component\|Add1~2\|cout " "     7.879      0.250 FR  CELL  fetch_component\|Add1~2\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.879      0.000 RR    IC  fetch_component\|Add1~4\|cin " "     7.879      0.000 RR    IC  fetch_component\|Add1~4\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.913      0.034 RF  CELL  fetch_component\|Add1~4\|cout " "     7.913      0.034 RF  CELL  fetch_component\|Add1~4\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.913      0.000 FF    IC  fetch_component\|Add1~6\|cin " "     7.913      0.000 FF    IC  fetch_component\|Add1~6\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.947      0.034 FR  CELL  fetch_component\|Add1~6\|cout " "     7.947      0.034 FR  CELL  fetch_component\|Add1~6\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.947      0.000 RR    IC  fetch_component\|Add1~8\|cin " "     7.947      0.000 RR    IC  fetch_component\|Add1~8\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.981      0.034 RF  CELL  fetch_component\|Add1~8\|cout " "     7.981      0.034 RF  CELL  fetch_component\|Add1~8\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.981      0.000 FF    IC  fetch_component\|Add1~10\|cin " "     7.981      0.000 FF    IC  fetch_component\|Add1~10\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.015      0.034 FR  CELL  fetch_component\|Add1~10\|cout " "     8.015      0.034 FR  CELL  fetch_component\|Add1~10\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.015      0.000 RR    IC  fetch_component\|Add1~12\|cin " "     8.015      0.000 RR    IC  fetch_component\|Add1~12\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.049      0.034 RF  CELL  fetch_component\|Add1~12\|cout " "     8.049      0.034 RF  CELL  fetch_component\|Add1~12\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.049      0.000 FF    IC  fetch_component\|Add1~14\|cin " "     8.049      0.000 FF    IC  fetch_component\|Add1~14\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.083      0.034 FR  CELL  fetch_component\|Add1~14\|cout " "     8.083      0.034 FR  CELL  fetch_component\|Add1~14\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.083      0.000 RR    IC  fetch_component\|Add1~16\|cin " "     8.083      0.000 RR    IC  fetch_component\|Add1~16\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.117      0.034 RF  CELL  fetch_component\|Add1~16\|cout " "     8.117      0.034 RF  CELL  fetch_component\|Add1~16\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.117      0.000 FF    IC  fetch_component\|Add1~18\|cin " "     8.117      0.000 FF    IC  fetch_component\|Add1~18\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.151      0.034 FR  CELL  fetch_component\|Add1~18\|cout " "     8.151      0.034 FR  CELL  fetch_component\|Add1~18\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.151      0.000 RR    IC  fetch_component\|Add1~20\|cin " "     8.151      0.000 RR    IC  fetch_component\|Add1~20\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.185      0.034 RF  CELL  fetch_component\|Add1~20\|cout " "     8.185      0.034 RF  CELL  fetch_component\|Add1~20\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.185      0.000 FF    IC  fetch_component\|Add1~22\|cin " "     8.185      0.000 FF    IC  fetch_component\|Add1~22\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.219      0.034 FR  CELL  fetch_component\|Add1~22\|cout " "     8.219      0.034 FR  CELL  fetch_component\|Add1~22\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.219      0.000 RR    IC  fetch_component\|Add1~24\|cin " "     8.219      0.000 RR    IC  fetch_component\|Add1~24\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.253      0.034 RF  CELL  fetch_component\|Add1~24\|cout " "     8.253      0.034 RF  CELL  fetch_component\|Add1~24\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.253      0.000 FF    IC  fetch_component\|Add1~26\|cin " "     8.253      0.000 FF    IC  fetch_component\|Add1~26\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.287      0.034 FR  CELL  fetch_component\|Add1~26\|cout " "     8.287      0.034 FR  CELL  fetch_component\|Add1~26\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.287      0.000 RR    IC  fetch_component\|Add1~28\|cin " "     8.287      0.000 RR    IC  fetch_component\|Add1~28\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.321      0.034 RF  CELL  fetch_component\|Add1~28\|cout " "     8.321      0.034 RF  CELL  fetch_component\|Add1~28\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.321      0.000 FF    IC  fetch_component\|Add1~30\|cin " "     8.321      0.000 FF    IC  fetch_component\|Add1~30\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.355      0.034 FR  CELL  fetch_component\|Add1~30\|cout " "     8.355      0.034 FR  CELL  fetch_component\|Add1~30\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.355      0.000 RR    IC  fetch_component\|Add1~32\|cin " "     8.355      0.000 RR    IC  fetch_component\|Add1~32\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.389      0.034 RF  CELL  fetch_component\|Add1~32\|cout " "     8.389      0.034 RF  CELL  fetch_component\|Add1~32\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.389      0.000 FF    IC  fetch_component\|Add1~34\|cin " "     8.389      0.000 FF    IC  fetch_component\|Add1~34\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.423      0.034 FR  CELL  fetch_component\|Add1~34\|cout " "     8.423      0.034 FR  CELL  fetch_component\|Add1~34\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.423      0.000 RR    IC  fetch_component\|Add1~36\|cin " "     8.423      0.000 RR    IC  fetch_component\|Add1~36\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.457      0.034 RF  CELL  fetch_component\|Add1~36\|cout " "     8.457      0.034 RF  CELL  fetch_component\|Add1~36\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.457      0.000 FF    IC  fetch_component\|Add1~38\|cin " "     8.457      0.000 FF    IC  fetch_component\|Add1~38\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.491      0.034 FR  CELL  fetch_component\|Add1~38\|cout " "     8.491      0.034 FR  CELL  fetch_component\|Add1~38\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.491      0.000 RR    IC  fetch_component\|Add1~40\|cin " "     8.491      0.000 RR    IC  fetch_component\|Add1~40\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.525      0.034 RF  CELL  fetch_component\|Add1~40\|cout " "     8.525      0.034 RF  CELL  fetch_component\|Add1~40\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.525      0.000 FF    IC  fetch_component\|Add1~42\|cin " "     8.525      0.000 FF    IC  fetch_component\|Add1~42\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.559      0.034 FR  CELL  fetch_component\|Add1~42\|cout " "     8.559      0.034 FR  CELL  fetch_component\|Add1~42\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.559      0.000 RR    IC  fetch_component\|Add1~44\|cin " "     8.559      0.000 RR    IC  fetch_component\|Add1~44\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.593      0.034 RF  CELL  fetch_component\|Add1~44\|cout " "     8.593      0.034 RF  CELL  fetch_component\|Add1~44\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.593      0.000 FF    IC  fetch_component\|Add1~46\|cin " "     8.593      0.000 FF    IC  fetch_component\|Add1~46\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.627      0.034 FR  CELL  fetch_component\|Add1~46\|cout " "     8.627      0.034 FR  CELL  fetch_component\|Add1~46\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.627      0.000 RR    IC  fetch_component\|Add1~48\|cin " "     8.627      0.000 RR    IC  fetch_component\|Add1~48\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.861      0.234 RF  CELL  fetch_component\|Add1~48\|combout " "     8.861      0.234 RF  CELL  fetch_component\|Add1~48\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.353      0.492 FF    IC  fetch_component\|s_next_PC\[26\]~24\|datad " "     9.353      0.492 FF    IC  fetch_component\|s_next_PC\[26\]~24\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.416      0.063 FF  CELL  fetch_component\|s_next_PC\[26\]~24\|combout " "     9.416      0.063 FF  CELL  fetch_component\|s_next_PC\[26\]~24\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.524      0.108 FF    IC  fetch_component\|s_next_PC\[26\]~25\|datad " "     9.524      0.108 FF    IC  fetch_component\|s_next_PC\[26\]~25\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.587      0.063 FF  CELL  fetch_component\|s_next_PC\[26\]~25\|combout " "     9.587      0.063 FF  CELL  fetch_component\|s_next_PC\[26\]~25\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.587      0.000 FF    IC  fetch_component\|s_PC\[26\]\|d " "     9.587      0.000 FF    IC  fetch_component\|s_PC\[26\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.637      0.050 FF  CELL  fetch_logic:fetch_component\|s_PC\[26\] " "     9.637      0.050 FF  CELL  fetch_logic:fetch_component\|s_PC\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.590      1.590  R        clock network delay " "    21.590      1.590  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.610      0.020           clock pessimism removed " "    21.610      0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.590     -0.020           clock uncertainty " "    21.590     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.597      0.007     uTsu  fetch_logic:fetch_component\|s_PC\[26\] " "    21.597      0.007     uTsu  fetch_logic:fetch_component\|s_PC\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.637 " "Data Arrival Time  :     9.637" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.597 " "Data Required Time :    21.597" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.960  " "Slack              :    11.960 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200171 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731919200171 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.128 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.128" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200178 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731919200178 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.128  " "Path #1: Hold slack is 0.128 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_MEM_Reg:EX_MEM_Reg_inst\|n_reg:MemWrData_Reg\|dffg:\\G_n_reg:24:REGI\|s_Q " "From Node    : EX_MEM_Reg:EX_MEM_Reg_inst\|n_reg:MemWrData_Reg\|dffg:\\G_n_reg:24:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.562      1.562  R        clock network delay " "     1.562      1.562  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.667      0.105     uTco  EX_MEM_Reg:EX_MEM_Reg_inst\|n_reg:MemWrData_Reg\|dffg:\\G_n_reg:24:REGI\|s_Q " "     1.667      0.105     uTco  EX_MEM_Reg:EX_MEM_Reg_inst\|n_reg:MemWrData_Reg\|dffg:\\G_n_reg:24:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.667      0.000 RR  CELL  EX_MEM_Reg_inst\|MemWrData_Reg\|\\G_n_reg:24:REGI\|s_Q\|q " "     1.667      0.000 RR  CELL  EX_MEM_Reg_inst\|MemWrData_Reg\|\\G_n_reg:24:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.999      0.332 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[1\] " "     1.999      0.332 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.035      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "     2.035      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.823      1.823  R        clock network delay " "     1.823      1.823  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.803     -0.020           clock pessimism removed " "     1.803     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.803      0.000           clock uncertainty " "     1.803      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.907      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "     1.907      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.035 " "Data Arrival Time  :     2.035" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.907 " "Data Required Time :     1.907" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.128  " "Slack              :     0.128 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200178 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731919200178 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.257 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.257" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200180 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731919200180 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 8.257  " "Path #1: Recovery slack is 8.257 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : iCLK " "From Node    : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fetch_logic:fetch_component\|s_PC\[18\] " "To Node      : fetch_logic:fetch_component\|s_PC\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000  F        clock network delay " "    10.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000  F        iCLK " "    10.000      0.000  F        iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000 FF    IC  iCLK~input\|i " "    10.000      0.000 FF    IC  iCLK~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.748      0.748 FF  CELL  iCLK~input\|o " "    10.748      0.748 FF  CELL  iCLK~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.097      1.349 FF    IC  fetch_component\|process_0~0\|dataa " "    12.097      1.349 FF    IC  fetch_component\|process_0~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.283      0.186 FR  CELL  fetch_component\|process_0~0\|combout " "    12.283      0.186 FR  CELL  fetch_component\|process_0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.934      0.651 RR    IC  fetch_component\|s_PC\[18\]\|clrn " "    12.934      0.651 RR    IC  fetch_component\|s_PC\[18\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.320      0.386 RF  CELL  fetch_logic:fetch_component\|s_PC\[18\] " "    13.320      0.386 RF  CELL  fetch_logic:fetch_component\|s_PC\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.590      1.590  R        clock network delay " "    21.590      1.590  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.570     -0.020           clock uncertainty " "    21.570     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.577      0.007     uTsu  fetch_logic:fetch_component\|s_PC\[18\] " "    21.577      0.007     uTsu  fetch_logic:fetch_component\|s_PC\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    13.320 " "Data Arrival Time  :    13.320" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.577 " "Data Required Time :    21.577" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     8.257  " "Slack              :     8.257 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200180 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731919200180 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.771 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.771" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200181 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731919200181 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.771  " "Path #1: Removal slack is 0.771 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : iCLK " "From Node    : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fetch_logic:fetch_component\|s_PC\[1\] " "To Node      : fetch_logic:fetch_component\|s_PC\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        iCLK " "     0.000      0.000  R        iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR    IC  iCLK~input\|i " "     0.000      0.000 RR    IC  iCLK~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.368      0.368 RR  CELL  iCLK~input\|o " "     0.368      0.368 RR  CELL  iCLK~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.854      1.486 RR    IC  fetch_component\|process_0~0\|dataa " "     1.854      1.486 RR    IC  fetch_component\|process_0~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.011      0.157 RF  CELL  fetch_component\|process_0~0\|combout " "     2.011      0.157 RF  CELL  fetch_component\|process_0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.142      0.131 FF    IC  fetch_component\|s_PC\[1\]\|clrn " "     2.142      0.131 FF    IC  fetch_component\|s_PC\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.508      0.366 FR  CELL  fetch_logic:fetch_component\|s_PC\[1\] " "     2.508      0.366 FR  CELL  fetch_logic:fetch_component\|s_PC\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.653      1.653  R        clock network delay " "     1.653      1.653  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.653      0.000           clock uncertainty " "     1.653      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.737      0.084      uTh  fetch_logic:fetch_component\|s_PC\[1\] " "     1.737      0.084      uTh  fetch_logic:fetch_component\|s_PC\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.508 " "Data Arrival Time  :     2.508" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.737 " "Data Required Time :     1.737" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.771  " "Slack              :     0.771 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1731919200181 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731919200181 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1731919200385 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1731919200392 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "748 " "Peak virtual memory: 748 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731919200439 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 02:40:00 2024 " "Processing ended: Mon Nov 18 02:40:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731919200439 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731919200439 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731919200439 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1731919200439 ""}
