// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "VTestHarness__Syms.h"


void VTestHarness::traceInitThis__775(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+48476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_4_cfg_l", false,-1);
        vcdp->declBus(c+48477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_4_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_4_cfg_x", false,-1);
        vcdp->declBit(c+48479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_4_cfg_w", false,-1);
        vcdp->declBit(c+48480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_4_cfg_r", false,-1);
        vcdp->declBus(c+48481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_4_addr", false,-1, 29,0);
        vcdp->declBus(c+10530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_4_mask", false,-1, 31,0);
        vcdp->declBit(c+48482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_5_cfg_l", false,-1);
        vcdp->declBus(c+48483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_5_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_5_cfg_x", false,-1);
        vcdp->declBit(c+48485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_5_cfg_w", false,-1);
        vcdp->declBit(c+48486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_5_cfg_r", false,-1);
        vcdp->declBus(c+48487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_5_addr", false,-1, 29,0);
        vcdp->declBus(c+10531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_5_mask", false,-1, 31,0);
        vcdp->declBit(c+48488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_6_cfg_l", false,-1);
        vcdp->declBus(c+48489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_6_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_6_cfg_x", false,-1);
        vcdp->declBit(c+48491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_6_cfg_w", false,-1);
        vcdp->declBit(c+48492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_6_cfg_r", false,-1);
        vcdp->declBus(c+48493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_6_addr", false,-1, 29,0);
        vcdp->declBus(c+10532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_6_mask", false,-1, 31,0);
        vcdp->declBit(c+48494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_7_cfg_l", false,-1);
        vcdp->declBus(c+48495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_7_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_7_cfg_x", false,-1);
        vcdp->declBit(c+48497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_7_cfg_w", false,-1);
        vcdp->declBit(c+48498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_7_cfg_r", false,-1);
        vcdp->declBus(c+48499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_7_addr", false,-1, 29,0);
        vcdp->declBus(c+10533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_ptw_0_pmp_7_mask", false,-1, 31,0);
        vcdp->declBit(c+48552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_exp_0_interrupt", false,-1);
        vcdp->declBit(c+12083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_exp_0_flush_retry", false,-1);
        vcdp->declBit(c+12084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_exp_0_flush_skip", false,-1);
        vcdp->declBit(c+12060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_counter_event_signal_15", false,-1);
        vcdp->declBit(c+12061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_counter_event_signal_16", false,-1);
        vcdp->declBit(c+12062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_counter_event_signal_17", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_reset", false,-1);
        vcdp->declBit(c+12062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_req_valid", false,-1);
        vcdp->declQuad(c+25878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_req_bits_tlb_req_vaddr", false,-1, 39,0);
        vcdp->declBus(c+25880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_req_bits_tlb_req_cmd", false,-1, 4,0);
        vcdp->declBit(c+25881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_req_bits_status_debug", false,-1);
        vcdp->declBit(c+25882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_req_bits_status_mxr", false,-1);
        vcdp->declBit(c+12060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_resp_miss", false,-1);
        vcdp->declBus(c+25883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_resp_paddr", false,-1, 31,0);
        vcdp->declBit(c+10539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_req_ready", false,-1);
        vcdp->declBit(c+48553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_req_valid", false,-1);
        vcdp->declBus(c+48554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_req_bits_bits_addr", false,-1, 26,0);
        vcdp->declBit(c+48555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_req_bits_bits_need_gpa", false,-1);
        vcdp->declBit(c+48556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_resp_valid", false,-1);
        vcdp->declBit(c+48435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_resp_bits_ae_ptw", false,-1);
        vcdp->declBit(c+48436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_resp_bits_ae_final", false,-1);
        vcdp->declQuad(c+48437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_resp_bits_pte_ppn", false,-1, 53,0);
        vcdp->declBit(c+48439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_resp_bits_pte_d", false,-1);
        vcdp->declBit(c+48440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_resp_bits_pte_a", false,-1);
        vcdp->declBit(c+48441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_resp_bits_pte_g", false,-1);
        vcdp->declBit(c+48442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_resp_bits_pte_u", false,-1);
        vcdp->declBit(c+48443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_resp_bits_pte_x", false,-1);
        vcdp->declBit(c+48444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_resp_bits_pte_w", false,-1);
        vcdp->declBit(c+48445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_resp_bits_pte_r", false,-1);
        vcdp->declBit(c+48446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_resp_bits_pte_v", false,-1);
        vcdp->declBus(c+48447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_resp_bits_level", false,-1, 1,0);
        vcdp->declBit(c+10540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_resp_bits_homogeneous", false,-1);
        vcdp->declBus(c+48448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_ptbr_mode", false,-1, 3,0);
        vcdp->declBit(c+48452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_0_cfg_l", false,-1);
        vcdp->declBus(c+48453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_0_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_0_cfg_x", false,-1);
        vcdp->declBit(c+48455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_0_cfg_w", false,-1);
        vcdp->declBit(c+48456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_0_cfg_r", false,-1);
        vcdp->declBus(c+48457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_0_addr", false,-1, 29,0);
        vcdp->declBus(c+10526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_0_mask", false,-1, 31,0);
        vcdp->declBit(c+48458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_1_cfg_l", false,-1);
        vcdp->declBus(c+48459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_1_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_1_cfg_x", false,-1);
        vcdp->declBit(c+48461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_1_cfg_w", false,-1);
        vcdp->declBit(c+48462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_1_cfg_r", false,-1);
        vcdp->declBus(c+48463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_1_addr", false,-1, 29,0);
        vcdp->declBus(c+10527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_1_mask", false,-1, 31,0);
        vcdp->declBit(c+48464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_2_cfg_l", false,-1);
        vcdp->declBus(c+48465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_2_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_2_cfg_x", false,-1);
        vcdp->declBit(c+48467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_2_cfg_w", false,-1);
        vcdp->declBit(c+48468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_2_cfg_r", false,-1);
        vcdp->declBus(c+48469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_2_addr", false,-1, 29,0);
        vcdp->declBus(c+10528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_2_mask", false,-1, 31,0);
        vcdp->declBit(c+48470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_3_cfg_l", false,-1);
        vcdp->declBus(c+48471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_3_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_3_cfg_x", false,-1);
        vcdp->declBit(c+48473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_3_cfg_w", false,-1);
        vcdp->declBit(c+48474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_3_cfg_r", false,-1);
        vcdp->declBus(c+48475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_3_addr", false,-1, 29,0);
        vcdp->declBus(c+10529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_3_mask", false,-1, 31,0);
        vcdp->declBit(c+48476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_4_cfg_l", false,-1);
        vcdp->declBus(c+48477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_4_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_4_cfg_x", false,-1);
        vcdp->declBit(c+48479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_4_cfg_w", false,-1);
        vcdp->declBit(c+48480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_4_cfg_r", false,-1);
        vcdp->declBus(c+48481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_4_addr", false,-1, 29,0);
        vcdp->declBus(c+10530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_4_mask", false,-1, 31,0);
        vcdp->declBit(c+48482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_5_cfg_l", false,-1);
        vcdp->declBus(c+48483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_5_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_5_cfg_x", false,-1);
        vcdp->declBit(c+48485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_5_cfg_w", false,-1);
    }
}

void VTestHarness::traceInitThis__776(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+48486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_5_cfg_r", false,-1);
        vcdp->declBus(c+48487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_5_addr", false,-1, 29,0);
        vcdp->declBus(c+10531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_5_mask", false,-1, 31,0);
        vcdp->declBit(c+48488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_6_cfg_l", false,-1);
        vcdp->declBus(c+48489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_6_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_6_cfg_x", false,-1);
        vcdp->declBit(c+48491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_6_cfg_w", false,-1);
        vcdp->declBit(c+48492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_6_cfg_r", false,-1);
        vcdp->declBus(c+48493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_6_addr", false,-1, 29,0);
        vcdp->declBus(c+10532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_6_mask", false,-1, 31,0);
        vcdp->declBit(c+48494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_7_cfg_l", false,-1);
        vcdp->declBus(c+48495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_7_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_7_cfg_x", false,-1);
        vcdp->declBit(c+48497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_7_cfg_w", false,-1);
        vcdp->declBit(c+48498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_7_cfg_r", false,-1);
        vcdp->declBus(c+48499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_7_addr", false,-1, 29,0);
        vcdp->declBus(c+10533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_ptw_pmp_7_mask", false,-1, 31,0);
        vcdp->declBit(c+48552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_exp_interrupt", false,-1);
        vcdp->declBit(c+12083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_exp_flush_retry", false,-1);
        vcdp->declBit(c+12084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_exp_flush_skip", false,-1);
        vcdp->declBit(c+12060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_counter_event_signal_15", false,-1);
        vcdp->declBit(c+12061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_counter_event_signal_16", false,-1);
        vcdp->declBit(c+12062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0_io_counter_event_signal_17", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbArbOpt_clock", false,-1);
        vcdp->declBit(c+25884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbArbOpt_io_in_0_ready", false,-1);
        vcdp->declBit(c+53658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbArbOpt_io_in_0_valid", false,-1);
        vcdp->declQuad(c+53659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbArbOpt_io_in_0_bits_tlb_req_vaddr", false,-1, 39,0);
        vcdp->declBit(c+53661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbArbOpt_io_in_0_bits_status_debug", false,-1);
        vcdp->declBit(c+53662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbArbOpt_io_in_0_bits_status_mxr", false,-1);
        vcdp->declBit(c+25885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbArbOpt_io_in_1_ready", false,-1);
        vcdp->declBit(c+53663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbArbOpt_io_in_1_valid", false,-1);
        vcdp->declQuad(c+53664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbArbOpt_io_in_1_bits_tlb_req_vaddr", false,-1, 39,0);
        vcdp->declBit(c+53666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbArbOpt_io_in_1_bits_status_debug", false,-1);
        vcdp->declBit(c+53667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbArbOpt_io_in_1_bits_status_mxr", false,-1);
        vcdp->declBit(c+12062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbArbOpt_io_out_valid", false,-1);
        vcdp->declQuad(c+25878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbArbOpt_io_out_bits_tlb_req_vaddr", false,-1, 39,0);
        vcdp->declBus(c+25880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbArbOpt_io_out_bits_tlb_req_cmd", false,-1, 4,0);
        vcdp->declBit(c+25881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbArbOpt_io_out_bits_status_debug", false,-1);
        vcdp->declBit(c+25882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbArbOpt_io_out_bits_status_mxr", false,-1);
        vcdp->declBit(c+25886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbArbOpt_io_chosen", false,-1);
        vcdp->declBit(c+53668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb last_translated_valid", false,-1);
        vcdp->declQuad(c+53669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb last_translated_vpn", false,-1, 38,0);
        vcdp->declBus(c+53671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb last_translated_ppn", false,-1, 31,0);
        vcdp->declBit(c+53672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb l0_tlb_hit", false,-1);
        vcdp->declBit(c+25887,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbReqFire", false,-1);
        vcdp->declBit(c+53658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbArbOpt_io_in_0_valid_REG", false,-1);
        vcdp->declQuad(c+53659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbArbOpt_io_in_0_bits_REG_tlb_req_vaddr", false,-1, 39,0);
        vcdp->declBit(c+53661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbArbOpt_io_in_0_bits_REG_status_debug", false,-1);
        vcdp->declBit(c+53662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbArbOpt_io_in_0_bits_REG_status_mxr", false,-1);
        vcdp->declBus(c+53673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_clients_0_resp_paddr_REG", false,-1, 31,0);
        vcdp->declBit(c+53674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_clients_0_resp_miss_REG", false,-1);
        vcdp->declBit(c+53675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb last_translated_valid_1", false,-1);
        vcdp->declQuad(c+53676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb last_translated_vpn_1", false,-1, 38,0);
        vcdp->declBus(c+53678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb last_translated_ppn_1", false,-1, 31,0);
        vcdp->declBit(c+53679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb l0_tlb_hit_1", false,-1);
        vcdp->declBit(c+25888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbReqFire_1", false,-1);
        vcdp->declBit(c+53663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbArbOpt_io_in_1_valid_REG", false,-1);
        vcdp->declQuad(c+53664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbArbOpt_io_in_1_bits_REG_tlb_req_vaddr", false,-1, 39,0);
        vcdp->declBit(c+53666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbArbOpt_io_in_1_bits_REG_status_debug", false,-1);
        vcdp->declBit(c+53667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbArbOpt_io_in_1_bits_REG_status_mxr", false,-1);
        vcdp->declBus(c+53680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_clients_1_resp_paddr_REG", false,-1, 31,0);
        vcdp->declBit(c+53681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb io_clients_1_resp_miss_REG", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 reset", false,-1);
        vcdp->declBit(c+12062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_req_valid", false,-1);
        vcdp->declQuad(c+25878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_req_bits_tlb_req_vaddr", false,-1, 39,0);
        vcdp->declBus(c+25880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_req_bits_tlb_req_cmd", false,-1, 4,0);
        vcdp->declBit(c+25881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_req_bits_status_debug", false,-1);
        vcdp->declBit(c+25882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_req_bits_status_mxr", false,-1);
        vcdp->declBit(c+12060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_resp_miss", false,-1);
        vcdp->declBus(c+25883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_resp_paddr", false,-1, 31,0);
        vcdp->declBit(c+10539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_req_ready", false,-1);
        vcdp->declBit(c+48553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_req_valid", false,-1);
        vcdp->declBus(c+48554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_req_bits_bits_addr", false,-1, 26,0);
        vcdp->declBit(c+48555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_req_bits_bits_need_gpa", false,-1);
        vcdp->declBit(c+48556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_resp_valid", false,-1);
        vcdp->declBit(c+48435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_resp_bits_ae_ptw", false,-1);
        vcdp->declBit(c+48436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_resp_bits_ae_final", false,-1);
        vcdp->declQuad(c+48437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_resp_bits_pte_ppn", false,-1, 53,0);
        vcdp->declBit(c+48439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_resp_bits_pte_d", false,-1);
        vcdp->declBit(c+48440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_resp_bits_pte_a", false,-1);
        vcdp->declBit(c+48441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_resp_bits_pte_g", false,-1);
        vcdp->declBit(c+48442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_resp_bits_pte_u", false,-1);
        vcdp->declBit(c+48443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_resp_bits_pte_x", false,-1);
        vcdp->declBit(c+48444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_resp_bits_pte_w", false,-1);
        vcdp->declBit(c+48445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_resp_bits_pte_r", false,-1);
        vcdp->declBit(c+48446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_resp_bits_pte_v", false,-1);
        vcdp->declBus(c+48447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_resp_bits_level", false,-1, 1,0);
        vcdp->declBit(c+10540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_resp_bits_homogeneous", false,-1);
        vcdp->declBus(c+48448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_ptbr_mode", false,-1, 3,0);
        vcdp->declBit(c+48452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_0_cfg_l", false,-1);
        vcdp->declBus(c+48453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_0_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_0_cfg_x", false,-1);
        vcdp->declBit(c+48455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_0_cfg_w", false,-1);
        vcdp->declBit(c+48456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_0_cfg_r", false,-1);
        vcdp->declBus(c+48457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_0_addr", false,-1, 29,0);
        vcdp->declBus(c+10526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_0_mask", false,-1, 31,0);
        vcdp->declBit(c+48458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_1_cfg_l", false,-1);
        vcdp->declBus(c+48459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_1_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_1_cfg_x", false,-1);
        vcdp->declBit(c+48461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_1_cfg_w", false,-1);
    }
}

void VTestHarness::traceInitThis__777(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+48462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_1_cfg_r", false,-1);
        vcdp->declBus(c+48463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_1_addr", false,-1, 29,0);
        vcdp->declBus(c+10527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_1_mask", false,-1, 31,0);
        vcdp->declBit(c+48464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_2_cfg_l", false,-1);
        vcdp->declBus(c+48465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_2_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_2_cfg_x", false,-1);
        vcdp->declBit(c+48467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_2_cfg_w", false,-1);
        vcdp->declBit(c+48468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_2_cfg_r", false,-1);
        vcdp->declBus(c+48469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_2_addr", false,-1, 29,0);
        vcdp->declBus(c+10528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_2_mask", false,-1, 31,0);
        vcdp->declBit(c+48470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_3_cfg_l", false,-1);
        vcdp->declBus(c+48471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_3_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_3_cfg_x", false,-1);
        vcdp->declBit(c+48473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_3_cfg_w", false,-1);
        vcdp->declBit(c+48474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_3_cfg_r", false,-1);
        vcdp->declBus(c+48475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_3_addr", false,-1, 29,0);
        vcdp->declBus(c+10529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_3_mask", false,-1, 31,0);
        vcdp->declBit(c+48476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_4_cfg_l", false,-1);
        vcdp->declBus(c+48477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_4_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_4_cfg_x", false,-1);
        vcdp->declBit(c+48479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_4_cfg_w", false,-1);
        vcdp->declBit(c+48480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_4_cfg_r", false,-1);
        vcdp->declBus(c+48481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_4_addr", false,-1, 29,0);
        vcdp->declBus(c+10530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_4_mask", false,-1, 31,0);
        vcdp->declBit(c+48482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_5_cfg_l", false,-1);
        vcdp->declBus(c+48483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_5_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_5_cfg_x", false,-1);
        vcdp->declBit(c+48485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_5_cfg_w", false,-1);
        vcdp->declBit(c+48486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_5_cfg_r", false,-1);
        vcdp->declBus(c+48487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_5_addr", false,-1, 29,0);
        vcdp->declBus(c+10531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_5_mask", false,-1, 31,0);
        vcdp->declBit(c+48488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_6_cfg_l", false,-1);
        vcdp->declBus(c+48489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_6_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_6_cfg_x", false,-1);
        vcdp->declBit(c+48491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_6_cfg_w", false,-1);
        vcdp->declBit(c+48492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_6_cfg_r", false,-1);
        vcdp->declBus(c+48493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_6_addr", false,-1, 29,0);
        vcdp->declBus(c+10532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_6_mask", false,-1, 31,0);
        vcdp->declBit(c+48494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_7_cfg_l", false,-1);
        vcdp->declBus(c+48495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_7_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_7_cfg_x", false,-1);
        vcdp->declBit(c+48497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_7_cfg_w", false,-1);
        vcdp->declBit(c+48498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_7_cfg_r", false,-1);
        vcdp->declBus(c+48499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_7_addr", false,-1, 29,0);
        vcdp->declBus(c+10533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_ptw_pmp_7_mask", false,-1, 31,0);
        vcdp->declBit(c+48552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_exp_interrupt", false,-1);
        vcdp->declBit(c+12083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_exp_flush_retry", false,-1);
        vcdp->declBit(c+12084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_exp_flush_skip", false,-1);
        vcdp->declBit(c+12060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_counter_event_signal_15", false,-1);
        vcdp->declBit(c+12061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_counter_event_signal_16", false,-1);
        vcdp->declBit(c+12062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 io_counter_event_signal_17", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_reset", false,-1);
        vcdp->declBit(c+53682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_req_ready", false,-1);
        vcdp->declBit(c+12062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_req_valid", false,-1);
        vcdp->declQuad(c+25878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_req_bits_vaddr", false,-1, 39,0);
        vcdp->declBus(c+25880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_req_bits_cmd", false,-1, 4,0);
        vcdp->declBit(c+12060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_resp_miss", false,-1);
        vcdp->declBus(c+25883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_resp_paddr", false,-1, 31,0);
        vcdp->declBit(c+25889,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_resp_pf_ld", false,-1);
        vcdp->declBit(c+25890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_resp_pf_st", false,-1);
        vcdp->declBit(c+25891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_resp_ae_ld", false,-1);
        vcdp->declBit(c+25892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_resp_ae_st", false,-1);
        vcdp->declBit(c+25893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_sfence_valid", false,-1);
        vcdp->declBit(c+10539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_req_ready", false,-1);
        vcdp->declBit(c+48553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_req_valid", false,-1);
        vcdp->declBus(c+48554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_req_bits_bits_addr", false,-1, 26,0);
        vcdp->declBit(c+48555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_req_bits_bits_need_gpa", false,-1);
        vcdp->declBit(c+48556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_resp_valid", false,-1);
        vcdp->declBit(c+48435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_resp_bits_ae_ptw", false,-1);
        vcdp->declBit(c+48436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_resp_bits_ae_final", false,-1);
        vcdp->declQuad(c+48437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_resp_bits_pte_ppn", false,-1, 53,0);
        vcdp->declBit(c+48439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_resp_bits_pte_d", false,-1);
        vcdp->declBit(c+48440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_resp_bits_pte_a", false,-1);
        vcdp->declBit(c+48441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_resp_bits_pte_g", false,-1);
        vcdp->declBit(c+48442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_resp_bits_pte_u", false,-1);
        vcdp->declBit(c+48443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_resp_bits_pte_x", false,-1);
        vcdp->declBit(c+48444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_resp_bits_pte_w", false,-1);
        vcdp->declBit(c+48445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_resp_bits_pte_r", false,-1);
        vcdp->declBit(c+48446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_resp_bits_pte_v", false,-1);
        vcdp->declBus(c+48447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_resp_bits_level", false,-1, 1,0);
        vcdp->declBit(c+10540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_resp_bits_homogeneous", false,-1);
        vcdp->declBus(c+48448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_ptbr_mode", false,-1, 3,0);
        vcdp->declBit(c+25881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_status_debug", false,-1);
        vcdp->declBit(c+25882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_status_mxr", false,-1);
        vcdp->declBit(c+48452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_0_cfg_l", false,-1);
        vcdp->declBus(c+48453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_0_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_0_cfg_x", false,-1);
        vcdp->declBit(c+48455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_0_cfg_w", false,-1);
        vcdp->declBit(c+48456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_0_cfg_r", false,-1);
        vcdp->declBus(c+48457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_0_addr", false,-1, 29,0);
        vcdp->declBus(c+10526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_0_mask", false,-1, 31,0);
        vcdp->declBit(c+48458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_1_cfg_l", false,-1);
        vcdp->declBus(c+48459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_1_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_1_cfg_x", false,-1);
        vcdp->declBit(c+48461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_1_cfg_w", false,-1);
        vcdp->declBit(c+48462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_1_cfg_r", false,-1);
        vcdp->declBus(c+48463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_1_addr", false,-1, 29,0);
        vcdp->declBus(c+10527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_1_mask", false,-1, 31,0);
        vcdp->declBit(c+48464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_2_cfg_l", false,-1);
        vcdp->declBus(c+48465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_2_cfg_a", false,-1, 1,0);
    }
}

void VTestHarness::traceInitThis__778(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+48466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_2_cfg_x", false,-1);
        vcdp->declBit(c+48467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_2_cfg_w", false,-1);
        vcdp->declBit(c+48468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_2_cfg_r", false,-1);
        vcdp->declBus(c+48469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_2_addr", false,-1, 29,0);
        vcdp->declBus(c+10528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_2_mask", false,-1, 31,0);
        vcdp->declBit(c+48470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_3_cfg_l", false,-1);
        vcdp->declBus(c+48471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_3_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_3_cfg_x", false,-1);
        vcdp->declBit(c+48473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_3_cfg_w", false,-1);
        vcdp->declBit(c+48474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_3_cfg_r", false,-1);
        vcdp->declBus(c+48475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_3_addr", false,-1, 29,0);
        vcdp->declBus(c+10529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_3_mask", false,-1, 31,0);
        vcdp->declBit(c+48476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_4_cfg_l", false,-1);
        vcdp->declBus(c+48477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_4_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_4_cfg_x", false,-1);
        vcdp->declBit(c+48479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_4_cfg_w", false,-1);
        vcdp->declBit(c+48480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_4_cfg_r", false,-1);
        vcdp->declBus(c+48481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_4_addr", false,-1, 29,0);
        vcdp->declBus(c+10530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_4_mask", false,-1, 31,0);
        vcdp->declBit(c+48482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_5_cfg_l", false,-1);
        vcdp->declBus(c+48483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_5_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_5_cfg_x", false,-1);
        vcdp->declBit(c+48485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_5_cfg_w", false,-1);
        vcdp->declBit(c+48486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_5_cfg_r", false,-1);
        vcdp->declBus(c+48487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_5_addr", false,-1, 29,0);
        vcdp->declBus(c+10531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_5_mask", false,-1, 31,0);
        vcdp->declBit(c+48488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_6_cfg_l", false,-1);
        vcdp->declBus(c+48489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_6_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_6_cfg_x", false,-1);
        vcdp->declBit(c+48491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_6_cfg_w", false,-1);
        vcdp->declBit(c+48492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_6_cfg_r", false,-1);
        vcdp->declBus(c+48493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_6_addr", false,-1, 29,0);
        vcdp->declBus(c+10532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_6_mask", false,-1, 31,0);
        vcdp->declBit(c+48494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_7_cfg_l", false,-1);
        vcdp->declBus(c+48495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_7_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_7_cfg_x", false,-1);
        vcdp->declBit(c+48497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_7_cfg_w", false,-1);
        vcdp->declBit(c+48498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_7_cfg_r", false,-1);
        vcdp->declBus(c+48499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_7_addr", false,-1, 29,0);
        vcdp->declBus(c+10533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb_io_ptw_pmp_7_mask", false,-1, 31,0);
        vcdp->declBit(c+48552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 interrupt", false,-1);
        vcdp->declBit(c+25894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 exception", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb reset", false,-1);
        vcdp->declBit(c+53682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_req_ready", false,-1);
        vcdp->declBit(c+12062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_req_valid", false,-1);
        vcdp->declQuad(c+25878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_req_bits_vaddr", false,-1, 39,0);
        vcdp->declBus(c+25880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_req_bits_cmd", false,-1, 4,0);
        vcdp->declBit(c+12060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_resp_miss", false,-1);
        vcdp->declBus(c+25883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_resp_paddr", false,-1, 31,0);
        vcdp->declBit(c+25889,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_resp_pf_ld", false,-1);
        vcdp->declBit(c+25890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_resp_pf_st", false,-1);
        vcdp->declBit(c+25891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_resp_ae_ld", false,-1);
        vcdp->declBit(c+25892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_resp_ae_st", false,-1);
        vcdp->declBit(c+25893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_sfence_valid", false,-1);
        vcdp->declBit(c+10539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_req_ready", false,-1);
        vcdp->declBit(c+48553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_req_valid", false,-1);
        vcdp->declBus(c+48554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_req_bits_bits_addr", false,-1, 26,0);
        vcdp->declBit(c+48555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_req_bits_bits_need_gpa", false,-1);
        vcdp->declBit(c+48556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_resp_valid", false,-1);
        vcdp->declBit(c+48435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_resp_bits_ae_ptw", false,-1);
        vcdp->declBit(c+48436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_resp_bits_ae_final", false,-1);
        vcdp->declQuad(c+48437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_resp_bits_pte_ppn", false,-1, 53,0);
        vcdp->declBit(c+48439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_resp_bits_pte_d", false,-1);
        vcdp->declBit(c+48440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_resp_bits_pte_a", false,-1);
        vcdp->declBit(c+48441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_resp_bits_pte_g", false,-1);
        vcdp->declBit(c+48442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_resp_bits_pte_u", false,-1);
        vcdp->declBit(c+48443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_resp_bits_pte_x", false,-1);
        vcdp->declBit(c+48444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_resp_bits_pte_w", false,-1);
        vcdp->declBit(c+48445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_resp_bits_pte_r", false,-1);
        vcdp->declBit(c+48446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_resp_bits_pte_v", false,-1);
        vcdp->declBus(c+48447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_resp_bits_level", false,-1, 1,0);
        vcdp->declBit(c+10540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_resp_bits_homogeneous", false,-1);
        vcdp->declBus(c+48448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_ptbr_mode", false,-1, 3,0);
        vcdp->declBit(c+25881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_status_debug", false,-1);
        vcdp->declBit(c+25882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_status_mxr", false,-1);
        vcdp->declBit(c+48452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_0_cfg_l", false,-1);
        vcdp->declBus(c+48453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_0_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_0_cfg_x", false,-1);
        vcdp->declBit(c+48455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_0_cfg_w", false,-1);
        vcdp->declBit(c+48456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_0_cfg_r", false,-1);
        vcdp->declBus(c+48457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_0_addr", false,-1, 29,0);
        vcdp->declBus(c+10526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_0_mask", false,-1, 31,0);
        vcdp->declBit(c+48458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_1_cfg_l", false,-1);
        vcdp->declBus(c+48459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_1_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_1_cfg_x", false,-1);
        vcdp->declBit(c+48461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_1_cfg_w", false,-1);
        vcdp->declBit(c+48462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_1_cfg_r", false,-1);
        vcdp->declBus(c+48463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_1_addr", false,-1, 29,0);
        vcdp->declBus(c+10527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_1_mask", false,-1, 31,0);
        vcdp->declBit(c+48464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_2_cfg_l", false,-1);
        vcdp->declBus(c+48465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_2_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_2_cfg_x", false,-1);
        vcdp->declBit(c+48467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_2_cfg_w", false,-1);
        vcdp->declBit(c+48468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_2_cfg_r", false,-1);
        vcdp->declBus(c+48469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_2_addr", false,-1, 29,0);
        vcdp->declBus(c+10528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_2_mask", false,-1, 31,0);
        vcdp->declBit(c+48470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_3_cfg_l", false,-1);
        vcdp->declBus(c+48471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_3_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_3_cfg_x", false,-1);
        vcdp->declBit(c+48473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_3_cfg_w", false,-1);
    }
}

void VTestHarness::traceInitThis__779(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+48474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_3_cfg_r", false,-1);
        vcdp->declBus(c+48475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_3_addr", false,-1, 29,0);
        vcdp->declBus(c+10529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_3_mask", false,-1, 31,0);
        vcdp->declBit(c+48476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_4_cfg_l", false,-1);
        vcdp->declBus(c+48477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_4_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_4_cfg_x", false,-1);
        vcdp->declBit(c+48479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_4_cfg_w", false,-1);
        vcdp->declBit(c+48480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_4_cfg_r", false,-1);
        vcdp->declBus(c+48481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_4_addr", false,-1, 29,0);
        vcdp->declBus(c+10530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_4_mask", false,-1, 31,0);
        vcdp->declBit(c+48482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_5_cfg_l", false,-1);
        vcdp->declBus(c+48483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_5_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_5_cfg_x", false,-1);
        vcdp->declBit(c+48485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_5_cfg_w", false,-1);
        vcdp->declBit(c+48486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_5_cfg_r", false,-1);
        vcdp->declBus(c+48487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_5_addr", false,-1, 29,0);
        vcdp->declBus(c+10531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_5_mask", false,-1, 31,0);
        vcdp->declBit(c+48488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_6_cfg_l", false,-1);
        vcdp->declBus(c+48489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_6_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_6_cfg_x", false,-1);
        vcdp->declBit(c+48491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_6_cfg_w", false,-1);
        vcdp->declBit(c+48492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_6_cfg_r", false,-1);
        vcdp->declBus(c+48493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_6_addr", false,-1, 29,0);
        vcdp->declBus(c+10532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_6_mask", false,-1, 31,0);
        vcdp->declBit(c+48494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_7_cfg_l", false,-1);
        vcdp->declBus(c+48495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_7_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_7_cfg_x", false,-1);
        vcdp->declBit(c+48497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_7_cfg_w", false,-1);
        vcdp->declBit(c+48498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_7_cfg_r", false,-1);
        vcdp->declBus(c+48499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_7_addr", false,-1, 29,0);
        vcdp->declBus(c+10533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb io_ptw_pmp_7_mask", false,-1, 31,0);
        vcdp->declBus(c+53683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier_io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+53684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier_io_x_u", false,-1);
        vcdp->declBit(c+53685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier_io_x_ae_ptw", false,-1);
        vcdp->declBit(c+53686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier_io_x_ae_final", false,-1);
        vcdp->declBit(c+53687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier_io_x_gf", false,-1);
        vcdp->declBit(c+53688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier_io_x_sw", false,-1);
        vcdp->declBit(c+53689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier_io_x_sx", false,-1);
        vcdp->declBit(c+53690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier_io_x_sr", false,-1);
        vcdp->declBit(c+53691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier_io_x_pw", false,-1);
        vcdp->declBit(c+53692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier_io_x_px", false,-1);
        vcdp->declBit(c+53693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier_io_x_pr", false,-1);
        vcdp->declBit(c+53694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier_io_x_ppp", false,-1);
        vcdp->declBit(c+53695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier_io_x_pal", false,-1);
        vcdp->declBit(c+53696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier_io_x_paa", false,-1);
        vcdp->declBit(c+53697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier_io_x_eff", false,-1);
        vcdp->declBit(c+53698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier_io_x_c", false,-1);
        vcdp->declBus(c+53683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier_io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+53684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier_io_y_u", false,-1);
        vcdp->declBit(c+53685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier_io_y_ae_ptw", false,-1);
        vcdp->declBit(c+53686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier_io_y_ae_final", false,-1);
        vcdp->declBit(c+53687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier_io_y_gf", false,-1);
        vcdp->declBit(c+53688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier_io_y_sw", false,-1);
        vcdp->declBit(c+53689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier_io_y_sx", false,-1);
        vcdp->declBit(c+53690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier_io_y_sr", false,-1);
        vcdp->declBit(c+53691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier_io_y_pw", false,-1);
        vcdp->declBit(c+53692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier_io_y_px", false,-1);
        vcdp->declBit(c+53693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier_io_y_pr", false,-1);
        vcdp->declBit(c+53694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier_io_y_ppp", false,-1);
        vcdp->declBit(c+53695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier_io_y_pal", false,-1);
        vcdp->declBit(c+53696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier_io_y_paa", false,-1);
        vcdp->declBit(c+53697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier_io_y_eff", false,-1);
        vcdp->declBit(c+53698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier_io_y_c", false,-1);
        vcdp->declBus(c+25895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_prv", false,-1, 1,0);
        vcdp->declBit(c+48452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_0_cfg_l", false,-1);
        vcdp->declBus(c+48453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_0_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_0_cfg_x", false,-1);
        vcdp->declBit(c+48455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_0_cfg_w", false,-1);
        vcdp->declBit(c+48456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_0_cfg_r", false,-1);
        vcdp->declBus(c+48457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_0_addr", false,-1, 29,0);
        vcdp->declBus(c+10526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_0_mask", false,-1, 31,0);
        vcdp->declBit(c+48458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_1_cfg_l", false,-1);
        vcdp->declBus(c+48459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_1_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_1_cfg_x", false,-1);
        vcdp->declBit(c+48461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_1_cfg_w", false,-1);
        vcdp->declBit(c+48462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_1_cfg_r", false,-1);
        vcdp->declBus(c+48463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_1_addr", false,-1, 29,0);
        vcdp->declBus(c+10527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_1_mask", false,-1, 31,0);
        vcdp->declBit(c+48464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_2_cfg_l", false,-1);
        vcdp->declBus(c+48465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_2_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_2_cfg_x", false,-1);
        vcdp->declBit(c+48467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_2_cfg_w", false,-1);
        vcdp->declBit(c+48468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_2_cfg_r", false,-1);
        vcdp->declBus(c+48469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_2_addr", false,-1, 29,0);
        vcdp->declBus(c+10528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_2_mask", false,-1, 31,0);
        vcdp->declBit(c+48470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_3_cfg_l", false,-1);
        vcdp->declBus(c+48471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_3_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_3_cfg_x", false,-1);
        vcdp->declBit(c+48473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_3_cfg_w", false,-1);
        vcdp->declBit(c+48474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_3_cfg_r", false,-1);
        vcdp->declBus(c+48475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_3_addr", false,-1, 29,0);
        vcdp->declBus(c+10529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_3_mask", false,-1, 31,0);
        vcdp->declBit(c+48476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_4_cfg_l", false,-1);
        vcdp->declBus(c+48477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_4_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_4_cfg_x", false,-1);
        vcdp->declBit(c+48479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_4_cfg_w", false,-1);
        vcdp->declBit(c+48480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_4_cfg_r", false,-1);
        vcdp->declBus(c+48481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_4_addr", false,-1, 29,0);
        vcdp->declBus(c+10530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_4_mask", false,-1, 31,0);
        vcdp->declBit(c+48482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_5_cfg_l", false,-1);
        vcdp->declBus(c+48483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_5_cfg_a", false,-1, 1,0);
    }
}

void VTestHarness::traceInitThis__780(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+48484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_5_cfg_x", false,-1);
        vcdp->declBit(c+48485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_5_cfg_w", false,-1);
        vcdp->declBit(c+48486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_5_cfg_r", false,-1);
        vcdp->declBus(c+48487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_5_addr", false,-1, 29,0);
        vcdp->declBus(c+10531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_5_mask", false,-1, 31,0);
        vcdp->declBit(c+48488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_6_cfg_l", false,-1);
        vcdp->declBus(c+48489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_6_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_6_cfg_x", false,-1);
        vcdp->declBit(c+48491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_6_cfg_w", false,-1);
        vcdp->declBit(c+48492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_6_cfg_r", false,-1);
        vcdp->declBus(c+48493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_6_addr", false,-1, 29,0);
        vcdp->declBus(c+10532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_6_mask", false,-1, 31,0);
        vcdp->declBit(c+48494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_7_cfg_l", false,-1);
        vcdp->declBus(c+48495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_7_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_7_cfg_x", false,-1);
        vcdp->declBit(c+48497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_7_cfg_w", false,-1);
        vcdp->declBit(c+48498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_7_cfg_r", false,-1);
        vcdp->declBus(c+48499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_7_addr", false,-1, 29,0);
        vcdp->declBus(c+10533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_pmp_7_mask", false,-1, 31,0);
        vcdp->declBus(c+25896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_addr", false,-1, 31,0);
        vcdp->declBit(c+25897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_r", false,-1);
        vcdp->declBit(c+25898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_w", false,-1);
        vcdp->declBit(c+25899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp_io_x", false,-1);
        vcdp->declBus(c+25900,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+25901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_io_x_u", false,-1);
        vcdp->declBit(c+25902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_io_x_ae_ptw", false,-1);
        vcdp->declBit(c+25903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_io_x_ae_final", false,-1);
        vcdp->declBit(c+25904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_io_x_gf", false,-1);
        vcdp->declBit(c+25905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_io_x_sw", false,-1);
        vcdp->declBit(c+25906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_io_x_sx", false,-1);
        vcdp->declBit(c+25907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_io_x_sr", false,-1);
        vcdp->declBit(c+25908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_io_x_pw", false,-1);
        vcdp->declBit(c+25909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_io_x_px", false,-1);
        vcdp->declBit(c+25910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_io_x_pr", false,-1);
        vcdp->declBit(c+25911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_io_x_ppp", false,-1);
        vcdp->declBit(c+25912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_io_x_pal", false,-1);
        vcdp->declBit(c+25913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_io_x_paa", false,-1);
        vcdp->declBit(c+25914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_io_x_eff", false,-1);
        vcdp->declBit(c+25915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_io_x_c", false,-1);
        vcdp->declBus(c+25900,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+25901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_io_y_u", false,-1);
        vcdp->declBit(c+25902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_io_y_ae_ptw", false,-1);
        vcdp->declBit(c+25903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_io_y_ae_final", false,-1);
        vcdp->declBit(c+25904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_io_y_gf", false,-1);
        vcdp->declBit(c+25905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_io_y_sw", false,-1);
        vcdp->declBit(c+25906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_io_y_sx", false,-1);
        vcdp->declBit(c+25907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_io_y_sr", false,-1);
        vcdp->declBit(c+25908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_io_y_pw", false,-1);
        vcdp->declBit(c+25909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_io_y_px", false,-1);
        vcdp->declBit(c+25910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_io_y_pr", false,-1);
        vcdp->declBit(c+25911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_io_y_ppp", false,-1);
        vcdp->declBit(c+25912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_io_y_pal", false,-1);
        vcdp->declBit(c+25913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_io_y_paa", false,-1);
        vcdp->declBit(c+25914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_io_y_eff", false,-1);
        vcdp->declBit(c+25915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_io_y_c", false,-1);
        vcdp->declBus(c+53699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1_io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+53700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1_io_x_u", false,-1);
        vcdp->declBit(c+53701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1_io_x_ae_ptw", false,-1);
        vcdp->declBit(c+53702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1_io_x_ae_final", false,-1);
        vcdp->declBit(c+53703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1_io_x_gf", false,-1);
        vcdp->declBit(c+53704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1_io_x_sw", false,-1);
        vcdp->declBit(c+53705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1_io_x_sx", false,-1);
        vcdp->declBit(c+53706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1_io_x_sr", false,-1);
        vcdp->declBit(c+53707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1_io_x_pw", false,-1);
        vcdp->declBit(c+53708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1_io_x_px", false,-1);
        vcdp->declBit(c+53709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1_io_x_pr", false,-1);
        vcdp->declBit(c+53710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1_io_x_ppp", false,-1);
        vcdp->declBit(c+53711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1_io_x_pal", false,-1);
        vcdp->declBit(c+53712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1_io_x_paa", false,-1);
        vcdp->declBit(c+53713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1_io_x_eff", false,-1);
        vcdp->declBit(c+53714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1_io_x_c", false,-1);
        vcdp->declBus(c+53699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1_io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+53700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1_io_y_u", false,-1);
        vcdp->declBit(c+53701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1_io_y_ae_ptw", false,-1);
        vcdp->declBit(c+53702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1_io_y_ae_final", false,-1);
        vcdp->declBit(c+53703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1_io_y_gf", false,-1);
        vcdp->declBit(c+53704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1_io_y_sw", false,-1);
        vcdp->declBit(c+53705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1_io_y_sx", false,-1);
        vcdp->declBit(c+53706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1_io_y_sr", false,-1);
        vcdp->declBit(c+53707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1_io_y_pw", false,-1);
        vcdp->declBit(c+53708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1_io_y_px", false,-1);
        vcdp->declBit(c+53709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1_io_y_pr", false,-1);
        vcdp->declBit(c+53710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1_io_y_ppp", false,-1);
        vcdp->declBit(c+53711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1_io_y_pal", false,-1);
        vcdp->declBit(c+53712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1_io_y_paa", false,-1);
        vcdp->declBit(c+53713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1_io_y_eff", false,-1);
        vcdp->declBit(c+53714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1_io_y_c", false,-1);
        vcdp->declBus(c+53715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2_io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+53716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2_io_x_u", false,-1);
        vcdp->declBit(c+53717,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2_io_x_ae_ptw", false,-1);
        vcdp->declBit(c+53718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2_io_x_ae_final", false,-1);
        vcdp->declBit(c+53719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2_io_x_gf", false,-1);
        vcdp->declBit(c+53720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2_io_x_sw", false,-1);
        vcdp->declBit(c+53721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2_io_x_sx", false,-1);
        vcdp->declBit(c+53722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2_io_x_sr", false,-1);
        vcdp->declBit(c+53723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2_io_x_pw", false,-1);
        vcdp->declBit(c+53724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2_io_x_px", false,-1);
        vcdp->declBit(c+53725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2_io_x_pr", false,-1);
        vcdp->declBit(c+53726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2_io_x_ppp", false,-1);
        vcdp->declBit(c+53727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2_io_x_pal", false,-1);
        vcdp->declBit(c+53728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2_io_x_paa", false,-1);
    }
}

void VTestHarness::traceInitThis__781(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+53729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2_io_x_eff", false,-1);
        vcdp->declBit(c+53730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2_io_x_c", false,-1);
        vcdp->declBus(c+53715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2_io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+53716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2_io_y_u", false,-1);
        vcdp->declBit(c+53717,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2_io_y_ae_ptw", false,-1);
        vcdp->declBit(c+53718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2_io_y_ae_final", false,-1);
        vcdp->declBit(c+53719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2_io_y_gf", false,-1);
        vcdp->declBit(c+53720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2_io_y_sw", false,-1);
        vcdp->declBit(c+53721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2_io_y_sx", false,-1);
        vcdp->declBit(c+53722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2_io_y_sr", false,-1);
        vcdp->declBit(c+53723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2_io_y_pw", false,-1);
        vcdp->declBit(c+53724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2_io_y_px", false,-1);
        vcdp->declBit(c+53725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2_io_y_pr", false,-1);
        vcdp->declBit(c+53726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2_io_y_ppp", false,-1);
        vcdp->declBit(c+53727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2_io_y_pal", false,-1);
        vcdp->declBit(c+53728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2_io_y_paa", false,-1);
        vcdp->declBit(c+53729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2_io_y_eff", false,-1);
        vcdp->declBit(c+53730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2_io_y_c", false,-1);
        vcdp->declBus(c+53731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3_io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+53732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3_io_x_u", false,-1);
        vcdp->declBit(c+53733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3_io_x_ae_ptw", false,-1);
        vcdp->declBit(c+53734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3_io_x_ae_final", false,-1);
        vcdp->declBit(c+53735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3_io_x_gf", false,-1);
        vcdp->declBit(c+53736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3_io_x_sw", false,-1);
        vcdp->declBit(c+53737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3_io_x_sx", false,-1);
        vcdp->declBit(c+53738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3_io_x_sr", false,-1);
        vcdp->declBit(c+53739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3_io_x_pw", false,-1);
        vcdp->declBit(c+53740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3_io_x_px", false,-1);
        vcdp->declBit(c+53741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3_io_x_pr", false,-1);
        vcdp->declBit(c+53742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3_io_x_ppp", false,-1);
        vcdp->declBit(c+53743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3_io_x_pal", false,-1);
        vcdp->declBit(c+53744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3_io_x_paa", false,-1);
        vcdp->declBit(c+53745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3_io_x_eff", false,-1);
        vcdp->declBit(c+53746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3_io_x_c", false,-1);
        vcdp->declBus(c+53731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3_io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+53732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3_io_y_u", false,-1);
        vcdp->declBit(c+53733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3_io_y_ae_ptw", false,-1);
        vcdp->declBit(c+53734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3_io_y_ae_final", false,-1);
        vcdp->declBit(c+53735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3_io_y_gf", false,-1);
        vcdp->declBit(c+53736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3_io_y_sw", false,-1);
        vcdp->declBit(c+53737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3_io_y_sx", false,-1);
        vcdp->declBit(c+53738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3_io_y_sr", false,-1);
        vcdp->declBit(c+53739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3_io_y_pw", false,-1);
        vcdp->declBit(c+53740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3_io_y_px", false,-1);
        vcdp->declBit(c+53741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3_io_y_pr", false,-1);
        vcdp->declBit(c+53742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3_io_y_ppp", false,-1);
        vcdp->declBit(c+53743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3_io_y_pal", false,-1);
        vcdp->declBit(c+53744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3_io_y_paa", false,-1);
        vcdp->declBit(c+53745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3_io_y_eff", false,-1);
        vcdp->declBit(c+53746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3_io_y_c", false,-1);
        vcdp->declBus(c+53747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4_io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+53748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4_io_x_u", false,-1);
        vcdp->declBit(c+53749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4_io_x_ae_ptw", false,-1);
        vcdp->declBit(c+53750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4_io_x_ae_final", false,-1);
        vcdp->declBit(c+53751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4_io_x_gf", false,-1);
        vcdp->declBit(c+53752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4_io_x_sw", false,-1);
        vcdp->declBit(c+53753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4_io_x_sx", false,-1);
        vcdp->declBit(c+53754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4_io_x_sr", false,-1);
        vcdp->declBit(c+53755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4_io_x_pw", false,-1);
        vcdp->declBit(c+53756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4_io_x_px", false,-1);
        vcdp->declBit(c+53757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4_io_x_pr", false,-1);
        vcdp->declBit(c+53758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4_io_x_ppp", false,-1);
        vcdp->declBit(c+53759,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4_io_x_pal", false,-1);
        vcdp->declBit(c+53760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4_io_x_paa", false,-1);
        vcdp->declBit(c+53761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4_io_x_eff", false,-1);
        vcdp->declBit(c+53762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4_io_x_c", false,-1);
        vcdp->declBus(c+53747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4_io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+53748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4_io_y_u", false,-1);
        vcdp->declBit(c+53749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4_io_y_ae_ptw", false,-1);
        vcdp->declBit(c+53750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4_io_y_ae_final", false,-1);
        vcdp->declBit(c+53751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4_io_y_gf", false,-1);
        vcdp->declBit(c+53752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4_io_y_sw", false,-1);
        vcdp->declBit(c+53753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4_io_y_sx", false,-1);
        vcdp->declBit(c+53754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4_io_y_sr", false,-1);
        vcdp->declBit(c+53755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4_io_y_pw", false,-1);
        vcdp->declBit(c+53756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4_io_y_px", false,-1);
        vcdp->declBit(c+53757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4_io_y_pr", false,-1);
        vcdp->declBit(c+53758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4_io_y_ppp", false,-1);
        vcdp->declBit(c+53759,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4_io_y_pal", false,-1);
        vcdp->declBit(c+53760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4_io_y_paa", false,-1);
        vcdp->declBit(c+53761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4_io_y_eff", false,-1);
        vcdp->declBit(c+53762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4_io_y_c", false,-1);
        vcdp->declBus(c+53683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5_io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+53684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5_io_x_u", false,-1);
        vcdp->declBit(c+53685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5_io_x_ae_ptw", false,-1);
        vcdp->declBit(c+53686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5_io_x_ae_final", false,-1);
        vcdp->declBit(c+53687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5_io_x_gf", false,-1);
        vcdp->declBit(c+53688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5_io_x_sw", false,-1);
        vcdp->declBit(c+53689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5_io_x_sx", false,-1);
        vcdp->declBit(c+53690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5_io_x_sr", false,-1);
        vcdp->declBit(c+53691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5_io_x_pw", false,-1);
        vcdp->declBit(c+53692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5_io_x_px", false,-1);
        vcdp->declBit(c+53693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5_io_x_pr", false,-1);
        vcdp->declBit(c+53694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5_io_x_ppp", false,-1);
        vcdp->declBit(c+53695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5_io_x_pal", false,-1);
        vcdp->declBit(c+53696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5_io_x_paa", false,-1);
        vcdp->declBit(c+53697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5_io_x_eff", false,-1);
        vcdp->declBit(c+53698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5_io_x_c", false,-1);
        vcdp->declBus(c+53683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5_io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+53684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5_io_y_u", false,-1);
        vcdp->declBit(c+53685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5_io_y_ae_ptw", false,-1);
    }
}

void VTestHarness::traceInitThis__782(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+53686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5_io_y_ae_final", false,-1);
        vcdp->declBit(c+53687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5_io_y_gf", false,-1);
        vcdp->declBit(c+53688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5_io_y_sw", false,-1);
        vcdp->declBit(c+53689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5_io_y_sx", false,-1);
        vcdp->declBit(c+53690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5_io_y_sr", false,-1);
        vcdp->declBit(c+53691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5_io_y_pw", false,-1);
        vcdp->declBit(c+53692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5_io_y_px", false,-1);
        vcdp->declBit(c+53693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5_io_y_pr", false,-1);
        vcdp->declBit(c+53694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5_io_y_ppp", false,-1);
        vcdp->declBit(c+53695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5_io_y_pal", false,-1);
        vcdp->declBit(c+53696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5_io_y_paa", false,-1);
        vcdp->declBit(c+53697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5_io_y_eff", false,-1);
        vcdp->declBit(c+53698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5_io_y_c", false,-1);
        vcdp->declBus(c+25916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb vpn", false,-1, 26,0);
        vcdp->declBus(c+53763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb sectored_entries_0_0_tag", false,-1, 26,0);
        vcdp->declQuad(c+53764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb sectored_entries_0_0_data_0", false,-1, 40,0);
        vcdp->declQuad(c+53766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb sectored_entries_0_0_data_1", false,-1, 40,0);
        vcdp->declQuad(c+53768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb sectored_entries_0_0_data_2", false,-1, 40,0);
        vcdp->declQuad(c+53770,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb sectored_entries_0_0_data_3", false,-1, 40,0);
        vcdp->declBit(c+53772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb sectored_entries_0_0_valid_0", false,-1);
        vcdp->declBit(c+53773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb sectored_entries_0_0_valid_1", false,-1);
        vcdp->declBit(c+53774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb sectored_entries_0_0_valid_2", false,-1);
        vcdp->declBit(c+53775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb sectored_entries_0_0_valid_3", false,-1);
        vcdp->declBus(c+53776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb superpage_entries_0_level", false,-1, 1,0);
        vcdp->declBus(c+53777,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb superpage_entries_0_tag", false,-1, 26,0);
        vcdp->declQuad(c+53778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb superpage_entries_0_data_0", false,-1, 40,0);
        vcdp->declBit(c+53780,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb superpage_entries_0_valid_0", false,-1);
        vcdp->declBus(c+53781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb superpage_entries_1_level", false,-1, 1,0);
        vcdp->declBus(c+53782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb superpage_entries_1_tag", false,-1, 26,0);
        vcdp->declQuad(c+53783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb superpage_entries_1_data_0", false,-1, 40,0);
        vcdp->declBit(c+53785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb superpage_entries_1_valid_0", false,-1);
        vcdp->declBus(c+53786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb superpage_entries_2_level", false,-1, 1,0);
        vcdp->declBus(c+53787,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb superpage_entries_2_tag", false,-1, 26,0);
        vcdp->declQuad(c+53788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb superpage_entries_2_data_0", false,-1, 40,0);
        vcdp->declBit(c+53790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb superpage_entries_2_valid_0", false,-1);
        vcdp->declBus(c+53791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb superpage_entries_3_level", false,-1, 1,0);
        vcdp->declBus(c+53792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb superpage_entries_3_tag", false,-1, 26,0);
        vcdp->declQuad(c+53793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb superpage_entries_3_data_0", false,-1, 40,0);
        vcdp->declBit(c+53795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb superpage_entries_3_valid_0", false,-1);
        vcdp->declBus(c+53796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb special_entry_level", false,-1, 1,0);
        vcdp->declBus(c+53797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb special_entry_tag", false,-1, 26,0);
        vcdp->declQuad(c+53798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb special_entry_data_0", false,-1, 40,0);
        vcdp->declBit(c+53800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb special_entry_valid_0", false,-1);
        vcdp->declBus(c+53801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb state", false,-1, 1,0);
        vcdp->declBus(c+48554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb r_refill_tag", false,-1, 26,0);
        vcdp->declBus(c+53802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb r_superpage_repl_addr", false,-1, 1,0);
        vcdp->declBit(c+53803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb r_sectored_hit_valid", false,-1);
        vcdp->declBit(c+48555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb r_need_gpa", false,-1);
        vcdp->declBit(c+49120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb stage1_en", false,-1);
        vcdp->declBus(c+49121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb refill_ppn", false,-1, 19,0);
        vcdp->declBit(c+25917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb invalidate_refill", false,-1);
        vcdp->declBus(c+53804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_res", false,-1, 1,0);
        vcdp->declBit(c+53805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_ignore", false,-1);
        vcdp->declBit(c+53806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_ignore_1", false,-1);
        vcdp->declBus(c+25918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn", false,-1, 27,0);
        vcdp->declQuad(c+25919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_physaddr", false,-1, 39,0);
        vcdp->declBus(c+25921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_priv", false,-1, 2,0);
        vcdp->declBit(c+25922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb legal_address", false,-1);
        vcdp->declBit(c+25923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb cacheable", false,-1);
        vcdp->declBit(c+25924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb deny_access_to_debug", false,-1);
        vcdp->declBit(c+25925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb prot_r", false,-1);
        vcdp->declBit(c+25926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb prot_w", false,-1);
        vcdp->declBit(c+25927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb prot_x", false,-1);
        vcdp->declBit(c+25928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb prot_eff", false,-1);
        vcdp->declBit(c+25929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb sector_hits_0", false,-1);
        vcdp->declBit(c+53807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb superpage_hits_tagMatch", false,-1);
        vcdp->declBit(c+53808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb superpage_hits_ignore_1", false,-1);
        vcdp->declBit(c+25930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb superpage_hits_0", false,-1);
        vcdp->declBit(c+53809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb superpage_hits_tagMatch_1", false,-1);
        vcdp->declBit(c+53810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb superpage_hits_ignore_4", false,-1);
        vcdp->declBit(c+25931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb superpage_hits_1", false,-1);
        vcdp->declBit(c+53811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb superpage_hits_tagMatch_2", false,-1);
        vcdp->declBit(c+53812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb superpage_hits_ignore_7", false,-1);
        vcdp->declBit(c+25932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb superpage_hits_2", false,-1);
        vcdp->declBit(c+53813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb superpage_hits_tagMatch_3", false,-1);
        vcdp->declBit(c+53814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb superpage_hits_ignore_10", false,-1);
        vcdp->declBit(c+25933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb superpage_hits_3", false,-1);
        vcdp->declBus(c+25934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb hitsVec_idx", false,-1, 1,0);
        vcdp->declBit(c+53815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb hitsVec_virtualMatch_0", false,-1);
        vcdp->declBit(c+53816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb hitsVec_virtualMatch_1", false,-1);
        vcdp->declBit(c+53817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb hitsVec_virtualMatch_2", false,-1);
        vcdp->declBit(c+53818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb hitsVec_virtualMatch_3", false,-1);
        vcdp->declBit(c+25935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb hitsVec_0", false,-1);
        vcdp->declBit(c+25936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb hitsVec_1", false,-1);
        vcdp->declBit(c+25937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb hitsVec_2", false,-1);
        vcdp->declBit(c+25938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb hitsVec_3", false,-1);
        vcdp->declBit(c+25939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb hitsVec_4", false,-1);
        vcdp->declBit(c+53819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb hitsVec_tagMatch_4", false,-1);
        vcdp->declBit(c+25940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb hitsVec_5", false,-1);
        vcdp->declBus(c+25941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb real_hits", false,-1, 5,0);
        vcdp->declBus(c+25942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb hits", false,-1, 6,0);
        vcdp->declBit(c+49167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb newEntry_g", false,-1);
        vcdp->declBit(c+25943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb newEntry_sr", false,-1);
        vcdp->declBit(c+25944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb newEntry_sw", false,-1);
        vcdp->declBit(c+25945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb newEntry_sx", false,-1);
        vcdp->declBus(c+25946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb special_entry_data_0_lo", false,-1, 10,0);
        vcdp->declBus(c+25947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb special_entry_data_0_hi_lo", false,-1, 4,0);
        vcdp->declBus(c+53820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb idx", false,-1, 1,0);
        vcdp->declBus(c+53821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb ppn_res", false,-1, 1,0);
        vcdp->declBus(c+53822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb ppn_res_1", false,-1, 1,0);
        vcdp->declBus(c+53823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb ppn_res_2", false,-1, 1,0);
    }
}

void VTestHarness::traceInitThis__783(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+53824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb ppn_res_3", false,-1, 1,0);
        vcdp->declBus(c+53804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb ppn_res_4", false,-1, 1,0);
        vcdp->declBus(c+25948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb ppn", false,-1, 19,0);
        vcdp->declBus(c+25949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb ptw_ae_array", false,-1, 6,0);
        vcdp->declBus(c+25950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb final_ae_array", false,-1, 6,0);
        vcdp->declBus(c+25951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb ptw_gf_array", false,-1, 6,0);
        vcdp->declBus(c+25952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb priv_rw_ok", false,-1, 5,0);
        vcdp->declBus(c+25953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb r_array", false,-1, 6,0);
        vcdp->declBus(c+25954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb w_array", false,-1, 6,0);
        vcdp->declBus(c+25955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pr_array", false,-1, 6,0);
        vcdp->declBus(c+25956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pw_array", false,-1, 6,0);
        vcdp->declBus(c+25957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb c_array", false,-1, 6,0);
        vcdp->declBus(c+25958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb ppp_array", false,-1, 6,0);
        vcdp->declBus(c+25959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb paa_array", false,-1, 6,0);
        vcdp->declBus(c+25960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pal_array", false,-1, 6,0);
        vcdp->declBus(c+25961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb ppp_array_if_cached", false,-1, 6,0);
        vcdp->declBus(c+25962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb paa_array_if_cached", false,-1, 6,0);
        vcdp->declBus(c+25963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pal_array_if_cached", false,-1, 6,0);
        vcdp->declQuad(c+25964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb bad_va_maskedVAddr", false,-1, 39,0);
        vcdp->declBit(c+25966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb bad_va", false,-1);
        vcdp->declBit(c+25967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb cmd_lrsc", false,-1);
        vcdp->declBit(c+25968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb cmd_amo_logical", false,-1);
        vcdp->declBit(c+25969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb cmd_amo_arithmetic", false,-1);
        vcdp->declBit(c+25970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb cmd_put_partial", false,-1);
        vcdp->declBit(c+25971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb cmd_read", false,-1);
        vcdp->declBit(c+25972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb cmd_write", false,-1);
        vcdp->declBit(c+25973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb cmd_write_perms", false,-1);
        vcdp->declBus(c+25974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb ae_array", false,-1, 6,0);
        vcdp->declBus(c+25975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb ae_ld_array", false,-1, 6,0);
        vcdp->declBus(c+25976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb ae_st_array", false,-1, 6,0);
        vcdp->declBus(c+25977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pf_ld_array", false,-1, 6,0);
        vcdp->declBus(c+25978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pf_st_array", false,-1, 6,0);
        vcdp->declBit(c+25979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb tlb_hit_if_not_gpa_miss", false,-1);
        vcdp->declBit(c+25980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb tlb_miss", false,-1);
        vcdp->declBus(c+53825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb state_reg_1", false,-1, 2,0);
        vcdp->declBus(c+25981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb hi_1", false,-1, 1,0);
        vcdp->declBus(c+25982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb lo_1", false,-1, 1,0);
        vcdp->declBus(c+25983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb state_reg_touch_way_sized", false,-1, 1,0);
        vcdp->declBit(c+25984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb state_reg_set_left_older", false,-1);
        vcdp->declBit(c+53826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb state_reg_left_subtree_state", false,-1);
        vcdp->declBit(c+53827,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb state_reg_right_subtree_state", false,-1);
        vcdp->declBit(c+25985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb multipleHits_leftOne", false,-1);
        vcdp->declBit(c+25986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb multipleHits_leftOne_1", false,-1);
        vcdp->declBit(c+25987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb multipleHits_rightOne", false,-1);
        vcdp->declBit(c+25988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb multipleHits_rightOne_1", false,-1);
        vcdp->declBit(c+25989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb multipleHits_rightTwo", false,-1);
        vcdp->declBit(c+25990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb multipleHits_leftOne_2", false,-1);
        vcdp->declBit(c+25991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb multipleHits_leftTwo", false,-1);
        vcdp->declBit(c+25992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb multipleHits_leftOne_3", false,-1);
        vcdp->declBit(c+25993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb multipleHits_leftOne_4", false,-1);
        vcdp->declBit(c+25994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb multipleHits_rightOne_2", false,-1);
        vcdp->declBit(c+25995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb multipleHits_rightOne_3", false,-1);
        vcdp->declBit(c+25996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb multipleHits_rightTwo_1", false,-1);
        vcdp->declBit(c+25997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb multipleHits_rightOne_4", false,-1);
        vcdp->declBit(c+25998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb multipleHits_rightTwo_2", false,-1);
        vcdp->declBit(c+25999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb multipleHits", false,-1);
        vcdp->declBit(c+53828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb r_superpage_repl_addr_left_subtree_older", false,-1);
        vcdp->declBus(c+26000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb r_superpage_repl_addr_valids", false,-1, 3,0);
        vcdp->declBus(c+53683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+53684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier io_x_u", false,-1);
        vcdp->declBit(c+53685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier io_x_ae_ptw", false,-1);
        vcdp->declBit(c+53686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier io_x_ae_final", false,-1);
        vcdp->declBit(c+53687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier io_x_gf", false,-1);
        vcdp->declBit(c+53688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier io_x_sw", false,-1);
        vcdp->declBit(c+53689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier io_x_sx", false,-1);
        vcdp->declBit(c+53690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier io_x_sr", false,-1);
        vcdp->declBit(c+53691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier io_x_pw", false,-1);
        vcdp->declBit(c+53692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier io_x_px", false,-1);
        vcdp->declBit(c+53693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier io_x_pr", false,-1);
        vcdp->declBit(c+53694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier io_x_ppp", false,-1);
        vcdp->declBit(c+53695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier io_x_pal", false,-1);
        vcdp->declBit(c+53696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier io_x_paa", false,-1);
        vcdp->declBit(c+53697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier io_x_eff", false,-1);
        vcdp->declBit(c+53698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier io_x_c", false,-1);
        vcdp->declBus(c+53683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+53684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier io_y_u", false,-1);
        vcdp->declBit(c+53685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier io_y_ae_ptw", false,-1);
        vcdp->declBit(c+53686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier io_y_ae_final", false,-1);
        vcdp->declBit(c+53687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier io_y_gf", false,-1);
        vcdp->declBit(c+53688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier io_y_sw", false,-1);
        vcdp->declBit(c+53689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier io_y_sx", false,-1);
        vcdp->declBit(c+53690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier io_y_sr", false,-1);
        vcdp->declBit(c+53691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier io_y_pw", false,-1);
        vcdp->declBit(c+53692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier io_y_px", false,-1);
        vcdp->declBit(c+53693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier io_y_pr", false,-1);
        vcdp->declBit(c+53694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier io_y_ppp", false,-1);
        vcdp->declBit(c+53695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier io_y_pal", false,-1);
        vcdp->declBit(c+53696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier io_y_paa", false,-1);
        vcdp->declBit(c+53697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier io_y_eff", false,-1);
        vcdp->declBit(c+53698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb mpu_ppn_barrier io_y_c", false,-1);
        vcdp->declBus(c+25895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_prv", false,-1, 1,0);
        vcdp->declBit(c+48452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_0_cfg_l", false,-1);
        vcdp->declBus(c+48453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_0_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_0_cfg_x", false,-1);
        vcdp->declBit(c+48455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_0_cfg_w", false,-1);
        vcdp->declBit(c+48456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_0_cfg_r", false,-1);
        vcdp->declBus(c+48457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_0_addr", false,-1, 29,0);
        vcdp->declBus(c+10526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_0_mask", false,-1, 31,0);
        vcdp->declBit(c+48458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_1_cfg_l", false,-1);
        vcdp->declBus(c+48459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_1_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_1_cfg_x", false,-1);
    }
}

void VTestHarness::traceInitThis__784(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+48461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_1_cfg_w", false,-1);
        vcdp->declBit(c+48462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_1_cfg_r", false,-1);
        vcdp->declBus(c+48463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_1_addr", false,-1, 29,0);
        vcdp->declBus(c+10527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_1_mask", false,-1, 31,0);
        vcdp->declBit(c+48464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_2_cfg_l", false,-1);
        vcdp->declBus(c+48465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_2_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_2_cfg_x", false,-1);
        vcdp->declBit(c+48467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_2_cfg_w", false,-1);
        vcdp->declBit(c+48468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_2_cfg_r", false,-1);
        vcdp->declBus(c+48469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_2_addr", false,-1, 29,0);
        vcdp->declBus(c+10528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_2_mask", false,-1, 31,0);
        vcdp->declBit(c+48470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_3_cfg_l", false,-1);
        vcdp->declBus(c+48471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_3_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_3_cfg_x", false,-1);
        vcdp->declBit(c+48473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_3_cfg_w", false,-1);
        vcdp->declBit(c+48474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_3_cfg_r", false,-1);
        vcdp->declBus(c+48475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_3_addr", false,-1, 29,0);
        vcdp->declBus(c+10529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_3_mask", false,-1, 31,0);
        vcdp->declBit(c+48476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_4_cfg_l", false,-1);
        vcdp->declBus(c+48477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_4_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_4_cfg_x", false,-1);
        vcdp->declBit(c+48479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_4_cfg_w", false,-1);
        vcdp->declBit(c+48480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_4_cfg_r", false,-1);
        vcdp->declBus(c+48481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_4_addr", false,-1, 29,0);
        vcdp->declBus(c+10530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_4_mask", false,-1, 31,0);
        vcdp->declBit(c+48482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_5_cfg_l", false,-1);
        vcdp->declBus(c+48483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_5_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_5_cfg_x", false,-1);
        vcdp->declBit(c+48485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_5_cfg_w", false,-1);
        vcdp->declBit(c+48486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_5_cfg_r", false,-1);
        vcdp->declBus(c+48487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_5_addr", false,-1, 29,0);
        vcdp->declBus(c+10531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_5_mask", false,-1, 31,0);
        vcdp->declBit(c+48488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_6_cfg_l", false,-1);
        vcdp->declBus(c+48489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_6_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_6_cfg_x", false,-1);
        vcdp->declBit(c+48491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_6_cfg_w", false,-1);
        vcdp->declBit(c+48492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_6_cfg_r", false,-1);
        vcdp->declBus(c+48493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_6_addr", false,-1, 29,0);
        vcdp->declBus(c+10532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_6_mask", false,-1, 31,0);
        vcdp->declBit(c+48494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_7_cfg_l", false,-1);
        vcdp->declBus(c+48495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_7_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_7_cfg_x", false,-1);
        vcdp->declBit(c+48497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_7_cfg_w", false,-1);
        vcdp->declBit(c+48498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_7_cfg_r", false,-1);
        vcdp->declBus(c+48499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_7_addr", false,-1, 29,0);
        vcdp->declBus(c+10533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_pmp_7_mask", false,-1, 31,0);
        vcdp->declBus(c+25896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_addr", false,-1, 31,0);
        vcdp->declBit(c+25897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_r", false,-1);
        vcdp->declBit(c+25898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_w", false,-1);
        vcdp->declBit(c+25899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp io_x", false,-1);
        vcdp->declBit(c+26001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp default_", false,-1);
        vcdp->declBit(c+26002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_hit_msbMatch", false,-1);
        vcdp->declBit(c+26003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_hit_lsbMatch", false,-1);
        vcdp->declBit(c+26004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_hit_msbsLess", false,-1);
        vcdp->declBit(c+26005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_hit_msbsEqual", false,-1);
        vcdp->declBit(c+26006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_hit_lsbsLess", false,-1);
        vcdp->declBit(c+26007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_hit_msbsLess_1", false,-1);
        vcdp->declBit(c+26008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_hit_msbsEqual_1", false,-1);
        vcdp->declBit(c+26009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_hit_lsbsLess_1", false,-1);
        vcdp->declBit(c+26010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_hit", false,-1);
        vcdp->declBit(c+26011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_ignore", false,-1);
        vcdp->declBit(c+26012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_aligned_straddlesLowerBound", false,-1);
        vcdp->declBit(c+26013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_aligned_straddlesUpperBound", false,-1);
        vcdp->declBit(c+26014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_aligned_rangeAligned", false,-1);
        vcdp->declBit(c+26015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_aligned", false,-1);
        vcdp->declBit(c+26016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_cur_cfg_r", false,-1);
        vcdp->declBit(c+26017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_cur_cfg_w", false,-1);
        vcdp->declBit(c+26018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_cur_cfg_x", false,-1);
        vcdp->declBit(c+26019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_hit_msbMatch_1", false,-1);
        vcdp->declBit(c+26020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_hit_lsbMatch_1", false,-1);
        vcdp->declBit(c+26021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_hit_msbsLess_2", false,-1);
        vcdp->declBit(c+26022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_hit_msbsEqual_2", false,-1);
        vcdp->declBit(c+26023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_hit_lsbsLess_2", false,-1);
        vcdp->declBit(c+26024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_hit_1", false,-1);
        vcdp->declBit(c+26025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_ignore_1", false,-1);
        vcdp->declBit(c+26026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_aligned_straddlesLowerBound_1", false,-1);
        vcdp->declBit(c+26027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_aligned_straddlesUpperBound_1", false,-1);
        vcdp->declBit(c+26028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_aligned_rangeAligned_1", false,-1);
        vcdp->declBit(c+26029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_aligned_1", false,-1);
        vcdp->declBit(c+26030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_cur_1_cfg_r", false,-1);
        vcdp->declBit(c+26031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_cur_1_cfg_w", false,-1);
        vcdp->declBit(c+26032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_cur_1_cfg_x", false,-1);
        vcdp->declBit(c+26033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_hit_msbMatch_2", false,-1);
        vcdp->declBit(c+26034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_hit_lsbMatch_2", false,-1);
        vcdp->declBit(c+26035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_hit_msbsLess_4", false,-1);
        vcdp->declBit(c+26036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_hit_msbsEqual_4", false,-1);
        vcdp->declBit(c+26037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_hit_lsbsLess_4", false,-1);
        vcdp->declBit(c+26038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_hit_2", false,-1);
        vcdp->declBit(c+26039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_ignore_2", false,-1);
        vcdp->declBit(c+26040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_aligned_straddlesLowerBound_2", false,-1);
        vcdp->declBit(c+26041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_aligned_straddlesUpperBound_2", false,-1);
        vcdp->declBit(c+26042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_aligned_rangeAligned_2", false,-1);
        vcdp->declBit(c+26043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_aligned_2", false,-1);
        vcdp->declBit(c+26044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_cur_2_cfg_r", false,-1);
        vcdp->declBit(c+26045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_cur_2_cfg_w", false,-1);
        vcdp->declBit(c+26046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_cur_2_cfg_x", false,-1);
        vcdp->declBit(c+26047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_hit_msbMatch_3", false,-1);
        vcdp->declBit(c+26048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_hit_lsbMatch_3", false,-1);
        vcdp->declBit(c+26049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_hit_msbsLess_6", false,-1);
        vcdp->declBit(c+26050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_hit_msbsEqual_6", false,-1);
        vcdp->declBit(c+26051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_hit_lsbsLess_6", false,-1);
    }
}

void VTestHarness::traceInitThis__785(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+26052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_hit_3", false,-1);
        vcdp->declBit(c+26053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_ignore_3", false,-1);
        vcdp->declBit(c+26054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_aligned_straddlesLowerBound_3", false,-1);
        vcdp->declBit(c+26055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_aligned_straddlesUpperBound_3", false,-1);
        vcdp->declBit(c+26056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_aligned_rangeAligned_3", false,-1);
        vcdp->declBit(c+26057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_aligned_3", false,-1);
        vcdp->declBit(c+26058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_cur_3_cfg_r", false,-1);
        vcdp->declBit(c+26059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_cur_3_cfg_w", false,-1);
        vcdp->declBit(c+26060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_cur_3_cfg_x", false,-1);
        vcdp->declBit(c+26061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_hit_msbMatch_4", false,-1);
        vcdp->declBit(c+26062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_hit_lsbMatch_4", false,-1);
        vcdp->declBit(c+26063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_hit_msbsLess_8", false,-1);
        vcdp->declBit(c+26064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_hit_msbsEqual_8", false,-1);
        vcdp->declBit(c+26065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_hit_lsbsLess_8", false,-1);
        vcdp->declBit(c+26066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_hit_4", false,-1);
        vcdp->declBit(c+26067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_ignore_4", false,-1);
        vcdp->declBit(c+26068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_aligned_straddlesLowerBound_4", false,-1);
        vcdp->declBit(c+26069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_aligned_straddlesUpperBound_4", false,-1);
        vcdp->declBit(c+26070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_aligned_rangeAligned_4", false,-1);
        vcdp->declBit(c+26071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_aligned_4", false,-1);
        vcdp->declBit(c+26072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_cur_4_cfg_r", false,-1);
        vcdp->declBit(c+26073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_cur_4_cfg_w", false,-1);
        vcdp->declBit(c+26074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_cur_4_cfg_x", false,-1);
        vcdp->declBit(c+26075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_hit_msbMatch_5", false,-1);
        vcdp->declBit(c+26076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_hit_lsbMatch_5", false,-1);
        vcdp->declBit(c+26077,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_hit_msbsLess_10", false,-1);
        vcdp->declBit(c+26078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_hit_msbsEqual_10", false,-1);
        vcdp->declBit(c+26079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_hit_lsbsLess_10", false,-1);
        vcdp->declBit(c+26080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_hit_5", false,-1);
        vcdp->declBit(c+26081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_ignore_5", false,-1);
        vcdp->declBit(c+26082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_aligned_straddlesLowerBound_5", false,-1);
        vcdp->declBit(c+26083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_aligned_straddlesUpperBound_5", false,-1);
        vcdp->declBit(c+26084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_aligned_rangeAligned_5", false,-1);
        vcdp->declBit(c+26085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_aligned_5", false,-1);
        vcdp->declBit(c+26086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_cur_5_cfg_r", false,-1);
        vcdp->declBit(c+26087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_cur_5_cfg_w", false,-1);
        vcdp->declBit(c+26088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_cur_5_cfg_x", false,-1);
        vcdp->declBit(c+26089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_hit_msbMatch_6", false,-1);
        vcdp->declBit(c+26090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_hit_lsbMatch_6", false,-1);
        vcdp->declBit(c+26091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_hit_msbsLess_12", false,-1);
        vcdp->declBit(c+26092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_hit_msbsEqual_12", false,-1);
        vcdp->declBit(c+26093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_hit_lsbsLess_12", false,-1);
        vcdp->declBit(c+26094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_hit_6", false,-1);
        vcdp->declBit(c+26095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_ignore_6", false,-1);
        vcdp->declBit(c+26096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_aligned_straddlesLowerBound_6", false,-1);
        vcdp->declBit(c+26097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_aligned_straddlesUpperBound_6", false,-1);
        vcdp->declBit(c+26098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_aligned_rangeAligned_6", false,-1);
        vcdp->declBit(c+26099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_aligned_6", false,-1);
        vcdp->declBit(c+26100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_cur_6_cfg_r", false,-1);
        vcdp->declBit(c+26101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_cur_6_cfg_w", false,-1);
        vcdp->declBit(c+26102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_cur_6_cfg_x", false,-1);
        vcdp->declBit(c+26103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_hit_msbMatch_7", false,-1);
        vcdp->declBit(c+26104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_hit_lsbMatch_7", false,-1);
        vcdp->declBit(c+26105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_hit_7", false,-1);
        vcdp->declBit(c+26106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_ignore_7", false,-1);
        vcdp->declBit(c+26107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_aligned_straddlesUpperBound_7", false,-1);
        vcdp->declBit(c+26108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_aligned_rangeAligned_7", false,-1);
        vcdp->declBit(c+26109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_aligned_7", false,-1);
        vcdp->declBit(c+26110,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_cur_7_cfg_r", false,-1);
        vcdp->declBit(c+26111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_cur_7_cfg_w", false,-1);
        vcdp->declBit(c+26112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb pmp res_cur_7_cfg_x", false,-1);
        vcdp->declBus(c+25900,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+25901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier io_x_u", false,-1);
        vcdp->declBit(c+25902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier io_x_ae_ptw", false,-1);
        vcdp->declBit(c+25903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier io_x_ae_final", false,-1);
        vcdp->declBit(c+25904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier io_x_gf", false,-1);
        vcdp->declBit(c+25905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier io_x_sw", false,-1);
        vcdp->declBit(c+25906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier io_x_sx", false,-1);
        vcdp->declBit(c+25907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier io_x_sr", false,-1);
        vcdp->declBit(c+25908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier io_x_pw", false,-1);
        vcdp->declBit(c+25909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier io_x_px", false,-1);
        vcdp->declBit(c+25910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier io_x_pr", false,-1);
        vcdp->declBit(c+25911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier io_x_ppp", false,-1);
        vcdp->declBit(c+25912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier io_x_pal", false,-1);
        vcdp->declBit(c+25913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier io_x_paa", false,-1);
        vcdp->declBit(c+25914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier io_x_eff", false,-1);
        vcdp->declBit(c+25915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier io_x_c", false,-1);
        vcdp->declBus(c+25900,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+25901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier io_y_u", false,-1);
        vcdp->declBit(c+25902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier io_y_ae_ptw", false,-1);
        vcdp->declBit(c+25903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier io_y_ae_final", false,-1);
        vcdp->declBit(c+25904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier io_y_gf", false,-1);
        vcdp->declBit(c+25905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier io_y_sw", false,-1);
        vcdp->declBit(c+25906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier io_y_sx", false,-1);
        vcdp->declBit(c+25907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier io_y_sr", false,-1);
        vcdp->declBit(c+25908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier io_y_pw", false,-1);
        vcdp->declBit(c+25909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier io_y_px", false,-1);
        vcdp->declBit(c+25910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier io_y_pr", false,-1);
        vcdp->declBit(c+25911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier io_y_ppp", false,-1);
        vcdp->declBit(c+25912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier io_y_pal", false,-1);
        vcdp->declBit(c+25913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier io_y_paa", false,-1);
        vcdp->declBit(c+25914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier io_y_eff", false,-1);
        vcdp->declBit(c+25915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier io_y_c", false,-1);
        vcdp->declBus(c+53699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1 io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+53700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1 io_x_u", false,-1);
        vcdp->declBit(c+53701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1 io_x_ae_ptw", false,-1);
        vcdp->declBit(c+53702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1 io_x_ae_final", false,-1);
        vcdp->declBit(c+53703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1 io_x_gf", false,-1);
        vcdp->declBit(c+53704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1 io_x_sw", false,-1);
        vcdp->declBit(c+53705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1 io_x_sx", false,-1);
        vcdp->declBit(c+53706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1 io_x_sr", false,-1);
    }
}

void VTestHarness::traceInitThis__786(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+53707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1 io_x_pw", false,-1);
        vcdp->declBit(c+53708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1 io_x_px", false,-1);
        vcdp->declBit(c+53709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1 io_x_pr", false,-1);
        vcdp->declBit(c+53710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1 io_x_ppp", false,-1);
        vcdp->declBit(c+53711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1 io_x_pal", false,-1);
        vcdp->declBit(c+53712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1 io_x_paa", false,-1);
        vcdp->declBit(c+53713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1 io_x_eff", false,-1);
        vcdp->declBit(c+53714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1 io_x_c", false,-1);
        vcdp->declBus(c+53699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1 io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+53700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1 io_y_u", false,-1);
        vcdp->declBit(c+53701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1 io_y_ae_ptw", false,-1);
        vcdp->declBit(c+53702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1 io_y_ae_final", false,-1);
        vcdp->declBit(c+53703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1 io_y_gf", false,-1);
        vcdp->declBit(c+53704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1 io_y_sw", false,-1);
        vcdp->declBit(c+53705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1 io_y_sx", false,-1);
        vcdp->declBit(c+53706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1 io_y_sr", false,-1);
        vcdp->declBit(c+53707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1 io_y_pw", false,-1);
        vcdp->declBit(c+53708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1 io_y_px", false,-1);
        vcdp->declBit(c+53709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1 io_y_pr", false,-1);
        vcdp->declBit(c+53710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1 io_y_ppp", false,-1);
        vcdp->declBit(c+53711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1 io_y_pal", false,-1);
        vcdp->declBit(c+53712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1 io_y_paa", false,-1);
        vcdp->declBit(c+53713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1 io_y_eff", false,-1);
        vcdp->declBit(c+53714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_1 io_y_c", false,-1);
        vcdp->declBus(c+53715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2 io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+53716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2 io_x_u", false,-1);
        vcdp->declBit(c+53717,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2 io_x_ae_ptw", false,-1);
        vcdp->declBit(c+53718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2 io_x_ae_final", false,-1);
        vcdp->declBit(c+53719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2 io_x_gf", false,-1);
        vcdp->declBit(c+53720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2 io_x_sw", false,-1);
        vcdp->declBit(c+53721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2 io_x_sx", false,-1);
        vcdp->declBit(c+53722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2 io_x_sr", false,-1);
        vcdp->declBit(c+53723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2 io_x_pw", false,-1);
        vcdp->declBit(c+53724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2 io_x_px", false,-1);
        vcdp->declBit(c+53725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2 io_x_pr", false,-1);
        vcdp->declBit(c+53726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2 io_x_ppp", false,-1);
        vcdp->declBit(c+53727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2 io_x_pal", false,-1);
        vcdp->declBit(c+53728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2 io_x_paa", false,-1);
        vcdp->declBit(c+53729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2 io_x_eff", false,-1);
        vcdp->declBit(c+53730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2 io_x_c", false,-1);
        vcdp->declBus(c+53715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2 io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+53716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2 io_y_u", false,-1);
        vcdp->declBit(c+53717,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2 io_y_ae_ptw", false,-1);
        vcdp->declBit(c+53718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2 io_y_ae_final", false,-1);
        vcdp->declBit(c+53719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2 io_y_gf", false,-1);
        vcdp->declBit(c+53720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2 io_y_sw", false,-1);
        vcdp->declBit(c+53721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2 io_y_sx", false,-1);
        vcdp->declBit(c+53722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2 io_y_sr", false,-1);
        vcdp->declBit(c+53723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2 io_y_pw", false,-1);
        vcdp->declBit(c+53724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2 io_y_px", false,-1);
        vcdp->declBit(c+53725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2 io_y_pr", false,-1);
        vcdp->declBit(c+53726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2 io_y_ppp", false,-1);
        vcdp->declBit(c+53727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2 io_y_pal", false,-1);
        vcdp->declBit(c+53728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2 io_y_paa", false,-1);
        vcdp->declBit(c+53729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2 io_y_eff", false,-1);
        vcdp->declBit(c+53730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_2 io_y_c", false,-1);
        vcdp->declBus(c+53731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3 io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+53732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3 io_x_u", false,-1);
        vcdp->declBit(c+53733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3 io_x_ae_ptw", false,-1);
        vcdp->declBit(c+53734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3 io_x_ae_final", false,-1);
        vcdp->declBit(c+53735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3 io_x_gf", false,-1);
        vcdp->declBit(c+53736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3 io_x_sw", false,-1);
        vcdp->declBit(c+53737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3 io_x_sx", false,-1);
        vcdp->declBit(c+53738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3 io_x_sr", false,-1);
        vcdp->declBit(c+53739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3 io_x_pw", false,-1);
        vcdp->declBit(c+53740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3 io_x_px", false,-1);
        vcdp->declBit(c+53741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3 io_x_pr", false,-1);
        vcdp->declBit(c+53742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3 io_x_ppp", false,-1);
        vcdp->declBit(c+53743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3 io_x_pal", false,-1);
        vcdp->declBit(c+53744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3 io_x_paa", false,-1);
        vcdp->declBit(c+53745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3 io_x_eff", false,-1);
        vcdp->declBit(c+53746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3 io_x_c", false,-1);
        vcdp->declBus(c+53731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3 io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+53732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3 io_y_u", false,-1);
        vcdp->declBit(c+53733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3 io_y_ae_ptw", false,-1);
        vcdp->declBit(c+53734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3 io_y_ae_final", false,-1);
        vcdp->declBit(c+53735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3 io_y_gf", false,-1);
        vcdp->declBit(c+53736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3 io_y_sw", false,-1);
        vcdp->declBit(c+53737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3 io_y_sx", false,-1);
        vcdp->declBit(c+53738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3 io_y_sr", false,-1);
        vcdp->declBit(c+53739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3 io_y_pw", false,-1);
        vcdp->declBit(c+53740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3 io_y_px", false,-1);
        vcdp->declBit(c+53741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3 io_y_pr", false,-1);
        vcdp->declBit(c+53742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3 io_y_ppp", false,-1);
        vcdp->declBit(c+53743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3 io_y_pal", false,-1);
        vcdp->declBit(c+53744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3 io_y_paa", false,-1);
        vcdp->declBit(c+53745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3 io_y_eff", false,-1);
        vcdp->declBit(c+53746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_3 io_y_c", false,-1);
        vcdp->declBus(c+53747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4 io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+53748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4 io_x_u", false,-1);
        vcdp->declBit(c+53749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4 io_x_ae_ptw", false,-1);
        vcdp->declBit(c+53750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4 io_x_ae_final", false,-1);
        vcdp->declBit(c+53751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4 io_x_gf", false,-1);
        vcdp->declBit(c+53752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4 io_x_sw", false,-1);
        vcdp->declBit(c+53753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4 io_x_sx", false,-1);
        vcdp->declBit(c+53754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4 io_x_sr", false,-1);
        vcdp->declBit(c+53755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4 io_x_pw", false,-1);
        vcdp->declBit(c+53756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4 io_x_px", false,-1);
        vcdp->declBit(c+53757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4 io_x_pr", false,-1);
        vcdp->declBit(c+53758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4 io_x_ppp", false,-1);
        vcdp->declBit(c+53759,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4 io_x_pal", false,-1);
    }
}

void VTestHarness::traceInitThis__787(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+53760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4 io_x_paa", false,-1);
        vcdp->declBit(c+53761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4 io_x_eff", false,-1);
        vcdp->declBit(c+53762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4 io_x_c", false,-1);
        vcdp->declBus(c+53747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4 io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+53748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4 io_y_u", false,-1);
        vcdp->declBit(c+53749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4 io_y_ae_ptw", false,-1);
        vcdp->declBit(c+53750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4 io_y_ae_final", false,-1);
        vcdp->declBit(c+53751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4 io_y_gf", false,-1);
        vcdp->declBit(c+53752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4 io_y_sw", false,-1);
        vcdp->declBit(c+53753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4 io_y_sx", false,-1);
        vcdp->declBit(c+53754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4 io_y_sr", false,-1);
        vcdp->declBit(c+53755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4 io_y_pw", false,-1);
        vcdp->declBit(c+53756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4 io_y_px", false,-1);
        vcdp->declBit(c+53757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4 io_y_pr", false,-1);
        vcdp->declBit(c+53758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4 io_y_ppp", false,-1);
        vcdp->declBit(c+53759,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4 io_y_pal", false,-1);
        vcdp->declBit(c+53760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4 io_y_paa", false,-1);
        vcdp->declBit(c+53761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4 io_y_eff", false,-1);
        vcdp->declBit(c+53762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_4 io_y_c", false,-1);
        vcdp->declBus(c+53683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5 io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+53684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5 io_x_u", false,-1);
        vcdp->declBit(c+53685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5 io_x_ae_ptw", false,-1);
        vcdp->declBit(c+53686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5 io_x_ae_final", false,-1);
        vcdp->declBit(c+53687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5 io_x_gf", false,-1);
        vcdp->declBit(c+53688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5 io_x_sw", false,-1);
        vcdp->declBit(c+53689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5 io_x_sx", false,-1);
        vcdp->declBit(c+53690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5 io_x_sr", false,-1);
        vcdp->declBit(c+53691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5 io_x_pw", false,-1);
        vcdp->declBit(c+53692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5 io_x_px", false,-1);
        vcdp->declBit(c+53693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5 io_x_pr", false,-1);
        vcdp->declBit(c+53694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5 io_x_ppp", false,-1);
        vcdp->declBit(c+53695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5 io_x_pal", false,-1);
        vcdp->declBit(c+53696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5 io_x_paa", false,-1);
        vcdp->declBit(c+53697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5 io_x_eff", false,-1);
        vcdp->declBit(c+53698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5 io_x_c", false,-1);
        vcdp->declBus(c+53683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5 io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+53684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5 io_y_u", false,-1);
        vcdp->declBit(c+53685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5 io_y_ae_ptw", false,-1);
        vcdp->declBit(c+53686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5 io_y_ae_final", false,-1);
        vcdp->declBit(c+53687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5 io_y_gf", false,-1);
        vcdp->declBit(c+53688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5 io_y_sw", false,-1);
        vcdp->declBit(c+53689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5 io_y_sx", false,-1);
        vcdp->declBit(c+53690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5 io_y_sr", false,-1);
        vcdp->declBit(c+53691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5 io_y_pw", false,-1);
        vcdp->declBit(c+53692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5 io_y_px", false,-1);
        vcdp->declBit(c+53693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5 io_y_pr", false,-1);
        vcdp->declBit(c+53694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5 io_y_ppp", false,-1);
        vcdp->declBit(c+53695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5 io_y_pal", false,-1);
        vcdp->declBit(c+53696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5 io_y_paa", false,-1);
        vcdp->declBit(c+53697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5 io_y_eff", false,-1);
        vcdp->declBit(c+53698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbs_0 tlb entries_barrier_5 io_y_c", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbArbOpt clock", false,-1);
        vcdp->declBit(c+25884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbArbOpt io_in_0_ready", false,-1);
        vcdp->declBit(c+53658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbArbOpt io_in_0_valid", false,-1);
        vcdp->declQuad(c+53659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbArbOpt io_in_0_bits_tlb_req_vaddr", false,-1, 39,0);
        vcdp->declBit(c+53661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbArbOpt io_in_0_bits_status_debug", false,-1);
        vcdp->declBit(c+53662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbArbOpt io_in_0_bits_status_mxr", false,-1);
        vcdp->declBit(c+25885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbArbOpt io_in_1_ready", false,-1);
        vcdp->declBit(c+53663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbArbOpt io_in_1_valid", false,-1);
        vcdp->declQuad(c+53664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbArbOpt io_in_1_bits_tlb_req_vaddr", false,-1, 39,0);
        vcdp->declBit(c+53666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbArbOpt io_in_1_bits_status_debug", false,-1);
        vcdp->declBit(c+53667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbArbOpt io_in_1_bits_status_mxr", false,-1);
        vcdp->declBit(c+12062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbArbOpt io_out_valid", false,-1);
        vcdp->declQuad(c+25878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbArbOpt io_out_bits_tlb_req_vaddr", false,-1, 39,0);
        vcdp->declBus(c+25880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbArbOpt io_out_bits_tlb_req_cmd", false,-1, 4,0);
        vcdp->declBit(c+25881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbArbOpt io_out_bits_status_debug", false,-1);
        vcdp->declBit(c+25882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbArbOpt io_out_bits_status_mxr", false,-1);
        vcdp->declBit(c+25886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbArbOpt io_chosen", false,-1);
        vcdp->declBit(c+53829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbArbOpt lastGrant", false,-1);
        vcdp->declBit(c+53830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbArbOpt grantMask_1", false,-1);
        vcdp->declBit(c+26113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbArbOpt validMask_1", false,-1);
        vcdp->declBit(c+26114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb tlbArbOpt ctrl_3", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station reset", false,-1);
        vcdp->declBit(c+12085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_ready", false,-1);
        vcdp->declBit(c+12086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_valid", false,-1);
        vcdp->declBus(c+12087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declBus(c+12088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_bits_cmd_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+12089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_bits_cmd_inst_rs1", false,-1, 4,0);
        vcdp->declBit(c+12090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_bits_cmd_inst_xd", false,-1);
        vcdp->declBit(c+12091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_bits_cmd_inst_xs1", false,-1);
        vcdp->declBit(c+12092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_bits_cmd_inst_xs2", false,-1);
        vcdp->declBus(c+12047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_bits_cmd_inst_rd", false,-1, 4,0);
        vcdp->declBus(c+12093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_bits_cmd_inst_opcode", false,-1, 6,0);
        vcdp->declQuad(c+12048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+12094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+12096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_bits_cmd_status_debug", false,-1);
        vcdp->declBit(c+12097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_bits_cmd_status_cease", false,-1);
        vcdp->declBit(c+12098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_bits_cmd_status_wfi", false,-1);
        vcdp->declBus(c+12099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_bits_cmd_status_isa", false,-1, 31,0);
        vcdp->declBus(c+12100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_bits_cmd_status_dprv", false,-1, 1,0);
        vcdp->declBit(c+12101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_bits_cmd_status_dv", false,-1);
        vcdp->declBus(c+12102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_bits_cmd_status_prv", false,-1, 1,0);
        vcdp->declBit(c+12103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_bits_cmd_status_v", false,-1);
        vcdp->declBit(c+12104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_bits_cmd_status_sd", false,-1);
        vcdp->declBus(c+12105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_bits_cmd_status_zero2", false,-1, 22,0);
        vcdp->declBit(c+12106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_bits_cmd_status_mpv", false,-1);
        vcdp->declBit(c+12107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_bits_cmd_status_gva", false,-1);
        vcdp->declBit(c+12108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_bits_cmd_status_mbe", false,-1);
        vcdp->declBit(c+12109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_bits_cmd_status_sbe", false,-1);
        vcdp->declBus(c+12110,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_bits_cmd_status_sxl", false,-1, 1,0);
    }
}

void VTestHarness::traceInitThis__788(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+12111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_bits_cmd_status_uxl", false,-1, 1,0);
        vcdp->declBit(c+12112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_bits_cmd_status_sd_rv32", false,-1);
        vcdp->declBus(c+12113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_bits_cmd_status_zero1", false,-1, 7,0);
        vcdp->declBit(c+12114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_bits_cmd_status_tsr", false,-1);
        vcdp->declBit(c+12115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_bits_cmd_status_tw", false,-1);
        vcdp->declBit(c+12116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_bits_cmd_status_tvm", false,-1);
        vcdp->declBit(c+12117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_bits_cmd_status_mxr", false,-1);
        vcdp->declBit(c+12118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_bits_cmd_status_sum", false,-1);
        vcdp->declBit(c+12119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_bits_cmd_status_mprv", false,-1);
        vcdp->declBus(c+12120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_bits_cmd_status_xs", false,-1, 1,0);
        vcdp->declBus(c+12121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_bits_cmd_status_fs", false,-1, 1,0);
        vcdp->declBus(c+12122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_bits_cmd_status_mpp", false,-1, 1,0);
        vcdp->declBus(c+12123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_bits_cmd_status_vs", false,-1, 1,0);
        vcdp->declBit(c+12124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_bits_cmd_status_spp", false,-1);
        vcdp->declBit(c+12125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_bits_cmd_status_mpie", false,-1);
        vcdp->declBit(c+12126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_bits_cmd_status_ube", false,-1);
        vcdp->declBit(c+12127,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_bits_cmd_status_spie", false,-1);
        vcdp->declBit(c+12128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_bits_cmd_status_upie", false,-1);
        vcdp->declBit(c+12129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_bits_cmd_status_mie", false,-1);
        vcdp->declBit(c+12130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_bits_cmd_status_hie", false,-1);
        vcdp->declBit(c+12131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_bits_cmd_status_sie", false,-1);
        vcdp->declBit(c+12132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_bits_cmd_status_uie", false,-1);
        vcdp->declBit(c+49557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_bits_rob_id_valid", false,-1);
        vcdp->declBus(c+49558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_bits_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+12133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_bits_from_matmul_fsm", false,-1);
        vcdp->declBit(c+12134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_alloc_bits_from_conv_fsm", false,-1);
        vcdp->declBit(c+12135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_completed_valid", false,-1);
        vcdp->declBus(c+12136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_completed_bits", false,-1, 5,0);
        vcdp->declBit(c+12137,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_ld_valid", false,-1);
        vcdp->declBit(c+12138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_ld_ready", false,-1);
        vcdp->declBus(c+12139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_ld_cmd_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+12140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_ld_cmd_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+12142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_ld_cmd_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+12144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_ld_cmd_cmd_status_debug", false,-1);
        vcdp->declBit(c+12145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_ld_cmd_cmd_status_mxr", false,-1);
        vcdp->declBus(c+12146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_ld_rob_id", false,-1, 5,0);
        vcdp->declBit(c+12147,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_valid", false,-1);
        vcdp->declBit(c+12148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_ready", false,-1);
        vcdp->declBus(c+12149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_cmd_cmd_inst_funct", false,-1, 6,0);
        vcdp->declBus(c+12150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_cmd_cmd_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+12151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_cmd_cmd_inst_rs1", false,-1, 4,0);
        vcdp->declBit(c+12152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_cmd_cmd_inst_xd", false,-1);
        vcdp->declBit(c+12153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_cmd_cmd_inst_xs1", false,-1);
        vcdp->declBit(c+12154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_cmd_cmd_inst_xs2", false,-1);
        vcdp->declBus(c+12155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_cmd_cmd_inst_rd", false,-1, 4,0);
        vcdp->declBus(c+12156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_cmd_cmd_inst_opcode", false,-1, 6,0);
        vcdp->declQuad(c+12157,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_cmd_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+12159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_cmd_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+12161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_cmd_cmd_status_debug", false,-1);
        vcdp->declBit(c+12162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_cmd_cmd_status_cease", false,-1);
        vcdp->declBit(c+12163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_cmd_cmd_status_wfi", false,-1);
        vcdp->declBus(c+12164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_cmd_cmd_status_isa", false,-1, 31,0);
        vcdp->declBus(c+12165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_cmd_cmd_status_dprv", false,-1, 1,0);
        vcdp->declBit(c+12166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_cmd_cmd_status_dv", false,-1);
        vcdp->declBus(c+12167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_cmd_cmd_status_prv", false,-1, 1,0);
        vcdp->declBit(c+12168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_cmd_cmd_status_v", false,-1);
        vcdp->declBit(c+12169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_cmd_cmd_status_sd", false,-1);
        vcdp->declBus(c+12170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_cmd_cmd_status_zero2", false,-1, 22,0);
        vcdp->declBit(c+12171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_cmd_cmd_status_mpv", false,-1);
        vcdp->declBit(c+12172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_cmd_cmd_status_gva", false,-1);
        vcdp->declBit(c+12173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_cmd_cmd_status_mbe", false,-1);
        vcdp->declBit(c+12174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_cmd_cmd_status_sbe", false,-1);
        vcdp->declBus(c+12175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_cmd_cmd_status_sxl", false,-1, 1,0);
        vcdp->declBus(c+12176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_cmd_cmd_status_uxl", false,-1, 1,0);
        vcdp->declBit(c+12177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_cmd_cmd_status_sd_rv32", false,-1);
        vcdp->declBus(c+12178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_cmd_cmd_status_zero1", false,-1, 7,0);
        vcdp->declBit(c+12179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_cmd_cmd_status_tsr", false,-1);
        vcdp->declBit(c+12180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_cmd_cmd_status_tw", false,-1);
        vcdp->declBit(c+12181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_cmd_cmd_status_tvm", false,-1);
        vcdp->declBit(c+12182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_cmd_cmd_status_mxr", false,-1);
        vcdp->declBit(c+12183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_cmd_cmd_status_sum", false,-1);
        vcdp->declBit(c+12184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_cmd_cmd_status_mprv", false,-1);
        vcdp->declBus(c+12185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_cmd_cmd_status_xs", false,-1, 1,0);
        vcdp->declBus(c+12186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_cmd_cmd_status_fs", false,-1, 1,0);
        vcdp->declBus(c+12187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_cmd_cmd_status_mpp", false,-1, 1,0);
        vcdp->declBus(c+12188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_cmd_cmd_status_vs", false,-1, 1,0);
        vcdp->declBit(c+12189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_cmd_cmd_status_spp", false,-1);
        vcdp->declBit(c+12190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_cmd_cmd_status_mpie", false,-1);
        vcdp->declBit(c+12191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_cmd_cmd_status_ube", false,-1);
        vcdp->declBit(c+12192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_cmd_cmd_status_spie", false,-1);
        vcdp->declBit(c+12193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_cmd_cmd_status_upie", false,-1);
        vcdp->declBit(c+12194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_cmd_cmd_status_mie", false,-1);
        vcdp->declBit(c+12195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_cmd_cmd_status_hie", false,-1);
        vcdp->declBit(c+12196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_cmd_cmd_status_sie", false,-1);
        vcdp->declBit(c+12197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_cmd_cmd_status_uie", false,-1);
        vcdp->declBit(c+12198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_cmd_from_matmul_fsm", false,-1);
        vcdp->declBit(c+12199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_cmd_from_conv_fsm", false,-1);
        vcdp->declBus(c+12200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_st_rob_id", false,-1, 5,0);
        vcdp->declBit(c+12201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_ex_valid", false,-1);
        vcdp->declBit(c+49559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_ex_ready", false,-1);
        vcdp->declBus(c+12202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_ex_cmd_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+12203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_ex_cmd_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+12205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_ex_cmd_cmd_rs2", false,-1, 63,0);
        vcdp->declBus(c+12207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_issue_ex_rob_id", false,-1, 5,0);
        vcdp->declBus(c+12208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_conv_ld_completed", false,-1, 1,0);
        vcdp->declBus(c+12209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_conv_ex_completed", false,-1, 1,0);
        vcdp->declBus(c+12210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_conv_st_completed", false,-1, 1,0);
        vcdp->declBus(c+12211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_matmul_ld_completed", false,-1, 1,0);
        vcdp->declBus(c+12212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_matmul_ex_completed", false,-1, 1,0);
        vcdp->declBus(c+12213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_matmul_st_completed", false,-1, 1,0);
        vcdp->declBit(c+12078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_busy", false,-1);
    }
}

void VTestHarness::traceInitThis__789(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+12077,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_counter_event_signal_41", false,-1);
        vcdp->declBit(c+12078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_counter_event_signal_42", false,-1);
        vcdp->declBus(c+12080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_counter_external_values_1", false,-1, 31,0);
        vcdp->declBus(c+12081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_counter_external_values_2", false,-1, 31,0);
        vcdp->declBus(c+12082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station io_counter_external_values_3", false,-1, 31,0);
        vcdp->declBus(c+124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station plusarg_reader_out", false,-1, 31,0);
        vcdp->declBus(c+53831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station instructions_allocated", false,-1, 31,0);
        vcdp->declBit(c+53832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_0_valid", false,-1);
        vcdp->declBus(c+53833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_0_bits_q", false,-1, 1,0);
        vcdp->declBit(c+53834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_0_bits_opa_valid", false,-1);
        vcdp->declBit(c+53835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_0_bits_opa_bits_start_is_acc_addr", false,-1);
        vcdp->declBit(c+53836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_0_bits_opa_bits_start_accumulate", false,-1);
        vcdp->declBit(c+53837,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_0_bits_opa_bits_start_read_full_acc_row", false,-1);
        vcdp->declBit(c+53838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_0_bits_opa_bits_start_garbage_bit", false,-1);
        vcdp->declBus(c+53839,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_0_bits_opa_bits_start_data", false,-1, 13,0);
        vcdp->declBit(c+53840,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_0_bits_opa_bits_end_is_acc_addr", false,-1);
        vcdp->declBus(c+53841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_0_bits_opa_bits_end_data", false,-1, 13,0);
        vcdp->declBit(c+53842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_0_bits_opa_bits_wraps_around", false,-1);
        vcdp->declBit(c+53843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_0_bits_issued", false,-1);
        vcdp->declBit(c+53844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_0_bits_complete_on_issue", false,-1);
        vcdp->declBus(c+53845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_0_bits_cmd_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+53846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_0_bits_cmd_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+53848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_0_bits_cmd_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+53850,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_0_bits_cmd_cmd_status_debug", false,-1);
        vcdp->declBit(c+53851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_0_bits_cmd_cmd_status_mxr", false,-1);
        vcdp->declBit(c+53852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_0_bits_cmd_from_matmul_fsm", false,-1);
        vcdp->declBit(c+53853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_0_bits_cmd_from_conv_fsm", false,-1);
        vcdp->declBit(c+53854,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_0_bits_deps_ld_0", false,-1);
        vcdp->declBit(c+53855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_0_bits_deps_ld_1", false,-1);
        vcdp->declBit(c+53856,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_0_bits_deps_ld_2", false,-1);
        vcdp->declBit(c+53857,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_0_bits_deps_ld_3", false,-1);
        vcdp->declBit(c+53858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_0_bits_deps_ld_4", false,-1);
        vcdp->declBit(c+53859,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_0_bits_deps_ld_5", false,-1);
        vcdp->declBit(c+53860,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_0_bits_deps_ld_6", false,-1);
        vcdp->declBit(c+53861,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_0_bits_deps_ld_7", false,-1);
        vcdp->declBit(c+53862,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_0_bits_deps_ex_0", false,-1);
        vcdp->declBit(c+53863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_0_bits_deps_ex_1", false,-1);
        vcdp->declBit(c+53864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_0_bits_deps_ex_2", false,-1);
        vcdp->declBit(c+53865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_0_bits_deps_ex_3", false,-1);
        vcdp->declBit(c+53866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_0_bits_deps_ex_4", false,-1);
        vcdp->declBit(c+53867,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_0_bits_deps_ex_5", false,-1);
        vcdp->declBit(c+53868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_0_bits_deps_ex_6", false,-1);
        vcdp->declBit(c+53869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_0_bits_deps_ex_7", false,-1);
        vcdp->declBit(c+53870,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_0_bits_deps_ex_8", false,-1);
        vcdp->declBit(c+53871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_0_bits_deps_ex_9", false,-1);
        vcdp->declBit(c+53872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_0_bits_deps_ex_10", false,-1);
        vcdp->declBit(c+53873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_0_bits_deps_ex_11", false,-1);
        vcdp->declBit(c+53874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_0_bits_deps_ex_12", false,-1);
        vcdp->declBit(c+53875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_0_bits_deps_ex_13", false,-1);
        vcdp->declBit(c+53876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_0_bits_deps_ex_14", false,-1);
        vcdp->declBit(c+53877,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_0_bits_deps_ex_15", false,-1);
        vcdp->declBit(c+53878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_0_bits_deps_st_0", false,-1);
        vcdp->declBit(c+53879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_0_bits_deps_st_1", false,-1);
        vcdp->declBit(c+53880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_0_bits_deps_st_2", false,-1);
        vcdp->declBit(c+53881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_0_bits_deps_st_3", false,-1);
        vcdp->declBus(c+53882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_0_bits_allocated_at", false,-1, 31,0);
        vcdp->declBit(c+53883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_1_valid", false,-1);
        vcdp->declBus(c+53884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_1_bits_q", false,-1, 1,0);
        vcdp->declBit(c+53885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_1_bits_opa_valid", false,-1);
        vcdp->declBit(c+53886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_1_bits_opa_bits_start_is_acc_addr", false,-1);
        vcdp->declBit(c+53887,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_1_bits_opa_bits_start_accumulate", false,-1);
        vcdp->declBit(c+53888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_1_bits_opa_bits_start_read_full_acc_row", false,-1);
        vcdp->declBit(c+53889,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_1_bits_opa_bits_start_garbage_bit", false,-1);
        vcdp->declBus(c+53890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_1_bits_opa_bits_start_data", false,-1, 13,0);
        vcdp->declBit(c+53891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_1_bits_opa_bits_end_is_acc_addr", false,-1);
        vcdp->declBus(c+53892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_1_bits_opa_bits_end_data", false,-1, 13,0);
        vcdp->declBit(c+53893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_1_bits_opa_bits_wraps_around", false,-1);
        vcdp->declBit(c+53894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_1_bits_issued", false,-1);
        vcdp->declBit(c+53895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_1_bits_complete_on_issue", false,-1);
        vcdp->declBus(c+53896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_1_bits_cmd_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+53897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_1_bits_cmd_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+53899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_1_bits_cmd_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+53901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_1_bits_cmd_cmd_status_debug", false,-1);
        vcdp->declBit(c+53902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_1_bits_cmd_cmd_status_mxr", false,-1);
        vcdp->declBit(c+53903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_1_bits_cmd_from_matmul_fsm", false,-1);
        vcdp->declBit(c+53904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_1_bits_cmd_from_conv_fsm", false,-1);
        vcdp->declBit(c+53905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_1_bits_deps_ld_0", false,-1);
        vcdp->declBit(c+53906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_1_bits_deps_ld_1", false,-1);
        vcdp->declBit(c+53907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_1_bits_deps_ld_2", false,-1);
        vcdp->declBit(c+53908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_1_bits_deps_ld_3", false,-1);
        vcdp->declBit(c+53909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_1_bits_deps_ld_4", false,-1);
        vcdp->declBit(c+53910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_1_bits_deps_ld_5", false,-1);
        vcdp->declBit(c+53911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_1_bits_deps_ld_6", false,-1);
        vcdp->declBit(c+53912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_1_bits_deps_ld_7", false,-1);
        vcdp->declBit(c+53913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_1_bits_deps_ex_0", false,-1);
        vcdp->declBit(c+53914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_1_bits_deps_ex_1", false,-1);
        vcdp->declBit(c+53915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_1_bits_deps_ex_2", false,-1);
        vcdp->declBit(c+53916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_1_bits_deps_ex_3", false,-1);
        vcdp->declBit(c+53917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_1_bits_deps_ex_4", false,-1);
        vcdp->declBit(c+53918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_1_bits_deps_ex_5", false,-1);
        vcdp->declBit(c+53919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_1_bits_deps_ex_6", false,-1);
        vcdp->declBit(c+53920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_1_bits_deps_ex_7", false,-1);
        vcdp->declBit(c+53921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_1_bits_deps_ex_8", false,-1);
        vcdp->declBit(c+53922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_1_bits_deps_ex_9", false,-1);
        vcdp->declBit(c+53923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_1_bits_deps_ex_10", false,-1);
        vcdp->declBit(c+53924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_1_bits_deps_ex_11", false,-1);
        vcdp->declBit(c+53925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_1_bits_deps_ex_12", false,-1);
        vcdp->declBit(c+53926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_1_bits_deps_ex_13", false,-1);
        vcdp->declBit(c+53927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_1_bits_deps_ex_14", false,-1);
        vcdp->declBit(c+53928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_1_bits_deps_ex_15", false,-1);
        vcdp->declBit(c+53929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_1_bits_deps_st_0", false,-1);
    }
}

void VTestHarness::traceInitThis__790(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+53930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_1_bits_deps_st_1", false,-1);
        vcdp->declBit(c+53931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_1_bits_deps_st_2", false,-1);
        vcdp->declBit(c+53932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_1_bits_deps_st_3", false,-1);
        vcdp->declBus(c+53933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_1_bits_allocated_at", false,-1, 31,0);
        vcdp->declBit(c+53934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_2_valid", false,-1);
        vcdp->declBus(c+53935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_2_bits_q", false,-1, 1,0);
        vcdp->declBit(c+53936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_2_bits_opa_valid", false,-1);
        vcdp->declBit(c+53937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_2_bits_opa_bits_start_is_acc_addr", false,-1);
        vcdp->declBit(c+53938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_2_bits_opa_bits_start_accumulate", false,-1);
        vcdp->declBit(c+53939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_2_bits_opa_bits_start_read_full_acc_row", false,-1);
        vcdp->declBit(c+53940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_2_bits_opa_bits_start_garbage_bit", false,-1);
        vcdp->declBus(c+53941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_2_bits_opa_bits_start_data", false,-1, 13,0);
        vcdp->declBit(c+53942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_2_bits_opa_bits_end_is_acc_addr", false,-1);
        vcdp->declBus(c+53943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_2_bits_opa_bits_end_data", false,-1, 13,0);
        vcdp->declBit(c+53944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_2_bits_opa_bits_wraps_around", false,-1);
        vcdp->declBit(c+53945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_2_bits_issued", false,-1);
        vcdp->declBit(c+53946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_2_bits_complete_on_issue", false,-1);
        vcdp->declBus(c+53947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_2_bits_cmd_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+53948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_2_bits_cmd_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+53950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_2_bits_cmd_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+53952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_2_bits_cmd_cmd_status_debug", false,-1);
        vcdp->declBit(c+53953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_2_bits_cmd_cmd_status_mxr", false,-1);
        vcdp->declBit(c+53954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_2_bits_cmd_from_matmul_fsm", false,-1);
        vcdp->declBit(c+53955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_2_bits_cmd_from_conv_fsm", false,-1);
        vcdp->declBit(c+53956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_2_bits_deps_ld_0", false,-1);
        vcdp->declBit(c+53957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_2_bits_deps_ld_1", false,-1);
        vcdp->declBit(c+53958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_2_bits_deps_ld_2", false,-1);
        vcdp->declBit(c+53959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_2_bits_deps_ld_3", false,-1);
        vcdp->declBit(c+53960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_2_bits_deps_ld_4", false,-1);
        vcdp->declBit(c+53961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_2_bits_deps_ld_5", false,-1);
        vcdp->declBit(c+53962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_2_bits_deps_ld_6", false,-1);
        vcdp->declBit(c+53963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_2_bits_deps_ld_7", false,-1);
        vcdp->declBit(c+53964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_2_bits_deps_ex_0", false,-1);
        vcdp->declBit(c+53965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_2_bits_deps_ex_1", false,-1);
        vcdp->declBit(c+53966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_2_bits_deps_ex_2", false,-1);
        vcdp->declBit(c+53967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_2_bits_deps_ex_3", false,-1);
        vcdp->declBit(c+53968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_2_bits_deps_ex_4", false,-1);
        vcdp->declBit(c+53969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_2_bits_deps_ex_5", false,-1);
        vcdp->declBit(c+53970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_2_bits_deps_ex_6", false,-1);
        vcdp->declBit(c+53971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_2_bits_deps_ex_7", false,-1);
        vcdp->declBit(c+53972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_2_bits_deps_ex_8", false,-1);
        vcdp->declBit(c+53973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_2_bits_deps_ex_9", false,-1);
        vcdp->declBit(c+53974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_2_bits_deps_ex_10", false,-1);
        vcdp->declBit(c+53975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_2_bits_deps_ex_11", false,-1);
        vcdp->declBit(c+53976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_2_bits_deps_ex_12", false,-1);
        vcdp->declBit(c+53977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_2_bits_deps_ex_13", false,-1);
        vcdp->declBit(c+53978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_2_bits_deps_ex_14", false,-1);
        vcdp->declBit(c+53979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_2_bits_deps_ex_15", false,-1);
        vcdp->declBit(c+53980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_2_bits_deps_st_0", false,-1);
        vcdp->declBit(c+53981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_2_bits_deps_st_1", false,-1);
        vcdp->declBit(c+53982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_2_bits_deps_st_2", false,-1);
        vcdp->declBit(c+53983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_2_bits_deps_st_3", false,-1);
        vcdp->declBus(c+53984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_2_bits_allocated_at", false,-1, 31,0);
        vcdp->declBit(c+53985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_3_valid", false,-1);
        vcdp->declBus(c+53986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_3_bits_q", false,-1, 1,0);
        vcdp->declBit(c+53987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_3_bits_opa_valid", false,-1);
        vcdp->declBit(c+53988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_3_bits_opa_bits_start_is_acc_addr", false,-1);
        vcdp->declBit(c+53989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_3_bits_opa_bits_start_accumulate", false,-1);
        vcdp->declBit(c+53990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_3_bits_opa_bits_start_read_full_acc_row", false,-1);
        vcdp->declBit(c+53991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_3_bits_opa_bits_start_garbage_bit", false,-1);
        vcdp->declBus(c+53992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_3_bits_opa_bits_start_data", false,-1, 13,0);
        vcdp->declBit(c+53993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_3_bits_opa_bits_end_is_acc_addr", false,-1);
        vcdp->declBus(c+53994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_3_bits_opa_bits_end_data", false,-1, 13,0);
        vcdp->declBit(c+53995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_3_bits_opa_bits_wraps_around", false,-1);
        vcdp->declBit(c+53996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_3_bits_issued", false,-1);
        vcdp->declBit(c+53997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_3_bits_complete_on_issue", false,-1);
        vcdp->declBus(c+53998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_3_bits_cmd_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+53999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_3_bits_cmd_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+54001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_3_bits_cmd_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+54003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_3_bits_cmd_cmd_status_debug", false,-1);
        vcdp->declBit(c+54004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_3_bits_cmd_cmd_status_mxr", false,-1);
        vcdp->declBit(c+54005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_3_bits_cmd_from_matmul_fsm", false,-1);
        vcdp->declBit(c+54006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_3_bits_cmd_from_conv_fsm", false,-1);
        vcdp->declBit(c+54007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_3_bits_deps_ld_0", false,-1);
        vcdp->declBit(c+54008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_3_bits_deps_ld_1", false,-1);
        vcdp->declBit(c+54009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_3_bits_deps_ld_2", false,-1);
        vcdp->declBit(c+54010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_3_bits_deps_ld_3", false,-1);
        vcdp->declBit(c+54011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_3_bits_deps_ld_4", false,-1);
        vcdp->declBit(c+54012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_3_bits_deps_ld_5", false,-1);
        vcdp->declBit(c+54013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_3_bits_deps_ld_6", false,-1);
        vcdp->declBit(c+54014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_3_bits_deps_ld_7", false,-1);
        vcdp->declBit(c+54015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_3_bits_deps_ex_0", false,-1);
        vcdp->declBit(c+54016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_3_bits_deps_ex_1", false,-1);
        vcdp->declBit(c+54017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_3_bits_deps_ex_2", false,-1);
        vcdp->declBit(c+54018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_3_bits_deps_ex_3", false,-1);
        vcdp->declBit(c+54019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_3_bits_deps_ex_4", false,-1);
        vcdp->declBit(c+54020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_3_bits_deps_ex_5", false,-1);
        vcdp->declBit(c+54021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_3_bits_deps_ex_6", false,-1);
        vcdp->declBit(c+54022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_3_bits_deps_ex_7", false,-1);
        vcdp->declBit(c+54023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_3_bits_deps_ex_8", false,-1);
        vcdp->declBit(c+54024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_3_bits_deps_ex_9", false,-1);
        vcdp->declBit(c+54025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_3_bits_deps_ex_10", false,-1);
        vcdp->declBit(c+54026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_3_bits_deps_ex_11", false,-1);
        vcdp->declBit(c+54027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_3_bits_deps_ex_12", false,-1);
        vcdp->declBit(c+54028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_3_bits_deps_ex_13", false,-1);
        vcdp->declBit(c+54029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_3_bits_deps_ex_14", false,-1);
        vcdp->declBit(c+54030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_3_bits_deps_ex_15", false,-1);
        vcdp->declBit(c+54031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_3_bits_deps_st_0", false,-1);
        vcdp->declBit(c+54032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_3_bits_deps_st_1", false,-1);
        vcdp->declBit(c+54033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_3_bits_deps_st_2", false,-1);
        vcdp->declBit(c+54034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_3_bits_deps_st_3", false,-1);
    }
}

void VTestHarness::traceInitThis__791(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+54035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_3_bits_allocated_at", false,-1, 31,0);
        vcdp->declBit(c+54036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_4_valid", false,-1);
        vcdp->declBus(c+54037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_4_bits_q", false,-1, 1,0);
        vcdp->declBit(c+54038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_4_bits_opa_valid", false,-1);
        vcdp->declBit(c+54039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_4_bits_opa_bits_start_is_acc_addr", false,-1);
        vcdp->declBit(c+54040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_4_bits_opa_bits_start_accumulate", false,-1);
        vcdp->declBit(c+54041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_4_bits_opa_bits_start_read_full_acc_row", false,-1);
        vcdp->declBit(c+54042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_4_bits_opa_bits_start_garbage_bit", false,-1);
        vcdp->declBus(c+54043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_4_bits_opa_bits_start_data", false,-1, 13,0);
        vcdp->declBit(c+54044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_4_bits_opa_bits_end_is_acc_addr", false,-1);
        vcdp->declBus(c+54045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_4_bits_opa_bits_end_data", false,-1, 13,0);
        vcdp->declBit(c+54046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_4_bits_opa_bits_wraps_around", false,-1);
        vcdp->declBit(c+54047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_4_bits_issued", false,-1);
        vcdp->declBit(c+54048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_4_bits_complete_on_issue", false,-1);
        vcdp->declBus(c+54049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_4_bits_cmd_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+54050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_4_bits_cmd_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+54052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_4_bits_cmd_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+54054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_4_bits_cmd_cmd_status_debug", false,-1);
        vcdp->declBit(c+54055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_4_bits_cmd_cmd_status_mxr", false,-1);
        vcdp->declBit(c+54056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_4_bits_cmd_from_matmul_fsm", false,-1);
        vcdp->declBit(c+54057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_4_bits_cmd_from_conv_fsm", false,-1);
        vcdp->declBit(c+54058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_4_bits_deps_ld_0", false,-1);
        vcdp->declBit(c+54059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_4_bits_deps_ld_1", false,-1);
        vcdp->declBit(c+54060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_4_bits_deps_ld_2", false,-1);
        vcdp->declBit(c+54061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_4_bits_deps_ld_3", false,-1);
        vcdp->declBit(c+54062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_4_bits_deps_ld_4", false,-1);
        vcdp->declBit(c+54063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_4_bits_deps_ld_5", false,-1);
        vcdp->declBit(c+54064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_4_bits_deps_ld_6", false,-1);
        vcdp->declBit(c+54065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_4_bits_deps_ld_7", false,-1);
        vcdp->declBit(c+54066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_4_bits_deps_ex_0", false,-1);
        vcdp->declBit(c+54067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_4_bits_deps_ex_1", false,-1);
        vcdp->declBit(c+54068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_4_bits_deps_ex_2", false,-1);
        vcdp->declBit(c+54069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_4_bits_deps_ex_3", false,-1);
        vcdp->declBit(c+54070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_4_bits_deps_ex_4", false,-1);
        vcdp->declBit(c+54071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_4_bits_deps_ex_5", false,-1);
        vcdp->declBit(c+54072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_4_bits_deps_ex_6", false,-1);
        vcdp->declBit(c+54073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_4_bits_deps_ex_7", false,-1);
        vcdp->declBit(c+54074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_4_bits_deps_ex_8", false,-1);
        vcdp->declBit(c+54075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_4_bits_deps_ex_9", false,-1);
        vcdp->declBit(c+54076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_4_bits_deps_ex_10", false,-1);
        vcdp->declBit(c+54077,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_4_bits_deps_ex_11", false,-1);
        vcdp->declBit(c+54078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_4_bits_deps_ex_12", false,-1);
        vcdp->declBit(c+54079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_4_bits_deps_ex_13", false,-1);
        vcdp->declBit(c+54080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_4_bits_deps_ex_14", false,-1);
        vcdp->declBit(c+54081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_4_bits_deps_ex_15", false,-1);
        vcdp->declBit(c+54082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_4_bits_deps_st_0", false,-1);
        vcdp->declBit(c+54083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_4_bits_deps_st_1", false,-1);
        vcdp->declBit(c+54084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_4_bits_deps_st_2", false,-1);
        vcdp->declBit(c+54085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_4_bits_deps_st_3", false,-1);
        vcdp->declBus(c+54086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_4_bits_allocated_at", false,-1, 31,0);
        vcdp->declBit(c+54087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_5_valid", false,-1);
        vcdp->declBus(c+54088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_5_bits_q", false,-1, 1,0);
        vcdp->declBit(c+54089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_5_bits_opa_valid", false,-1);
        vcdp->declBit(c+54090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_5_bits_opa_bits_start_is_acc_addr", false,-1);
        vcdp->declBit(c+54091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_5_bits_opa_bits_start_accumulate", false,-1);
        vcdp->declBit(c+54092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_5_bits_opa_bits_start_read_full_acc_row", false,-1);
        vcdp->declBit(c+54093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_5_bits_opa_bits_start_garbage_bit", false,-1);
        vcdp->declBus(c+54094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_5_bits_opa_bits_start_data", false,-1, 13,0);
        vcdp->declBit(c+54095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_5_bits_opa_bits_end_is_acc_addr", false,-1);
        vcdp->declBus(c+54096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_5_bits_opa_bits_end_data", false,-1, 13,0);
        vcdp->declBit(c+54097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_5_bits_opa_bits_wraps_around", false,-1);
        vcdp->declBit(c+54098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_5_bits_issued", false,-1);
        vcdp->declBit(c+54099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_5_bits_complete_on_issue", false,-1);
        vcdp->declBus(c+54100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_5_bits_cmd_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+54101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_5_bits_cmd_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+54103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_5_bits_cmd_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+54105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_5_bits_cmd_cmd_status_debug", false,-1);
        vcdp->declBit(c+54106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_5_bits_cmd_cmd_status_mxr", false,-1);
        vcdp->declBit(c+54107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_5_bits_cmd_from_matmul_fsm", false,-1);
        vcdp->declBit(c+54108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_5_bits_cmd_from_conv_fsm", false,-1);
        vcdp->declBit(c+54109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_5_bits_deps_ld_0", false,-1);
        vcdp->declBit(c+54110,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_5_bits_deps_ld_1", false,-1);
        vcdp->declBit(c+54111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_5_bits_deps_ld_2", false,-1);
        vcdp->declBit(c+54112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_5_bits_deps_ld_3", false,-1);
        vcdp->declBit(c+54113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_5_bits_deps_ld_4", false,-1);
        vcdp->declBit(c+54114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_5_bits_deps_ld_5", false,-1);
        vcdp->declBit(c+54115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_5_bits_deps_ld_6", false,-1);
        vcdp->declBit(c+54116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_5_bits_deps_ld_7", false,-1);
        vcdp->declBit(c+54117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_5_bits_deps_ex_0", false,-1);
        vcdp->declBit(c+54118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_5_bits_deps_ex_1", false,-1);
        vcdp->declBit(c+54119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_5_bits_deps_ex_2", false,-1);
        vcdp->declBit(c+54120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_5_bits_deps_ex_3", false,-1);
        vcdp->declBit(c+54121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_5_bits_deps_ex_4", false,-1);
        vcdp->declBit(c+54122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_5_bits_deps_ex_5", false,-1);
        vcdp->declBit(c+54123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_5_bits_deps_ex_6", false,-1);
        vcdp->declBit(c+54124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_5_bits_deps_ex_7", false,-1);
        vcdp->declBit(c+54125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_5_bits_deps_ex_8", false,-1);
        vcdp->declBit(c+54126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_5_bits_deps_ex_9", false,-1);
        vcdp->declBit(c+54127,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_5_bits_deps_ex_10", false,-1);
        vcdp->declBit(c+54128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_5_bits_deps_ex_11", false,-1);
        vcdp->declBit(c+54129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_5_bits_deps_ex_12", false,-1);
        vcdp->declBit(c+54130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_5_bits_deps_ex_13", false,-1);
        vcdp->declBit(c+54131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_5_bits_deps_ex_14", false,-1);
        vcdp->declBit(c+54132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_5_bits_deps_ex_15", false,-1);
        vcdp->declBit(c+54133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_5_bits_deps_st_0", false,-1);
        vcdp->declBit(c+54134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_5_bits_deps_st_1", false,-1);
        vcdp->declBit(c+54135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_5_bits_deps_st_2", false,-1);
        vcdp->declBit(c+54136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_5_bits_deps_st_3", false,-1);
        vcdp->declBus(c+54137,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_5_bits_allocated_at", false,-1, 31,0);
        vcdp->declBit(c+54138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_6_valid", false,-1);
        vcdp->declBus(c+54139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_6_bits_q", false,-1, 1,0);
    }
}

void VTestHarness::traceInitThis__792(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+54140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_6_bits_opa_valid", false,-1);
        vcdp->declBit(c+54141,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_6_bits_opa_bits_start_is_acc_addr", false,-1);
        vcdp->declBit(c+54142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_6_bits_opa_bits_start_accumulate", false,-1);
        vcdp->declBit(c+54143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_6_bits_opa_bits_start_read_full_acc_row", false,-1);
        vcdp->declBit(c+54144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_6_bits_opa_bits_start_garbage_bit", false,-1);
        vcdp->declBus(c+54145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_6_bits_opa_bits_start_data", false,-1, 13,0);
        vcdp->declBit(c+54146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_6_bits_opa_bits_end_is_acc_addr", false,-1);
        vcdp->declBus(c+54147,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_6_bits_opa_bits_end_data", false,-1, 13,0);
        vcdp->declBit(c+54148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_6_bits_opa_bits_wraps_around", false,-1);
        vcdp->declBit(c+54149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_6_bits_issued", false,-1);
        vcdp->declBit(c+54150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_6_bits_complete_on_issue", false,-1);
        vcdp->declBus(c+54151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_6_bits_cmd_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+54152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_6_bits_cmd_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+54154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_6_bits_cmd_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+54156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_6_bits_cmd_cmd_status_debug", false,-1);
        vcdp->declBit(c+54157,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_6_bits_cmd_cmd_status_mxr", false,-1);
        vcdp->declBit(c+54158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_6_bits_cmd_from_matmul_fsm", false,-1);
        vcdp->declBit(c+54159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_6_bits_cmd_from_conv_fsm", false,-1);
        vcdp->declBit(c+54160,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_6_bits_deps_ld_0", false,-1);
        vcdp->declBit(c+54161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_6_bits_deps_ld_1", false,-1);
        vcdp->declBit(c+54162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_6_bits_deps_ld_2", false,-1);
        vcdp->declBit(c+54163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_6_bits_deps_ld_3", false,-1);
        vcdp->declBit(c+54164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_6_bits_deps_ld_4", false,-1);
        vcdp->declBit(c+54165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_6_bits_deps_ld_5", false,-1);
        vcdp->declBit(c+54166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_6_bits_deps_ld_6", false,-1);
        vcdp->declBit(c+54167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_6_bits_deps_ld_7", false,-1);
        vcdp->declBit(c+54168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_6_bits_deps_ex_0", false,-1);
        vcdp->declBit(c+54169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_6_bits_deps_ex_1", false,-1);
        vcdp->declBit(c+54170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_6_bits_deps_ex_2", false,-1);
        vcdp->declBit(c+54171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_6_bits_deps_ex_3", false,-1);
        vcdp->declBit(c+54172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_6_bits_deps_ex_4", false,-1);
        vcdp->declBit(c+54173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_6_bits_deps_ex_5", false,-1);
        vcdp->declBit(c+54174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_6_bits_deps_ex_6", false,-1);
        vcdp->declBit(c+54175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_6_bits_deps_ex_7", false,-1);
        vcdp->declBit(c+54176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_6_bits_deps_ex_8", false,-1);
        vcdp->declBit(c+54177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_6_bits_deps_ex_9", false,-1);
        vcdp->declBit(c+54178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_6_bits_deps_ex_10", false,-1);
        vcdp->declBit(c+54179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_6_bits_deps_ex_11", false,-1);
        vcdp->declBit(c+54180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_6_bits_deps_ex_12", false,-1);
        vcdp->declBit(c+54181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_6_bits_deps_ex_13", false,-1);
        vcdp->declBit(c+54182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_6_bits_deps_ex_14", false,-1);
        vcdp->declBit(c+54183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_6_bits_deps_ex_15", false,-1);
        vcdp->declBit(c+54184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_6_bits_deps_st_0", false,-1);
        vcdp->declBit(c+54185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_6_bits_deps_st_1", false,-1);
        vcdp->declBit(c+54186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_6_bits_deps_st_2", false,-1);
        vcdp->declBit(c+54187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_6_bits_deps_st_3", false,-1);
        vcdp->declBus(c+54188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_6_bits_allocated_at", false,-1, 31,0);
        vcdp->declBit(c+54189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_7_valid", false,-1);
        vcdp->declBus(c+54190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_7_bits_q", false,-1, 1,0);
        vcdp->declBit(c+54191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_7_bits_opa_valid", false,-1);
        vcdp->declBit(c+54192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_7_bits_opa_bits_start_is_acc_addr", false,-1);
        vcdp->declBit(c+54193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_7_bits_opa_bits_start_accumulate", false,-1);
        vcdp->declBit(c+54194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_7_bits_opa_bits_start_read_full_acc_row", false,-1);
        vcdp->declBit(c+54195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_7_bits_opa_bits_start_garbage_bit", false,-1);
        vcdp->declBus(c+54196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_7_bits_opa_bits_start_data", false,-1, 13,0);
        vcdp->declBit(c+54197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_7_bits_opa_bits_end_is_acc_addr", false,-1);
        vcdp->declBus(c+54198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_7_bits_opa_bits_end_data", false,-1, 13,0);
        vcdp->declBit(c+54199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_7_bits_opa_bits_wraps_around", false,-1);
        vcdp->declBit(c+54200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_7_bits_issued", false,-1);
        vcdp->declBit(c+54201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_7_bits_complete_on_issue", false,-1);
        vcdp->declBus(c+54202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_7_bits_cmd_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+54203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_7_bits_cmd_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+54205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_7_bits_cmd_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+54207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_7_bits_cmd_cmd_status_debug", false,-1);
        vcdp->declBit(c+54208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_7_bits_cmd_cmd_status_mxr", false,-1);
        vcdp->declBit(c+54209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_7_bits_cmd_from_matmul_fsm", false,-1);
        vcdp->declBit(c+54210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_7_bits_cmd_from_conv_fsm", false,-1);
        vcdp->declBit(c+54211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_7_bits_deps_ld_0", false,-1);
        vcdp->declBit(c+54212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_7_bits_deps_ld_1", false,-1);
        vcdp->declBit(c+54213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_7_bits_deps_ld_2", false,-1);
        vcdp->declBit(c+54214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_7_bits_deps_ld_3", false,-1);
        vcdp->declBit(c+54215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_7_bits_deps_ld_4", false,-1);
        vcdp->declBit(c+54216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_7_bits_deps_ld_5", false,-1);
        vcdp->declBit(c+54217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_7_bits_deps_ld_6", false,-1);
        vcdp->declBit(c+54218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_7_bits_deps_ld_7", false,-1);
        vcdp->declBit(c+54219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_7_bits_deps_ex_0", false,-1);
        vcdp->declBit(c+54220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_7_bits_deps_ex_1", false,-1);
        vcdp->declBit(c+54221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_7_bits_deps_ex_2", false,-1);
        vcdp->declBit(c+54222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_7_bits_deps_ex_3", false,-1);
        vcdp->declBit(c+54223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_7_bits_deps_ex_4", false,-1);
        vcdp->declBit(c+54224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_7_bits_deps_ex_5", false,-1);
        vcdp->declBit(c+54225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_7_bits_deps_ex_6", false,-1);
        vcdp->declBit(c+54226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_7_bits_deps_ex_7", false,-1);
        vcdp->declBit(c+54227,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_7_bits_deps_ex_8", false,-1);
        vcdp->declBit(c+54228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_7_bits_deps_ex_9", false,-1);
        vcdp->declBit(c+54229,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_7_bits_deps_ex_10", false,-1);
        vcdp->declBit(c+54230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_7_bits_deps_ex_11", false,-1);
        vcdp->declBit(c+54231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_7_bits_deps_ex_12", false,-1);
        vcdp->declBit(c+54232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_7_bits_deps_ex_13", false,-1);
        vcdp->declBit(c+54233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_7_bits_deps_ex_14", false,-1);
        vcdp->declBit(c+54234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_7_bits_deps_ex_15", false,-1);
        vcdp->declBit(c+54235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_7_bits_deps_st_0", false,-1);
        vcdp->declBit(c+54236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_7_bits_deps_st_1", false,-1);
        vcdp->declBit(c+54237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_7_bits_deps_st_2", false,-1);
        vcdp->declBit(c+54238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_7_bits_deps_st_3", false,-1);
        vcdp->declBus(c+54239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ld_7_bits_allocated_at", false,-1, 31,0);
        vcdp->declBit(c+54240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_valid", false,-1);
        vcdp->declBus(c+54241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_q", false,-1, 1,0);
        vcdp->declBit(c+54242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_opa_valid", false,-1);
        vcdp->declBit(c+54243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_opa_bits_start_is_acc_addr", false,-1);
        vcdp->declBit(c+54244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_opa_bits_start_accumulate", false,-1);
    }
}

void VTestHarness::traceInitThis__793(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+54245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_opa_bits_start_read_full_acc_row", false,-1);
        vcdp->declBit(c+54246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_opa_bits_start_garbage_bit", false,-1);
        vcdp->declBus(c+54247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_opa_bits_start_data", false,-1, 13,0);
        vcdp->declBit(c+54248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_opa_bits_end_is_acc_addr", false,-1);
        vcdp->declBus(c+54249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_opa_bits_end_data", false,-1, 13,0);
        vcdp->declBit(c+54250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_opa_bits_wraps_around", false,-1);
        vcdp->declBit(c+54251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_opa_is_dst", false,-1);
        vcdp->declBit(c+54252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_opb_valid", false,-1);
        vcdp->declBit(c+54253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_opb_bits_start_is_acc_addr", false,-1);
        vcdp->declBit(c+54254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_opb_bits_start_accumulate", false,-1);
        vcdp->declBit(c+54255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_opb_bits_start_read_full_acc_row", false,-1);
        vcdp->declBit(c+54256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_opb_bits_start_garbage_bit", false,-1);
        vcdp->declBus(c+54257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_opb_bits_start_data", false,-1, 13,0);
        vcdp->declBit(c+54258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_opb_bits_end_is_acc_addr", false,-1);
        vcdp->declBus(c+54259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_opb_bits_end_data", false,-1, 13,0);
        vcdp->declBit(c+54260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_opb_bits_wraps_around", false,-1);
        vcdp->declBit(c+54261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_issued", false,-1);
        vcdp->declBit(c+54262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_complete_on_issue", false,-1);
        vcdp->declBus(c+54263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_cmd_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+54264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_cmd_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+54266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_cmd_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+54268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_cmd_from_matmul_fsm", false,-1);
        vcdp->declBit(c+54269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_cmd_from_conv_fsm", false,-1);
        vcdp->declBit(c+54270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_deps_ld_0", false,-1);
        vcdp->declBit(c+54271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_deps_ld_1", false,-1);
        vcdp->declBit(c+54272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_deps_ld_2", false,-1);
        vcdp->declBit(c+54273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_deps_ld_3", false,-1);
        vcdp->declBit(c+54274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_deps_ld_4", false,-1);
        vcdp->declBit(c+54275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_deps_ld_5", false,-1);
        vcdp->declBit(c+54276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_deps_ld_6", false,-1);
        vcdp->declBit(c+54277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_deps_ld_7", false,-1);
        vcdp->declBit(c+54278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_deps_ex_0", false,-1);
        vcdp->declBit(c+54279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_deps_ex_1", false,-1);
        vcdp->declBit(c+54280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_deps_ex_2", false,-1);
        vcdp->declBit(c+54281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_deps_ex_3", false,-1);
        vcdp->declBit(c+54282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_deps_ex_4", false,-1);
        vcdp->declBit(c+54283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_deps_ex_5", false,-1);
        vcdp->declBit(c+54284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_deps_ex_6", false,-1);
        vcdp->declBit(c+54285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_deps_ex_7", false,-1);
        vcdp->declBit(c+54286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_deps_ex_8", false,-1);
        vcdp->declBit(c+54287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_deps_ex_9", false,-1);
        vcdp->declBit(c+54288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_deps_ex_10", false,-1);
        vcdp->declBit(c+54289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_deps_ex_11", false,-1);
        vcdp->declBit(c+54290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_deps_ex_12", false,-1);
        vcdp->declBit(c+54291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_deps_ex_13", false,-1);
        vcdp->declBit(c+54292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_deps_ex_14", false,-1);
        vcdp->declBit(c+54293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_deps_ex_15", false,-1);
        vcdp->declBit(c+54294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_deps_st_0", false,-1);
        vcdp->declBit(c+54295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_deps_st_1", false,-1);
        vcdp->declBit(c+54296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_deps_st_2", false,-1);
        vcdp->declBit(c+54297,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_deps_st_3", false,-1);
        vcdp->declBus(c+54298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_0_bits_allocated_at", false,-1, 31,0);
        vcdp->declBit(c+54299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_valid", false,-1);
        vcdp->declBus(c+54300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_q", false,-1, 1,0);
        vcdp->declBit(c+54301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_opa_valid", false,-1);
        vcdp->declBit(c+54302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_opa_bits_start_is_acc_addr", false,-1);
        vcdp->declBit(c+54303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_opa_bits_start_accumulate", false,-1);
        vcdp->declBit(c+54304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_opa_bits_start_read_full_acc_row", false,-1);
        vcdp->declBit(c+54305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_opa_bits_start_garbage_bit", false,-1);
        vcdp->declBus(c+54306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_opa_bits_start_data", false,-1, 13,0);
        vcdp->declBit(c+54307,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_opa_bits_end_is_acc_addr", false,-1);
        vcdp->declBus(c+54308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_opa_bits_end_data", false,-1, 13,0);
        vcdp->declBit(c+54309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_opa_bits_wraps_around", false,-1);
        vcdp->declBit(c+54310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_opa_is_dst", false,-1);
        vcdp->declBit(c+54311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_opb_valid", false,-1);
        vcdp->declBit(c+54312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_opb_bits_start_is_acc_addr", false,-1);
        vcdp->declBit(c+54313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_opb_bits_start_accumulate", false,-1);
        vcdp->declBit(c+54314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_opb_bits_start_read_full_acc_row", false,-1);
        vcdp->declBit(c+54315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_opb_bits_start_garbage_bit", false,-1);
        vcdp->declBus(c+54316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_opb_bits_start_data", false,-1, 13,0);
        vcdp->declBit(c+54317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_opb_bits_end_is_acc_addr", false,-1);
        vcdp->declBus(c+54318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_opb_bits_end_data", false,-1, 13,0);
        vcdp->declBit(c+54319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_opb_bits_wraps_around", false,-1);
        vcdp->declBit(c+54320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_issued", false,-1);
        vcdp->declBit(c+54321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_complete_on_issue", false,-1);
        vcdp->declBus(c+54322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_cmd_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+54323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_cmd_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+54325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_cmd_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+54327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_cmd_from_matmul_fsm", false,-1);
        vcdp->declBit(c+54328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_cmd_from_conv_fsm", false,-1);
        vcdp->declBit(c+54329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_deps_ld_0", false,-1);
        vcdp->declBit(c+54330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_deps_ld_1", false,-1);
        vcdp->declBit(c+54331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_deps_ld_2", false,-1);
        vcdp->declBit(c+54332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_deps_ld_3", false,-1);
        vcdp->declBit(c+54333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_deps_ld_4", false,-1);
        vcdp->declBit(c+54334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_deps_ld_5", false,-1);
        vcdp->declBit(c+54335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_deps_ld_6", false,-1);
        vcdp->declBit(c+54336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_deps_ld_7", false,-1);
        vcdp->declBit(c+54337,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_deps_ex_0", false,-1);
        vcdp->declBit(c+54338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_deps_ex_1", false,-1);
        vcdp->declBit(c+54339,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_deps_ex_2", false,-1);
        vcdp->declBit(c+54340,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_deps_ex_3", false,-1);
        vcdp->declBit(c+54341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_deps_ex_4", false,-1);
        vcdp->declBit(c+54342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_deps_ex_5", false,-1);
        vcdp->declBit(c+54343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_deps_ex_6", false,-1);
        vcdp->declBit(c+54344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_deps_ex_7", false,-1);
        vcdp->declBit(c+54345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_deps_ex_8", false,-1);
        vcdp->declBit(c+54346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_deps_ex_9", false,-1);
        vcdp->declBit(c+54347,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_deps_ex_10", false,-1);
        vcdp->declBit(c+54348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_deps_ex_11", false,-1);
        vcdp->declBit(c+54349,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_deps_ex_12", false,-1);
    }
}

void VTestHarness::traceInitThis__794(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+54350,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_deps_ex_13", false,-1);
        vcdp->declBit(c+54351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_deps_ex_14", false,-1);
        vcdp->declBit(c+54352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_deps_ex_15", false,-1);
        vcdp->declBit(c+54353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_deps_st_0", false,-1);
        vcdp->declBit(c+54354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_deps_st_1", false,-1);
        vcdp->declBit(c+54355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_deps_st_2", false,-1);
        vcdp->declBit(c+54356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_deps_st_3", false,-1);
        vcdp->declBus(c+54357,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_1_bits_allocated_at", false,-1, 31,0);
        vcdp->declBit(c+54358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_valid", false,-1);
        vcdp->declBus(c+54359,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_q", false,-1, 1,0);
        vcdp->declBit(c+54360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_opa_valid", false,-1);
        vcdp->declBit(c+54361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_opa_bits_start_is_acc_addr", false,-1);
        vcdp->declBit(c+54362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_opa_bits_start_accumulate", false,-1);
        vcdp->declBit(c+54363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_opa_bits_start_read_full_acc_row", false,-1);
        vcdp->declBit(c+54364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_opa_bits_start_garbage_bit", false,-1);
        vcdp->declBus(c+54365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_opa_bits_start_data", false,-1, 13,0);
        vcdp->declBit(c+54366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_opa_bits_end_is_acc_addr", false,-1);
        vcdp->declBus(c+54367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_opa_bits_end_data", false,-1, 13,0);
        vcdp->declBit(c+54368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_opa_bits_wraps_around", false,-1);
        vcdp->declBit(c+54369,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_opa_is_dst", false,-1);
        vcdp->declBit(c+54370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_opb_valid", false,-1);
        vcdp->declBit(c+54371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_opb_bits_start_is_acc_addr", false,-1);
        vcdp->declBit(c+54372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_opb_bits_start_accumulate", false,-1);
        vcdp->declBit(c+54373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_opb_bits_start_read_full_acc_row", false,-1);
        vcdp->declBit(c+54374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_opb_bits_start_garbage_bit", false,-1);
        vcdp->declBus(c+54375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_opb_bits_start_data", false,-1, 13,0);
        vcdp->declBit(c+54376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_opb_bits_end_is_acc_addr", false,-1);
        vcdp->declBus(c+54377,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_opb_bits_end_data", false,-1, 13,0);
        vcdp->declBit(c+54378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_opb_bits_wraps_around", false,-1);
        vcdp->declBit(c+54379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_issued", false,-1);
        vcdp->declBit(c+54380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_complete_on_issue", false,-1);
        vcdp->declBus(c+54381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_cmd_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+54382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_cmd_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+54384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_cmd_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+54386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_cmd_from_matmul_fsm", false,-1);
        vcdp->declBit(c+54387,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_cmd_from_conv_fsm", false,-1);
        vcdp->declBit(c+54388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_deps_ld_0", false,-1);
        vcdp->declBit(c+54389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_deps_ld_1", false,-1);
        vcdp->declBit(c+54390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_deps_ld_2", false,-1);
        vcdp->declBit(c+54391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_deps_ld_3", false,-1);
        vcdp->declBit(c+54392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_deps_ld_4", false,-1);
        vcdp->declBit(c+54393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_deps_ld_5", false,-1);
        vcdp->declBit(c+54394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_deps_ld_6", false,-1);
        vcdp->declBit(c+54395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_deps_ld_7", false,-1);
        vcdp->declBit(c+54396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_deps_ex_0", false,-1);
        vcdp->declBit(c+54397,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_deps_ex_1", false,-1);
        vcdp->declBit(c+54398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_deps_ex_2", false,-1);
        vcdp->declBit(c+54399,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_deps_ex_3", false,-1);
        vcdp->declBit(c+54400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_deps_ex_4", false,-1);
        vcdp->declBit(c+54401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_deps_ex_5", false,-1);
        vcdp->declBit(c+54402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_deps_ex_6", false,-1);
        vcdp->declBit(c+54403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_deps_ex_7", false,-1);
        vcdp->declBit(c+54404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_deps_ex_8", false,-1);
        vcdp->declBit(c+54405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_deps_ex_9", false,-1);
        vcdp->declBit(c+54406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_deps_ex_10", false,-1);
        vcdp->declBit(c+54407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_deps_ex_11", false,-1);
        vcdp->declBit(c+54408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_deps_ex_12", false,-1);
        vcdp->declBit(c+54409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_deps_ex_13", false,-1);
        vcdp->declBit(c+54410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_deps_ex_14", false,-1);
        vcdp->declBit(c+54411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_deps_ex_15", false,-1);
        vcdp->declBit(c+54412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_deps_st_0", false,-1);
        vcdp->declBit(c+54413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_deps_st_1", false,-1);
        vcdp->declBit(c+54414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_deps_st_2", false,-1);
        vcdp->declBit(c+54415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_deps_st_3", false,-1);
        vcdp->declBus(c+54416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_2_bits_allocated_at", false,-1, 31,0);
        vcdp->declBit(c+54417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_valid", false,-1);
        vcdp->declBus(c+54418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_q", false,-1, 1,0);
        vcdp->declBit(c+54419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_opa_valid", false,-1);
        vcdp->declBit(c+54420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_opa_bits_start_is_acc_addr", false,-1);
        vcdp->declBit(c+54421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_opa_bits_start_accumulate", false,-1);
        vcdp->declBit(c+54422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_opa_bits_start_read_full_acc_row", false,-1);
        vcdp->declBit(c+54423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_opa_bits_start_garbage_bit", false,-1);
        vcdp->declBus(c+54424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_opa_bits_start_data", false,-1, 13,0);
        vcdp->declBit(c+54425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_opa_bits_end_is_acc_addr", false,-1);
        vcdp->declBus(c+54426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_opa_bits_end_data", false,-1, 13,0);
        vcdp->declBit(c+54427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_opa_bits_wraps_around", false,-1);
        vcdp->declBit(c+54428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_opa_is_dst", false,-1);
        vcdp->declBit(c+54429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_opb_valid", false,-1);
        vcdp->declBit(c+54430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_opb_bits_start_is_acc_addr", false,-1);
        vcdp->declBit(c+54431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_opb_bits_start_accumulate", false,-1);
        vcdp->declBit(c+54432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_opb_bits_start_read_full_acc_row", false,-1);
        vcdp->declBit(c+54433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_opb_bits_start_garbage_bit", false,-1);
        vcdp->declBus(c+54434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_opb_bits_start_data", false,-1, 13,0);
        vcdp->declBit(c+54435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_opb_bits_end_is_acc_addr", false,-1);
        vcdp->declBus(c+54436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_opb_bits_end_data", false,-1, 13,0);
        vcdp->declBit(c+54437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_opb_bits_wraps_around", false,-1);
        vcdp->declBit(c+54438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_issued", false,-1);
        vcdp->declBit(c+54439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_complete_on_issue", false,-1);
        vcdp->declBus(c+54440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_cmd_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+54441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_cmd_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+54443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_cmd_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+54445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_cmd_from_matmul_fsm", false,-1);
        vcdp->declBit(c+54446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_cmd_from_conv_fsm", false,-1);
        vcdp->declBit(c+54447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_deps_ld_0", false,-1);
        vcdp->declBit(c+54448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_deps_ld_1", false,-1);
        vcdp->declBit(c+54449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_deps_ld_2", false,-1);
        vcdp->declBit(c+54450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_deps_ld_3", false,-1);
        vcdp->declBit(c+54451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_deps_ld_4", false,-1);
        vcdp->declBit(c+54452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_deps_ld_5", false,-1);
        vcdp->declBit(c+54453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_deps_ld_6", false,-1);
        vcdp->declBit(c+54454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_deps_ld_7", false,-1);
    }
}

void VTestHarness::traceInitThis__795(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+54455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_deps_ex_0", false,-1);
        vcdp->declBit(c+54456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_deps_ex_1", false,-1);
        vcdp->declBit(c+54457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_deps_ex_2", false,-1);
        vcdp->declBit(c+54458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_deps_ex_3", false,-1);
        vcdp->declBit(c+54459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_deps_ex_4", false,-1);
        vcdp->declBit(c+54460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_deps_ex_5", false,-1);
        vcdp->declBit(c+54461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_deps_ex_6", false,-1);
        vcdp->declBit(c+54462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_deps_ex_7", false,-1);
        vcdp->declBit(c+54463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_deps_ex_8", false,-1);
        vcdp->declBit(c+54464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_deps_ex_9", false,-1);
        vcdp->declBit(c+54465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_deps_ex_10", false,-1);
        vcdp->declBit(c+54466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_deps_ex_11", false,-1);
        vcdp->declBit(c+54467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_deps_ex_12", false,-1);
        vcdp->declBit(c+54468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_deps_ex_13", false,-1);
        vcdp->declBit(c+54469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_deps_ex_14", false,-1);
        vcdp->declBit(c+54470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_deps_ex_15", false,-1);
        vcdp->declBit(c+54471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_deps_st_0", false,-1);
        vcdp->declBit(c+54472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_deps_st_1", false,-1);
        vcdp->declBit(c+54473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_deps_st_2", false,-1);
        vcdp->declBit(c+54474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_deps_st_3", false,-1);
        vcdp->declBus(c+54475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_3_bits_allocated_at", false,-1, 31,0);
        vcdp->declBit(c+54476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_valid", false,-1);
        vcdp->declBus(c+54477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_q", false,-1, 1,0);
        vcdp->declBit(c+54478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_opa_valid", false,-1);
        vcdp->declBit(c+54479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_opa_bits_start_is_acc_addr", false,-1);
        vcdp->declBit(c+54480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_opa_bits_start_accumulate", false,-1);
        vcdp->declBit(c+54481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_opa_bits_start_read_full_acc_row", false,-1);
        vcdp->declBit(c+54482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_opa_bits_start_garbage_bit", false,-1);
        vcdp->declBus(c+54483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_opa_bits_start_data", false,-1, 13,0);
        vcdp->declBit(c+54484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_opa_bits_end_is_acc_addr", false,-1);
        vcdp->declBus(c+54485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_opa_bits_end_data", false,-1, 13,0);
        vcdp->declBit(c+54486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_opa_bits_wraps_around", false,-1);
        vcdp->declBit(c+54487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_opa_is_dst", false,-1);
        vcdp->declBit(c+54488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_opb_valid", false,-1);
        vcdp->declBit(c+54489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_opb_bits_start_is_acc_addr", false,-1);
        vcdp->declBit(c+54490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_opb_bits_start_accumulate", false,-1);
        vcdp->declBit(c+54491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_opb_bits_start_read_full_acc_row", false,-1);
        vcdp->declBit(c+54492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_opb_bits_start_garbage_bit", false,-1);
        vcdp->declBus(c+54493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_opb_bits_start_data", false,-1, 13,0);
        vcdp->declBit(c+54494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_opb_bits_end_is_acc_addr", false,-1);
        vcdp->declBus(c+54495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_opb_bits_end_data", false,-1, 13,0);
        vcdp->declBit(c+54496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_opb_bits_wraps_around", false,-1);
        vcdp->declBit(c+54497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_issued", false,-1);
        vcdp->declBit(c+54498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_complete_on_issue", false,-1);
        vcdp->declBus(c+54499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_cmd_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+54500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_cmd_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+54502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_cmd_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+54504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_cmd_from_matmul_fsm", false,-1);
        vcdp->declBit(c+54505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_cmd_from_conv_fsm", false,-1);
        vcdp->declBit(c+54506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_deps_ld_0", false,-1);
        vcdp->declBit(c+54507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_deps_ld_1", false,-1);
        vcdp->declBit(c+54508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_deps_ld_2", false,-1);
        vcdp->declBit(c+54509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_deps_ld_3", false,-1);
        vcdp->declBit(c+54510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_deps_ld_4", false,-1);
        vcdp->declBit(c+54511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_deps_ld_5", false,-1);
        vcdp->declBit(c+54512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_deps_ld_6", false,-1);
        vcdp->declBit(c+54513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_deps_ld_7", false,-1);
        vcdp->declBit(c+54514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_deps_ex_0", false,-1);
        vcdp->declBit(c+54515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_deps_ex_1", false,-1);
        vcdp->declBit(c+54516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_deps_ex_2", false,-1);
        vcdp->declBit(c+54517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_deps_ex_3", false,-1);
        vcdp->declBit(c+54518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_deps_ex_4", false,-1);
        vcdp->declBit(c+54519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_deps_ex_5", false,-1);
        vcdp->declBit(c+54520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_deps_ex_6", false,-1);
        vcdp->declBit(c+54521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_deps_ex_7", false,-1);
        vcdp->declBit(c+54522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_deps_ex_8", false,-1);
        vcdp->declBit(c+54523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_deps_ex_9", false,-1);
        vcdp->declBit(c+54524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_deps_ex_10", false,-1);
        vcdp->declBit(c+54525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_deps_ex_11", false,-1);
        vcdp->declBit(c+54526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_deps_ex_12", false,-1);
        vcdp->declBit(c+54527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_deps_ex_13", false,-1);
        vcdp->declBit(c+54528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_deps_ex_14", false,-1);
        vcdp->declBit(c+54529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_deps_ex_15", false,-1);
        vcdp->declBit(c+54530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_deps_st_0", false,-1);
        vcdp->declBit(c+54531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_deps_st_1", false,-1);
        vcdp->declBit(c+54532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_deps_st_2", false,-1);
        vcdp->declBit(c+54533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_deps_st_3", false,-1);
        vcdp->declBus(c+54534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_4_bits_allocated_at", false,-1, 31,0);
        vcdp->declBit(c+54535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_valid", false,-1);
        vcdp->declBus(c+54536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_q", false,-1, 1,0);
        vcdp->declBit(c+54537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_opa_valid", false,-1);
        vcdp->declBit(c+54538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_opa_bits_start_is_acc_addr", false,-1);
        vcdp->declBit(c+54539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_opa_bits_start_accumulate", false,-1);
        vcdp->declBit(c+54540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_opa_bits_start_read_full_acc_row", false,-1);
        vcdp->declBit(c+54541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_opa_bits_start_garbage_bit", false,-1);
        vcdp->declBus(c+54542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_opa_bits_start_data", false,-1, 13,0);
        vcdp->declBit(c+54543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_opa_bits_end_is_acc_addr", false,-1);
        vcdp->declBus(c+54544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_opa_bits_end_data", false,-1, 13,0);
        vcdp->declBit(c+54545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_opa_bits_wraps_around", false,-1);
        vcdp->declBit(c+54546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_opa_is_dst", false,-1);
        vcdp->declBit(c+54547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_opb_valid", false,-1);
        vcdp->declBit(c+54548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_opb_bits_start_is_acc_addr", false,-1);
        vcdp->declBit(c+54549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_opb_bits_start_accumulate", false,-1);
        vcdp->declBit(c+54550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_opb_bits_start_read_full_acc_row", false,-1);
        vcdp->declBit(c+54551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_opb_bits_start_garbage_bit", false,-1);
        vcdp->declBus(c+54552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_opb_bits_start_data", false,-1, 13,0);
        vcdp->declBit(c+54553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_opb_bits_end_is_acc_addr", false,-1);
        vcdp->declBus(c+54554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_opb_bits_end_data", false,-1, 13,0);
        vcdp->declBit(c+54555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_opb_bits_wraps_around", false,-1);
        vcdp->declBit(c+54556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_issued", false,-1);
        vcdp->declBit(c+54557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_complete_on_issue", false,-1);
    }
}

void VTestHarness::traceInitThis__796(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+54558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_cmd_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+54559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_cmd_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+54561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_cmd_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+54563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_cmd_from_matmul_fsm", false,-1);
        vcdp->declBit(c+54564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_cmd_from_conv_fsm", false,-1);
        vcdp->declBit(c+54565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_deps_ld_0", false,-1);
        vcdp->declBit(c+54566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_deps_ld_1", false,-1);
        vcdp->declBit(c+54567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_deps_ld_2", false,-1);
        vcdp->declBit(c+54568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_deps_ld_3", false,-1);
        vcdp->declBit(c+54569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_deps_ld_4", false,-1);
        vcdp->declBit(c+54570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_deps_ld_5", false,-1);
        vcdp->declBit(c+54571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_deps_ld_6", false,-1);
        vcdp->declBit(c+54572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_deps_ld_7", false,-1);
        vcdp->declBit(c+54573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_deps_ex_0", false,-1);
        vcdp->declBit(c+54574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_deps_ex_1", false,-1);
        vcdp->declBit(c+54575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_deps_ex_2", false,-1);
        vcdp->declBit(c+54576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_deps_ex_3", false,-1);
        vcdp->declBit(c+54577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_deps_ex_4", false,-1);
        vcdp->declBit(c+54578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_deps_ex_5", false,-1);
        vcdp->declBit(c+54579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_deps_ex_6", false,-1);
        vcdp->declBit(c+54580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_deps_ex_7", false,-1);
        vcdp->declBit(c+54581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_deps_ex_8", false,-1);
        vcdp->declBit(c+54582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_deps_ex_9", false,-1);
        vcdp->declBit(c+54583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_deps_ex_10", false,-1);
        vcdp->declBit(c+54584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_deps_ex_11", false,-1);
        vcdp->declBit(c+54585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_deps_ex_12", false,-1);
        vcdp->declBit(c+54586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_deps_ex_13", false,-1);
        vcdp->declBit(c+54587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_deps_ex_14", false,-1);
        vcdp->declBit(c+54588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_deps_ex_15", false,-1);
        vcdp->declBit(c+54589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_deps_st_0", false,-1);
        vcdp->declBit(c+54590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_deps_st_1", false,-1);
        vcdp->declBit(c+54591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_deps_st_2", false,-1);
        vcdp->declBit(c+54592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_deps_st_3", false,-1);
        vcdp->declBus(c+54593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_5_bits_allocated_at", false,-1, 31,0);
        vcdp->declBit(c+54594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_valid", false,-1);
        vcdp->declBus(c+54595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_q", false,-1, 1,0);
        vcdp->declBit(c+54596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_opa_valid", false,-1);
        vcdp->declBit(c+54597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_opa_bits_start_is_acc_addr", false,-1);
        vcdp->declBit(c+54598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_opa_bits_start_accumulate", false,-1);
        vcdp->declBit(c+54599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_opa_bits_start_read_full_acc_row", false,-1);
        vcdp->declBit(c+54600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_opa_bits_start_garbage_bit", false,-1);
        vcdp->declBus(c+54601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_opa_bits_start_data", false,-1, 13,0);
        vcdp->declBit(c+54602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_opa_bits_end_is_acc_addr", false,-1);
        vcdp->declBus(c+54603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_opa_bits_end_data", false,-1, 13,0);
        vcdp->declBit(c+54604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_opa_bits_wraps_around", false,-1);
        vcdp->declBit(c+54605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_opa_is_dst", false,-1);
        vcdp->declBit(c+54606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_opb_valid", false,-1);
        vcdp->declBit(c+54607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_opb_bits_start_is_acc_addr", false,-1);
        vcdp->declBit(c+54608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_opb_bits_start_accumulate", false,-1);
        vcdp->declBit(c+54609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_opb_bits_start_read_full_acc_row", false,-1);
        vcdp->declBit(c+54610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_opb_bits_start_garbage_bit", false,-1);
        vcdp->declBus(c+54611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_opb_bits_start_data", false,-1, 13,0);
        vcdp->declBit(c+54612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_opb_bits_end_is_acc_addr", false,-1);
        vcdp->declBus(c+54613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_opb_bits_end_data", false,-1, 13,0);
        vcdp->declBit(c+54614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_opb_bits_wraps_around", false,-1);
        vcdp->declBit(c+54615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_issued", false,-1);
        vcdp->declBit(c+54616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_complete_on_issue", false,-1);
        vcdp->declBus(c+54617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_cmd_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+54618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_cmd_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+54620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_cmd_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+54622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_cmd_from_matmul_fsm", false,-1);
        vcdp->declBit(c+54623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_cmd_from_conv_fsm", false,-1);
        vcdp->declBit(c+54624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_deps_ld_0", false,-1);
        vcdp->declBit(c+54625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_deps_ld_1", false,-1);
        vcdp->declBit(c+54626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_deps_ld_2", false,-1);
        vcdp->declBit(c+54627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_deps_ld_3", false,-1);
        vcdp->declBit(c+54628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_deps_ld_4", false,-1);
        vcdp->declBit(c+54629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_deps_ld_5", false,-1);
        vcdp->declBit(c+54630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_deps_ld_6", false,-1);
        vcdp->declBit(c+54631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_deps_ld_7", false,-1);
        vcdp->declBit(c+54632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_deps_ex_0", false,-1);
        vcdp->declBit(c+54633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_deps_ex_1", false,-1);
        vcdp->declBit(c+54634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_deps_ex_2", false,-1);
        vcdp->declBit(c+54635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_deps_ex_3", false,-1);
        vcdp->declBit(c+54636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_deps_ex_4", false,-1);
        vcdp->declBit(c+54637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_deps_ex_5", false,-1);
        vcdp->declBit(c+54638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_deps_ex_6", false,-1);
        vcdp->declBit(c+54639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_deps_ex_7", false,-1);
        vcdp->declBit(c+54640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_deps_ex_8", false,-1);
        vcdp->declBit(c+54641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_deps_ex_9", false,-1);
        vcdp->declBit(c+54642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_deps_ex_10", false,-1);
        vcdp->declBit(c+54643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_deps_ex_11", false,-1);
        vcdp->declBit(c+54644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_deps_ex_12", false,-1);
        vcdp->declBit(c+54645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_deps_ex_13", false,-1);
        vcdp->declBit(c+54646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_deps_ex_14", false,-1);
        vcdp->declBit(c+54647,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_deps_ex_15", false,-1);
        vcdp->declBit(c+54648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_deps_st_0", false,-1);
        vcdp->declBit(c+54649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_deps_st_1", false,-1);
        vcdp->declBit(c+54650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_deps_st_2", false,-1);
        vcdp->declBit(c+54651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_deps_st_3", false,-1);
        vcdp->declBus(c+54652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_6_bits_allocated_at", false,-1, 31,0);
        vcdp->declBit(c+54653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_valid", false,-1);
        vcdp->declBus(c+54654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_q", false,-1, 1,0);
        vcdp->declBit(c+54655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_opa_valid", false,-1);
        vcdp->declBit(c+54656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_opa_bits_start_is_acc_addr", false,-1);
        vcdp->declBit(c+54657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_opa_bits_start_accumulate", false,-1);
        vcdp->declBit(c+54658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_opa_bits_start_read_full_acc_row", false,-1);
        vcdp->declBit(c+54659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_opa_bits_start_garbage_bit", false,-1);
        vcdp->declBus(c+54660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_opa_bits_start_data", false,-1, 13,0);
        vcdp->declBit(c+54661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_opa_bits_end_is_acc_addr", false,-1);
        vcdp->declBus(c+54662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_opa_bits_end_data", false,-1, 13,0);
    }
}

void VTestHarness::traceInitThis__797(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+54663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_opa_bits_wraps_around", false,-1);
        vcdp->declBit(c+54664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_opa_is_dst", false,-1);
        vcdp->declBit(c+54665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_opb_valid", false,-1);
        vcdp->declBit(c+54666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_opb_bits_start_is_acc_addr", false,-1);
        vcdp->declBit(c+54667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_opb_bits_start_accumulate", false,-1);
        vcdp->declBit(c+54668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_opb_bits_start_read_full_acc_row", false,-1);
        vcdp->declBit(c+54669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_opb_bits_start_garbage_bit", false,-1);
        vcdp->declBus(c+54670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_opb_bits_start_data", false,-1, 13,0);
        vcdp->declBit(c+54671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_opb_bits_end_is_acc_addr", false,-1);
        vcdp->declBus(c+54672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_opb_bits_end_data", false,-1, 13,0);
        vcdp->declBit(c+54673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_opb_bits_wraps_around", false,-1);
        vcdp->declBit(c+54674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_issued", false,-1);
        vcdp->declBit(c+54675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_complete_on_issue", false,-1);
        vcdp->declBus(c+54676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_cmd_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+54677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_cmd_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+54679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_cmd_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+54681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_cmd_from_matmul_fsm", false,-1);
        vcdp->declBit(c+54682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_cmd_from_conv_fsm", false,-1);
        vcdp->declBit(c+54683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_deps_ld_0", false,-1);
        vcdp->declBit(c+54684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_deps_ld_1", false,-1);
        vcdp->declBit(c+54685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_deps_ld_2", false,-1);
        vcdp->declBit(c+54686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_deps_ld_3", false,-1);
        vcdp->declBit(c+54687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_deps_ld_4", false,-1);
        vcdp->declBit(c+54688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_deps_ld_5", false,-1);
        vcdp->declBit(c+54689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_deps_ld_6", false,-1);
        vcdp->declBit(c+54690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_deps_ld_7", false,-1);
        vcdp->declBit(c+54691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_deps_ex_0", false,-1);
        vcdp->declBit(c+54692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_deps_ex_1", false,-1);
        vcdp->declBit(c+54693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_deps_ex_2", false,-1);
        vcdp->declBit(c+54694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_deps_ex_3", false,-1);
        vcdp->declBit(c+54695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_deps_ex_4", false,-1);
        vcdp->declBit(c+54696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_deps_ex_5", false,-1);
        vcdp->declBit(c+54697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_deps_ex_6", false,-1);
        vcdp->declBit(c+54698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_deps_ex_7", false,-1);
        vcdp->declBit(c+54699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_deps_ex_8", false,-1);
        vcdp->declBit(c+54700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_deps_ex_9", false,-1);
        vcdp->declBit(c+54701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_deps_ex_10", false,-1);
        vcdp->declBit(c+54702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_deps_ex_11", false,-1);
        vcdp->declBit(c+54703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_deps_ex_12", false,-1);
        vcdp->declBit(c+54704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_deps_ex_13", false,-1);
        vcdp->declBit(c+54705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_deps_ex_14", false,-1);
        vcdp->declBit(c+54706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_deps_ex_15", false,-1);
        vcdp->declBit(c+54707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_deps_st_0", false,-1);
        vcdp->declBit(c+54708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_deps_st_1", false,-1);
        vcdp->declBit(c+54709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_deps_st_2", false,-1);
        vcdp->declBit(c+54710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_deps_st_3", false,-1);
        vcdp->declBus(c+54711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_7_bits_allocated_at", false,-1, 31,0);
        vcdp->declBit(c+54712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_valid", false,-1);
        vcdp->declBus(c+54713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_q", false,-1, 1,0);
        vcdp->declBit(c+54714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_opa_valid", false,-1);
        vcdp->declBit(c+54715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_opa_bits_start_is_acc_addr", false,-1);
        vcdp->declBit(c+54716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_opa_bits_start_accumulate", false,-1);
        vcdp->declBit(c+54717,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_opa_bits_start_read_full_acc_row", false,-1);
        vcdp->declBit(c+54718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_opa_bits_start_garbage_bit", false,-1);
        vcdp->declBus(c+54719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_opa_bits_start_data", false,-1, 13,0);
        vcdp->declBit(c+54720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_opa_bits_end_is_acc_addr", false,-1);
        vcdp->declBus(c+54721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_opa_bits_end_data", false,-1, 13,0);
        vcdp->declBit(c+54722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_opa_bits_wraps_around", false,-1);
        vcdp->declBit(c+54723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_opa_is_dst", false,-1);
        vcdp->declBit(c+54724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_opb_valid", false,-1);
        vcdp->declBit(c+54725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_opb_bits_start_is_acc_addr", false,-1);
        vcdp->declBit(c+54726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_opb_bits_start_accumulate", false,-1);
        vcdp->declBit(c+54727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_opb_bits_start_read_full_acc_row", false,-1);
        vcdp->declBit(c+54728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_opb_bits_start_garbage_bit", false,-1);
        vcdp->declBus(c+54729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_opb_bits_start_data", false,-1, 13,0);
        vcdp->declBit(c+54730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_opb_bits_end_is_acc_addr", false,-1);
        vcdp->declBus(c+54731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_opb_bits_end_data", false,-1, 13,0);
        vcdp->declBit(c+54732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_opb_bits_wraps_around", false,-1);
        vcdp->declBit(c+54733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_issued", false,-1);
        vcdp->declBit(c+54734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_complete_on_issue", false,-1);
        vcdp->declBus(c+54735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_cmd_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+54736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_cmd_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+54738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_cmd_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+54740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_cmd_from_matmul_fsm", false,-1);
        vcdp->declBit(c+54741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_cmd_from_conv_fsm", false,-1);
        vcdp->declBit(c+54742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_deps_ld_0", false,-1);
        vcdp->declBit(c+54743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_deps_ld_1", false,-1);
        vcdp->declBit(c+54744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_deps_ld_2", false,-1);
        vcdp->declBit(c+54745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_deps_ld_3", false,-1);
        vcdp->declBit(c+54746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_deps_ld_4", false,-1);
        vcdp->declBit(c+54747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_deps_ld_5", false,-1);
        vcdp->declBit(c+54748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_deps_ld_6", false,-1);
        vcdp->declBit(c+54749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_deps_ld_7", false,-1);
        vcdp->declBit(c+54750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_deps_ex_0", false,-1);
        vcdp->declBit(c+54751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_deps_ex_1", false,-1);
        vcdp->declBit(c+54752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_deps_ex_2", false,-1);
        vcdp->declBit(c+54753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_deps_ex_3", false,-1);
        vcdp->declBit(c+54754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_deps_ex_4", false,-1);
        vcdp->declBit(c+54755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_deps_ex_5", false,-1);
        vcdp->declBit(c+54756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_deps_ex_6", false,-1);
        vcdp->declBit(c+54757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_deps_ex_7", false,-1);
        vcdp->declBit(c+54758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_deps_ex_8", false,-1);
        vcdp->declBit(c+54759,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_deps_ex_9", false,-1);
        vcdp->declBit(c+54760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_deps_ex_10", false,-1);
        vcdp->declBit(c+54761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_deps_ex_11", false,-1);
        vcdp->declBit(c+54762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_deps_ex_12", false,-1);
        vcdp->declBit(c+54763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_deps_ex_13", false,-1);
        vcdp->declBit(c+54764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_deps_ex_14", false,-1);
        vcdp->declBit(c+54765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_deps_ex_15", false,-1);
        vcdp->declBit(c+54766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_deps_st_0", false,-1);
        vcdp->declBit(c+54767,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_deps_st_1", false,-1);
    }
}

void VTestHarness::traceInitThis__798(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+54768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_deps_st_2", false,-1);
        vcdp->declBit(c+54769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_deps_st_3", false,-1);
        vcdp->declBus(c+54770,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_8_bits_allocated_at", false,-1, 31,0);
        vcdp->declBit(c+54771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_valid", false,-1);
        vcdp->declBus(c+54772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_q", false,-1, 1,0);
        vcdp->declBit(c+54773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_opa_valid", false,-1);
        vcdp->declBit(c+54774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_opa_bits_start_is_acc_addr", false,-1);
        vcdp->declBit(c+54775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_opa_bits_start_accumulate", false,-1);
        vcdp->declBit(c+54776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_opa_bits_start_read_full_acc_row", false,-1);
        vcdp->declBit(c+54777,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_opa_bits_start_garbage_bit", false,-1);
        vcdp->declBus(c+54778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_opa_bits_start_data", false,-1, 13,0);
        vcdp->declBit(c+54779,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_opa_bits_end_is_acc_addr", false,-1);
        vcdp->declBus(c+54780,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_opa_bits_end_data", false,-1, 13,0);
        vcdp->declBit(c+54781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_opa_bits_wraps_around", false,-1);
        vcdp->declBit(c+54782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_opa_is_dst", false,-1);
        vcdp->declBit(c+54783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_opb_valid", false,-1);
        vcdp->declBit(c+54784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_opb_bits_start_is_acc_addr", false,-1);
        vcdp->declBit(c+54785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_opb_bits_start_accumulate", false,-1);
        vcdp->declBit(c+54786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_opb_bits_start_read_full_acc_row", false,-1);
        vcdp->declBit(c+54787,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_opb_bits_start_garbage_bit", false,-1);
        vcdp->declBus(c+54788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_opb_bits_start_data", false,-1, 13,0);
        vcdp->declBit(c+54789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_opb_bits_end_is_acc_addr", false,-1);
        vcdp->declBus(c+54790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_opb_bits_end_data", false,-1, 13,0);
        vcdp->declBit(c+54791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_opb_bits_wraps_around", false,-1);
        vcdp->declBit(c+54792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_issued", false,-1);
        vcdp->declBit(c+54793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_complete_on_issue", false,-1);
        vcdp->declBus(c+54794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_cmd_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+54795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_cmd_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+54797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_cmd_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+54799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_cmd_from_matmul_fsm", false,-1);
        vcdp->declBit(c+54800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_cmd_from_conv_fsm", false,-1);
        vcdp->declBit(c+54801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_deps_ld_0", false,-1);
        vcdp->declBit(c+54802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_deps_ld_1", false,-1);
        vcdp->declBit(c+54803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_deps_ld_2", false,-1);
        vcdp->declBit(c+54804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_deps_ld_3", false,-1);
        vcdp->declBit(c+54805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_deps_ld_4", false,-1);
        vcdp->declBit(c+54806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_deps_ld_5", false,-1);
        vcdp->declBit(c+54807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_deps_ld_6", false,-1);
        vcdp->declBit(c+54808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_deps_ld_7", false,-1);
        vcdp->declBit(c+54809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_deps_ex_0", false,-1);
        vcdp->declBit(c+54810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_deps_ex_1", false,-1);
        vcdp->declBit(c+54811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_deps_ex_2", false,-1);
        vcdp->declBit(c+54812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_deps_ex_3", false,-1);
        vcdp->declBit(c+54813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_deps_ex_4", false,-1);
        vcdp->declBit(c+54814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_deps_ex_5", false,-1);
        vcdp->declBit(c+54815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_deps_ex_6", false,-1);
        vcdp->declBit(c+54816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_deps_ex_7", false,-1);
        vcdp->declBit(c+54817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_deps_ex_8", false,-1);
        vcdp->declBit(c+54818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_deps_ex_9", false,-1);
        vcdp->declBit(c+54819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_deps_ex_10", false,-1);
        vcdp->declBit(c+54820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_deps_ex_11", false,-1);
        vcdp->declBit(c+54821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_deps_ex_12", false,-1);
        vcdp->declBit(c+54822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_deps_ex_13", false,-1);
        vcdp->declBit(c+54823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_deps_ex_14", false,-1);
        vcdp->declBit(c+54824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_deps_ex_15", false,-1);
        vcdp->declBit(c+54825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_deps_st_0", false,-1);
        vcdp->declBit(c+54826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_deps_st_1", false,-1);
        vcdp->declBit(c+54827,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_deps_st_2", false,-1);
        vcdp->declBit(c+54828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_deps_st_3", false,-1);
        vcdp->declBus(c+54829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_9_bits_allocated_at", false,-1, 31,0);
        vcdp->declBit(c+54830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_valid", false,-1);
        vcdp->declBus(c+54831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_q", false,-1, 1,0);
        vcdp->declBit(c+54832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_opa_valid", false,-1);
        vcdp->declBit(c+54833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_opa_bits_start_is_acc_addr", false,-1);
        vcdp->declBit(c+54834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_opa_bits_start_accumulate", false,-1);
        vcdp->declBit(c+54835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_opa_bits_start_read_full_acc_row", false,-1);
        vcdp->declBit(c+54836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_opa_bits_start_garbage_bit", false,-1);
        vcdp->declBus(c+54837,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_opa_bits_start_data", false,-1, 13,0);
        vcdp->declBit(c+54838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_opa_bits_end_is_acc_addr", false,-1);
        vcdp->declBus(c+54839,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_opa_bits_end_data", false,-1, 13,0);
        vcdp->declBit(c+54840,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_opa_bits_wraps_around", false,-1);
        vcdp->declBit(c+54841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_opa_is_dst", false,-1);
        vcdp->declBit(c+54842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_opb_valid", false,-1);
        vcdp->declBit(c+54843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_opb_bits_start_is_acc_addr", false,-1);
        vcdp->declBit(c+54844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_opb_bits_start_accumulate", false,-1);
        vcdp->declBit(c+54845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_opb_bits_start_read_full_acc_row", false,-1);
        vcdp->declBit(c+54846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_opb_bits_start_garbage_bit", false,-1);
        vcdp->declBus(c+54847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_opb_bits_start_data", false,-1, 13,0);
        vcdp->declBit(c+54848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_opb_bits_end_is_acc_addr", false,-1);
        vcdp->declBus(c+54849,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_opb_bits_end_data", false,-1, 13,0);
        vcdp->declBit(c+54850,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_opb_bits_wraps_around", false,-1);
        vcdp->declBit(c+54851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_issued", false,-1);
        vcdp->declBit(c+54852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_complete_on_issue", false,-1);
        vcdp->declBus(c+54853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_cmd_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+54854,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_cmd_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+54856,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_cmd_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+54858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_cmd_from_matmul_fsm", false,-1);
        vcdp->declBit(c+54859,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_cmd_from_conv_fsm", false,-1);
        vcdp->declBit(c+54860,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_deps_ld_0", false,-1);
        vcdp->declBit(c+54861,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_deps_ld_1", false,-1);
        vcdp->declBit(c+54862,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_deps_ld_2", false,-1);
        vcdp->declBit(c+54863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_deps_ld_3", false,-1);
        vcdp->declBit(c+54864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_deps_ld_4", false,-1);
        vcdp->declBit(c+54865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_deps_ld_5", false,-1);
        vcdp->declBit(c+54866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_deps_ld_6", false,-1);
        vcdp->declBit(c+54867,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_deps_ld_7", false,-1);
        vcdp->declBit(c+54868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_deps_ex_0", false,-1);
        vcdp->declBit(c+54869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_deps_ex_1", false,-1);
        vcdp->declBit(c+54870,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_deps_ex_2", false,-1);
        vcdp->declBit(c+54871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_deps_ex_3", false,-1);
        vcdp->declBit(c+54872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_deps_ex_4", false,-1);
    }
}

void VTestHarness::traceInitThis__799(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+54873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_deps_ex_5", false,-1);
        vcdp->declBit(c+54874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_deps_ex_6", false,-1);
        vcdp->declBit(c+54875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_deps_ex_7", false,-1);
        vcdp->declBit(c+54876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_deps_ex_8", false,-1);
        vcdp->declBit(c+54877,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_deps_ex_9", false,-1);
        vcdp->declBit(c+54878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_deps_ex_10", false,-1);
        vcdp->declBit(c+54879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_deps_ex_11", false,-1);
        vcdp->declBit(c+54880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_deps_ex_12", false,-1);
        vcdp->declBit(c+54881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_deps_ex_13", false,-1);
        vcdp->declBit(c+54882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_deps_ex_14", false,-1);
        vcdp->declBit(c+54883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_deps_ex_15", false,-1);
        vcdp->declBit(c+54884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_deps_st_0", false,-1);
        vcdp->declBit(c+54885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_deps_st_1", false,-1);
        vcdp->declBit(c+54886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_deps_st_2", false,-1);
        vcdp->declBit(c+54887,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_deps_st_3", false,-1);
        vcdp->declBus(c+54888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_10_bits_allocated_at", false,-1, 31,0);
        vcdp->declBit(c+54889,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_valid", false,-1);
        vcdp->declBus(c+54890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_q", false,-1, 1,0);
        vcdp->declBit(c+54891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_opa_valid", false,-1);
        vcdp->declBit(c+54892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_opa_bits_start_is_acc_addr", false,-1);
        vcdp->declBit(c+54893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_opa_bits_start_accumulate", false,-1);
        vcdp->declBit(c+54894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_opa_bits_start_read_full_acc_row", false,-1);
        vcdp->declBit(c+54895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_opa_bits_start_garbage_bit", false,-1);
        vcdp->declBus(c+54896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_opa_bits_start_data", false,-1, 13,0);
        vcdp->declBit(c+54897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_opa_bits_end_is_acc_addr", false,-1);
        vcdp->declBus(c+54898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_opa_bits_end_data", false,-1, 13,0);
        vcdp->declBit(c+54899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_opa_bits_wraps_around", false,-1);
        vcdp->declBit(c+54900,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_opa_is_dst", false,-1);
        vcdp->declBit(c+54901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_opb_valid", false,-1);
        vcdp->declBit(c+54902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_opb_bits_start_is_acc_addr", false,-1);
        vcdp->declBit(c+54903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_opb_bits_start_accumulate", false,-1);
        vcdp->declBit(c+54904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_opb_bits_start_read_full_acc_row", false,-1);
        vcdp->declBit(c+54905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_opb_bits_start_garbage_bit", false,-1);
        vcdp->declBus(c+54906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_opb_bits_start_data", false,-1, 13,0);
        vcdp->declBit(c+54907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_opb_bits_end_is_acc_addr", false,-1);
        vcdp->declBus(c+54908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_opb_bits_end_data", false,-1, 13,0);
        vcdp->declBit(c+54909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_opb_bits_wraps_around", false,-1);
        vcdp->declBit(c+54910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_issued", false,-1);
        vcdp->declBit(c+54911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_complete_on_issue", false,-1);
        vcdp->declBus(c+54912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_cmd_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+54913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_cmd_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+54915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_cmd_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+54917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_cmd_from_matmul_fsm", false,-1);
        vcdp->declBit(c+54918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_cmd_from_conv_fsm", false,-1);
        vcdp->declBit(c+54919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_deps_ld_0", false,-1);
        vcdp->declBit(c+54920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_deps_ld_1", false,-1);
        vcdp->declBit(c+54921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_deps_ld_2", false,-1);
        vcdp->declBit(c+54922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_deps_ld_3", false,-1);
        vcdp->declBit(c+54923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_deps_ld_4", false,-1);
        vcdp->declBit(c+54924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_deps_ld_5", false,-1);
        vcdp->declBit(c+54925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_deps_ld_6", false,-1);
        vcdp->declBit(c+54926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_deps_ld_7", false,-1);
        vcdp->declBit(c+54927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_deps_ex_0", false,-1);
        vcdp->declBit(c+54928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_deps_ex_1", false,-1);
        vcdp->declBit(c+54929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_deps_ex_2", false,-1);
        vcdp->declBit(c+54930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_deps_ex_3", false,-1);
        vcdp->declBit(c+54931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_deps_ex_4", false,-1);
        vcdp->declBit(c+54932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_deps_ex_5", false,-1);
        vcdp->declBit(c+54933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_deps_ex_6", false,-1);
        vcdp->declBit(c+54934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_deps_ex_7", false,-1);
        vcdp->declBit(c+54935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_deps_ex_8", false,-1);
        vcdp->declBit(c+54936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_deps_ex_9", false,-1);
        vcdp->declBit(c+54937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_deps_ex_10", false,-1);
        vcdp->declBit(c+54938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_deps_ex_11", false,-1);
        vcdp->declBit(c+54939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_deps_ex_12", false,-1);
        vcdp->declBit(c+54940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_deps_ex_13", false,-1);
        vcdp->declBit(c+54941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_deps_ex_14", false,-1);
        vcdp->declBit(c+54942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_deps_ex_15", false,-1);
        vcdp->declBit(c+54943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_deps_st_0", false,-1);
        vcdp->declBit(c+54944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_deps_st_1", false,-1);
        vcdp->declBit(c+54945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_deps_st_2", false,-1);
        vcdp->declBit(c+54946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_deps_st_3", false,-1);
        vcdp->declBus(c+54947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_11_bits_allocated_at", false,-1, 31,0);
        vcdp->declBit(c+54948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_valid", false,-1);
        vcdp->declBus(c+54949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_q", false,-1, 1,0);
        vcdp->declBit(c+54950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_opa_valid", false,-1);
        vcdp->declBit(c+54951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_opa_bits_start_is_acc_addr", false,-1);
        vcdp->declBit(c+54952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_opa_bits_start_accumulate", false,-1);
        vcdp->declBit(c+54953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_opa_bits_start_read_full_acc_row", false,-1);
        vcdp->declBit(c+54954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_opa_bits_start_garbage_bit", false,-1);
        vcdp->declBus(c+54955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_opa_bits_start_data", false,-1, 13,0);
        vcdp->declBit(c+54956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_opa_bits_end_is_acc_addr", false,-1);
        vcdp->declBus(c+54957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_opa_bits_end_data", false,-1, 13,0);
        vcdp->declBit(c+54958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_opa_bits_wraps_around", false,-1);
        vcdp->declBit(c+54959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_opa_is_dst", false,-1);
        vcdp->declBit(c+54960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_opb_valid", false,-1);
        vcdp->declBit(c+54961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_opb_bits_start_is_acc_addr", false,-1);
        vcdp->declBit(c+54962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_opb_bits_start_accumulate", false,-1);
        vcdp->declBit(c+54963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_opb_bits_start_read_full_acc_row", false,-1);
        vcdp->declBit(c+54964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_opb_bits_start_garbage_bit", false,-1);
        vcdp->declBus(c+54965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_opb_bits_start_data", false,-1, 13,0);
        vcdp->declBit(c+54966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_opb_bits_end_is_acc_addr", false,-1);
        vcdp->declBus(c+54967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_opb_bits_end_data", false,-1, 13,0);
        vcdp->declBit(c+54968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_opb_bits_wraps_around", false,-1);
        vcdp->declBit(c+54969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_issued", false,-1);
        vcdp->declBit(c+54970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_complete_on_issue", false,-1);
        vcdp->declBus(c+54971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_cmd_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+54972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_cmd_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+54974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_cmd_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+54976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_cmd_from_matmul_fsm", false,-1);
        vcdp->declBit(c+54977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_cmd_from_conv_fsm", false,-1);
    }
}

void VTestHarness::traceInitThis__800(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+54978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_deps_ld_0", false,-1);
        vcdp->declBit(c+54979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_deps_ld_1", false,-1);
        vcdp->declBit(c+54980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_deps_ld_2", false,-1);
        vcdp->declBit(c+54981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_deps_ld_3", false,-1);
        vcdp->declBit(c+54982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_deps_ld_4", false,-1);
        vcdp->declBit(c+54983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_deps_ld_5", false,-1);
        vcdp->declBit(c+54984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_deps_ld_6", false,-1);
        vcdp->declBit(c+54985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_deps_ld_7", false,-1);
        vcdp->declBit(c+54986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_deps_ex_0", false,-1);
        vcdp->declBit(c+54987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_deps_ex_1", false,-1);
        vcdp->declBit(c+54988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_deps_ex_2", false,-1);
        vcdp->declBit(c+54989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_deps_ex_3", false,-1);
        vcdp->declBit(c+54990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_deps_ex_4", false,-1);
        vcdp->declBit(c+54991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_deps_ex_5", false,-1);
        vcdp->declBit(c+54992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_deps_ex_6", false,-1);
        vcdp->declBit(c+54993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_deps_ex_7", false,-1);
        vcdp->declBit(c+54994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_deps_ex_8", false,-1);
        vcdp->declBit(c+54995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_deps_ex_9", false,-1);
        vcdp->declBit(c+54996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_deps_ex_10", false,-1);
        vcdp->declBit(c+54997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_deps_ex_11", false,-1);
        vcdp->declBit(c+54998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_deps_ex_12", false,-1);
        vcdp->declBit(c+54999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_deps_ex_13", false,-1);
        vcdp->declBit(c+55000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_deps_ex_14", false,-1);
        vcdp->declBit(c+55001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_deps_ex_15", false,-1);
        vcdp->declBit(c+55002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_deps_st_0", false,-1);
        vcdp->declBit(c+55003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_deps_st_1", false,-1);
        vcdp->declBit(c+55004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_deps_st_2", false,-1);
        vcdp->declBit(c+55005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_deps_st_3", false,-1);
        vcdp->declBus(c+55006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_12_bits_allocated_at", false,-1, 31,0);
        vcdp->declBit(c+55007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_valid", false,-1);
        vcdp->declBus(c+55008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_q", false,-1, 1,0);
        vcdp->declBit(c+55009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_opa_valid", false,-1);
        vcdp->declBit(c+55010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_opa_bits_start_is_acc_addr", false,-1);
        vcdp->declBit(c+55011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_opa_bits_start_accumulate", false,-1);
        vcdp->declBit(c+55012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_opa_bits_start_read_full_acc_row", false,-1);
        vcdp->declBit(c+55013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_opa_bits_start_garbage_bit", false,-1);
        vcdp->declBus(c+55014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_opa_bits_start_data", false,-1, 13,0);
        vcdp->declBit(c+55015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_opa_bits_end_is_acc_addr", false,-1);
        vcdp->declBus(c+55016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_opa_bits_end_data", false,-1, 13,0);
        vcdp->declBit(c+55017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_opa_bits_wraps_around", false,-1);
        vcdp->declBit(c+55018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_opa_is_dst", false,-1);
        vcdp->declBit(c+55019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_opb_valid", false,-1);
        vcdp->declBit(c+55020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_opb_bits_start_is_acc_addr", false,-1);
        vcdp->declBit(c+55021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_opb_bits_start_accumulate", false,-1);
        vcdp->declBit(c+55022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_opb_bits_start_read_full_acc_row", false,-1);
        vcdp->declBit(c+55023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_opb_bits_start_garbage_bit", false,-1);
        vcdp->declBus(c+55024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_opb_bits_start_data", false,-1, 13,0);
        vcdp->declBit(c+55025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_opb_bits_end_is_acc_addr", false,-1);
        vcdp->declBus(c+55026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_opb_bits_end_data", false,-1, 13,0);
        vcdp->declBit(c+55027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_opb_bits_wraps_around", false,-1);
        vcdp->declBit(c+55028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_issued", false,-1);
        vcdp->declBit(c+55029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_complete_on_issue", false,-1);
        vcdp->declBus(c+55030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_cmd_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+55031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_cmd_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+55033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_cmd_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+55035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_cmd_from_matmul_fsm", false,-1);
        vcdp->declBit(c+55036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_cmd_from_conv_fsm", false,-1);
        vcdp->declBit(c+55037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_deps_ld_0", false,-1);
        vcdp->declBit(c+55038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_deps_ld_1", false,-1);
        vcdp->declBit(c+55039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_deps_ld_2", false,-1);
        vcdp->declBit(c+55040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_deps_ld_3", false,-1);
        vcdp->declBit(c+55041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_deps_ld_4", false,-1);
        vcdp->declBit(c+55042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_deps_ld_5", false,-1);
        vcdp->declBit(c+55043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_deps_ld_6", false,-1);
        vcdp->declBit(c+55044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_deps_ld_7", false,-1);
        vcdp->declBit(c+55045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_deps_ex_0", false,-1);
        vcdp->declBit(c+55046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_deps_ex_1", false,-1);
        vcdp->declBit(c+55047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_deps_ex_2", false,-1);
        vcdp->declBit(c+55048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_deps_ex_3", false,-1);
        vcdp->declBit(c+55049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_deps_ex_4", false,-1);
        vcdp->declBit(c+55050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_deps_ex_5", false,-1);
        vcdp->declBit(c+55051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_deps_ex_6", false,-1);
        vcdp->declBit(c+55052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_deps_ex_7", false,-1);
        vcdp->declBit(c+55053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_deps_ex_8", false,-1);
        vcdp->declBit(c+55054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_deps_ex_9", false,-1);
        vcdp->declBit(c+55055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_deps_ex_10", false,-1);
        vcdp->declBit(c+55056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_deps_ex_11", false,-1);
        vcdp->declBit(c+55057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_deps_ex_12", false,-1);
        vcdp->declBit(c+55058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_deps_ex_13", false,-1);
        vcdp->declBit(c+55059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_deps_ex_14", false,-1);
        vcdp->declBit(c+55060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_deps_ex_15", false,-1);
        vcdp->declBit(c+55061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_deps_st_0", false,-1);
        vcdp->declBit(c+55062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_deps_st_1", false,-1);
        vcdp->declBit(c+55063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_deps_st_2", false,-1);
        vcdp->declBit(c+55064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_deps_st_3", false,-1);
        vcdp->declBus(c+55065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_13_bits_allocated_at", false,-1, 31,0);
        vcdp->declBit(c+55066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_valid", false,-1);
        vcdp->declBus(c+55067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_q", false,-1, 1,0);
        vcdp->declBit(c+55068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_opa_valid", false,-1);
        vcdp->declBit(c+55069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_opa_bits_start_is_acc_addr", false,-1);
        vcdp->declBit(c+55070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_opa_bits_start_accumulate", false,-1);
        vcdp->declBit(c+55071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_opa_bits_start_read_full_acc_row", false,-1);
        vcdp->declBit(c+55072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_opa_bits_start_garbage_bit", false,-1);
        vcdp->declBus(c+55073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_opa_bits_start_data", false,-1, 13,0);
        vcdp->declBit(c+55074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_opa_bits_end_is_acc_addr", false,-1);
        vcdp->declBus(c+55075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_opa_bits_end_data", false,-1, 13,0);
        vcdp->declBit(c+55076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_opa_bits_wraps_around", false,-1);
        vcdp->declBit(c+55077,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_opa_is_dst", false,-1);
        vcdp->declBit(c+55078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_opb_valid", false,-1);
        vcdp->declBit(c+55079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_opb_bits_start_is_acc_addr", false,-1);
        vcdp->declBit(c+55080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_opb_bits_start_accumulate", false,-1);
    }
}

void VTestHarness::traceInitThis__801(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+55081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_opb_bits_start_read_full_acc_row", false,-1);
        vcdp->declBit(c+55082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_opb_bits_start_garbage_bit", false,-1);
        vcdp->declBus(c+55083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_opb_bits_start_data", false,-1, 13,0);
        vcdp->declBit(c+55084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_opb_bits_end_is_acc_addr", false,-1);
        vcdp->declBus(c+55085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_opb_bits_end_data", false,-1, 13,0);
        vcdp->declBit(c+55086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_opb_bits_wraps_around", false,-1);
        vcdp->declBit(c+55087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_issued", false,-1);
        vcdp->declBit(c+55088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_complete_on_issue", false,-1);
        vcdp->declBus(c+55089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_cmd_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+55090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_cmd_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+55092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_cmd_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+55094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_cmd_from_matmul_fsm", false,-1);
        vcdp->declBit(c+55095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_cmd_from_conv_fsm", false,-1);
        vcdp->declBit(c+55096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_deps_ld_0", false,-1);
        vcdp->declBit(c+55097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_deps_ld_1", false,-1);
        vcdp->declBit(c+55098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_deps_ld_2", false,-1);
        vcdp->declBit(c+55099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_deps_ld_3", false,-1);
        vcdp->declBit(c+55100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_deps_ld_4", false,-1);
        vcdp->declBit(c+55101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_deps_ld_5", false,-1);
        vcdp->declBit(c+55102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_deps_ld_6", false,-1);
        vcdp->declBit(c+55103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_deps_ld_7", false,-1);
        vcdp->declBit(c+55104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_deps_ex_0", false,-1);
        vcdp->declBit(c+55105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_deps_ex_1", false,-1);
        vcdp->declBit(c+55106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_deps_ex_2", false,-1);
        vcdp->declBit(c+55107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_deps_ex_3", false,-1);
        vcdp->declBit(c+55108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_deps_ex_4", false,-1);
        vcdp->declBit(c+55109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_deps_ex_5", false,-1);
        vcdp->declBit(c+55110,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_deps_ex_6", false,-1);
        vcdp->declBit(c+55111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_deps_ex_7", false,-1);
        vcdp->declBit(c+55112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_deps_ex_8", false,-1);
        vcdp->declBit(c+55113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_deps_ex_9", false,-1);
        vcdp->declBit(c+55114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_deps_ex_10", false,-1);
        vcdp->declBit(c+55115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_deps_ex_11", false,-1);
        vcdp->declBit(c+55116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_deps_ex_12", false,-1);
        vcdp->declBit(c+55117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_deps_ex_13", false,-1);
        vcdp->declBit(c+55118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_deps_ex_14", false,-1);
        vcdp->declBit(c+55119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_deps_ex_15", false,-1);
        vcdp->declBit(c+55120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_deps_st_0", false,-1);
        vcdp->declBit(c+55121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_deps_st_1", false,-1);
        vcdp->declBit(c+55122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_deps_st_2", false,-1);
        vcdp->declBit(c+55123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_deps_st_3", false,-1);
        vcdp->declBus(c+55124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_14_bits_allocated_at", false,-1, 31,0);
        vcdp->declBit(c+55125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_valid", false,-1);
        vcdp->declBus(c+55126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_q", false,-1, 1,0);
        vcdp->declBit(c+55127,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_opa_valid", false,-1);
        vcdp->declBit(c+55128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_opa_bits_start_is_acc_addr", false,-1);
        vcdp->declBit(c+55129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_opa_bits_start_accumulate", false,-1);
        vcdp->declBit(c+55130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_opa_bits_start_read_full_acc_row", false,-1);
        vcdp->declBit(c+55131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_opa_bits_start_garbage_bit", false,-1);
        vcdp->declBus(c+55132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_opa_bits_start_data", false,-1, 13,0);
        vcdp->declBit(c+55133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_opa_bits_end_is_acc_addr", false,-1);
        vcdp->declBus(c+55134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_opa_bits_end_data", false,-1, 13,0);
        vcdp->declBit(c+55135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_opa_bits_wraps_around", false,-1);
        vcdp->declBit(c+55136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_opa_is_dst", false,-1);
        vcdp->declBit(c+55137,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_opb_valid", false,-1);
        vcdp->declBit(c+55138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_opb_bits_start_is_acc_addr", false,-1);
        vcdp->declBit(c+55139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_opb_bits_start_accumulate", false,-1);
        vcdp->declBit(c+55140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_opb_bits_start_read_full_acc_row", false,-1);
        vcdp->declBit(c+55141,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_opb_bits_start_garbage_bit", false,-1);
        vcdp->declBus(c+55142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_opb_bits_start_data", false,-1, 13,0);
        vcdp->declBit(c+55143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_opb_bits_end_is_acc_addr", false,-1);
        vcdp->declBus(c+55144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_opb_bits_end_data", false,-1, 13,0);
        vcdp->declBit(c+55145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_opb_bits_wraps_around", false,-1);
        vcdp->declBit(c+55146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_issued", false,-1);
        vcdp->declBit(c+55147,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_complete_on_issue", false,-1);
        vcdp->declBus(c+55148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_cmd_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+55149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_cmd_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+55151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_cmd_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+55153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_cmd_from_matmul_fsm", false,-1);
        vcdp->declBit(c+55154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_cmd_from_conv_fsm", false,-1);
        vcdp->declBit(c+55155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_deps_ld_0", false,-1);
        vcdp->declBit(c+55156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_deps_ld_1", false,-1);
        vcdp->declBit(c+55157,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_deps_ld_2", false,-1);
        vcdp->declBit(c+55158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_deps_ld_3", false,-1);
        vcdp->declBit(c+55159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_deps_ld_4", false,-1);
        vcdp->declBit(c+55160,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_deps_ld_5", false,-1);
        vcdp->declBit(c+55161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_deps_ld_6", false,-1);
        vcdp->declBit(c+55162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_deps_ld_7", false,-1);
        vcdp->declBit(c+55163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_deps_ex_0", false,-1);
        vcdp->declBit(c+55164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_deps_ex_1", false,-1);
        vcdp->declBit(c+55165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_deps_ex_2", false,-1);
        vcdp->declBit(c+55166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_deps_ex_3", false,-1);
        vcdp->declBit(c+55167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_deps_ex_4", false,-1);
        vcdp->declBit(c+55168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_deps_ex_5", false,-1);
        vcdp->declBit(c+55169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_deps_ex_6", false,-1);
        vcdp->declBit(c+55170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_deps_ex_7", false,-1);
        vcdp->declBit(c+55171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_deps_ex_8", false,-1);
        vcdp->declBit(c+55172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_deps_ex_9", false,-1);
        vcdp->declBit(c+55173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_deps_ex_10", false,-1);
        vcdp->declBit(c+55174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_deps_ex_11", false,-1);
        vcdp->declBit(c+55175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_deps_ex_12", false,-1);
        vcdp->declBit(c+55176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_deps_ex_13", false,-1);
        vcdp->declBit(c+55177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_deps_ex_14", false,-1);
        vcdp->declBit(c+55178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_deps_ex_15", false,-1);
        vcdp->declBit(c+55179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_deps_st_0", false,-1);
        vcdp->declBit(c+55180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_deps_st_1", false,-1);
        vcdp->declBit(c+55181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_deps_st_2", false,-1);
        vcdp->declBit(c+55182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_deps_st_3", false,-1);
        vcdp->declBus(c+55183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_ex_15_bits_allocated_at", false,-1, 31,0);
        vcdp->declBit(c+55184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_valid", false,-1);
        vcdp->declBus(c+55185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_q", false,-1, 1,0);
    }
}

void VTestHarness::traceInitThis__802(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+55186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_opa_valid", false,-1);
        vcdp->declBit(c+55187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_opa_bits_start_is_acc_addr", false,-1);
        vcdp->declBit(c+55188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_opa_bits_start_accumulate", false,-1);
        vcdp->declBit(c+55189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_opa_bits_start_read_full_acc_row", false,-1);
        vcdp->declBit(c+55190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_opa_bits_start_garbage_bit", false,-1);
        vcdp->declBus(c+55191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_opa_bits_start_data", false,-1, 13,0);
        vcdp->declBit(c+55192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_opa_bits_end_is_acc_addr", false,-1);
        vcdp->declBus(c+55193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_opa_bits_end_data", false,-1, 13,0);
        vcdp->declBit(c+55194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_opa_bits_wraps_around", false,-1);
        vcdp->declBit(c+55195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_issued", false,-1);
        vcdp->declBit(c+55196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_complete_on_issue", false,-1);
        vcdp->declBus(c+55197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_cmd_cmd_inst_funct", false,-1, 6,0);
        vcdp->declBus(c+55198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_cmd_cmd_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+55199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_cmd_cmd_inst_rs1", false,-1, 4,0);
        vcdp->declBit(c+55200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_cmd_cmd_inst_xd", false,-1);
        vcdp->declBit(c+55201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_cmd_cmd_inst_xs1", false,-1);
        vcdp->declBit(c+55202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_cmd_cmd_inst_xs2", false,-1);
        vcdp->declBus(c+55203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_cmd_cmd_inst_rd", false,-1, 4,0);
        vcdp->declBus(c+55204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_cmd_cmd_inst_opcode", false,-1, 6,0);
        vcdp->declQuad(c+55205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_cmd_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+55207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_cmd_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+55209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_cmd_cmd_status_debug", false,-1);
        vcdp->declBit(c+55210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_cmd_cmd_status_cease", false,-1);
        vcdp->declBit(c+55211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_cmd_cmd_status_wfi", false,-1);
        vcdp->declBus(c+55212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_cmd_cmd_status_isa", false,-1, 31,0);
        vcdp->declBus(c+55213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_cmd_cmd_status_dprv", false,-1, 1,0);
        vcdp->declBit(c+55214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_cmd_cmd_status_dv", false,-1);
        vcdp->declBus(c+55215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_cmd_cmd_status_prv", false,-1, 1,0);
        vcdp->declBit(c+55216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_cmd_cmd_status_v", false,-1);
        vcdp->declBit(c+55217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_cmd_cmd_status_sd", false,-1);
        vcdp->declBus(c+55218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_cmd_cmd_status_zero2", false,-1, 22,0);
        vcdp->declBit(c+55219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_cmd_cmd_status_mpv", false,-1);
        vcdp->declBit(c+55220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_cmd_cmd_status_gva", false,-1);
        vcdp->declBit(c+55221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_cmd_cmd_status_mbe", false,-1);
        vcdp->declBit(c+55222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_cmd_cmd_status_sbe", false,-1);
        vcdp->declBus(c+55223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_cmd_cmd_status_sxl", false,-1, 1,0);
        vcdp->declBus(c+55224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_cmd_cmd_status_uxl", false,-1, 1,0);
        vcdp->declBit(c+55225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_cmd_cmd_status_sd_rv32", false,-1);
        vcdp->declBus(c+55226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_cmd_cmd_status_zero1", false,-1, 7,0);
        vcdp->declBit(c+55227,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_cmd_cmd_status_tsr", false,-1);
        vcdp->declBit(c+55228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_cmd_cmd_status_tw", false,-1);
        vcdp->declBit(c+55229,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_cmd_cmd_status_tvm", false,-1);
        vcdp->declBit(c+55230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_cmd_cmd_status_mxr", false,-1);
        vcdp->declBit(c+55231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_cmd_cmd_status_sum", false,-1);
        vcdp->declBit(c+55232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_cmd_cmd_status_mprv", false,-1);
        vcdp->declBus(c+55233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_cmd_cmd_status_xs", false,-1, 1,0);
        vcdp->declBus(c+55234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_cmd_cmd_status_fs", false,-1, 1,0);
        vcdp->declBus(c+55235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_cmd_cmd_status_mpp", false,-1, 1,0);
        vcdp->declBus(c+55236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_cmd_cmd_status_vs", false,-1, 1,0);
        vcdp->declBit(c+55237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_cmd_cmd_status_spp", false,-1);
        vcdp->declBit(c+55238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_cmd_cmd_status_mpie", false,-1);
        vcdp->declBit(c+55239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_cmd_cmd_status_ube", false,-1);
        vcdp->declBit(c+55240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_cmd_cmd_status_spie", false,-1);
        vcdp->declBit(c+55241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_cmd_cmd_status_upie", false,-1);
        vcdp->declBit(c+55242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_cmd_cmd_status_mie", false,-1);
        vcdp->declBit(c+55243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_cmd_cmd_status_hie", false,-1);
        vcdp->declBit(c+55244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_cmd_cmd_status_sie", false,-1);
        vcdp->declBit(c+55245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_cmd_cmd_status_uie", false,-1);
        vcdp->declBit(c+55246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_cmd_from_matmul_fsm", false,-1);
        vcdp->declBit(c+55247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_cmd_from_conv_fsm", false,-1);
        vcdp->declBit(c+55248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_deps_ld_0", false,-1);
        vcdp->declBit(c+55249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_deps_ld_1", false,-1);
        vcdp->declBit(c+55250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_deps_ld_2", false,-1);
        vcdp->declBit(c+55251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_deps_ld_3", false,-1);
        vcdp->declBit(c+55252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_deps_ld_4", false,-1);
        vcdp->declBit(c+55253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_deps_ld_5", false,-1);
        vcdp->declBit(c+55254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_deps_ld_6", false,-1);
        vcdp->declBit(c+55255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_deps_ld_7", false,-1);
        vcdp->declBit(c+55256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_deps_ex_0", false,-1);
        vcdp->declBit(c+55257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_deps_ex_1", false,-1);
        vcdp->declBit(c+55258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_deps_ex_2", false,-1);
        vcdp->declBit(c+55259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_deps_ex_3", false,-1);
        vcdp->declBit(c+55260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_deps_ex_4", false,-1);
        vcdp->declBit(c+55261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_deps_ex_5", false,-1);
        vcdp->declBit(c+55262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_deps_ex_6", false,-1);
        vcdp->declBit(c+55263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_deps_ex_7", false,-1);
        vcdp->declBit(c+55264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_deps_ex_8", false,-1);
        vcdp->declBit(c+55265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_deps_ex_9", false,-1);
        vcdp->declBit(c+55266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_deps_ex_10", false,-1);
        vcdp->declBit(c+55267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_deps_ex_11", false,-1);
        vcdp->declBit(c+55268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_deps_ex_12", false,-1);
        vcdp->declBit(c+55269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_deps_ex_13", false,-1);
        vcdp->declBit(c+55270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_deps_ex_14", false,-1);
        vcdp->declBit(c+55271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_deps_ex_15", false,-1);
        vcdp->declBit(c+55272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_deps_st_0", false,-1);
        vcdp->declBit(c+55273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_deps_st_1", false,-1);
        vcdp->declBit(c+55274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_deps_st_2", false,-1);
        vcdp->declBit(c+55275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_deps_st_3", false,-1);
        vcdp->declBus(c+55276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_0_bits_allocated_at", false,-1, 31,0);
        vcdp->declBit(c+55277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_valid", false,-1);
        vcdp->declBus(c+55278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_q", false,-1, 1,0);
        vcdp->declBit(c+55279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_opa_valid", false,-1);
        vcdp->declBit(c+55280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_opa_bits_start_is_acc_addr", false,-1);
        vcdp->declBit(c+55281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_opa_bits_start_accumulate", false,-1);
        vcdp->declBit(c+55282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_opa_bits_start_read_full_acc_row", false,-1);
        vcdp->declBit(c+55283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_opa_bits_start_garbage_bit", false,-1);
        vcdp->declBus(c+55284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_opa_bits_start_data", false,-1, 13,0);
        vcdp->declBit(c+55285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_opa_bits_end_is_acc_addr", false,-1);
        vcdp->declBus(c+55286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_opa_bits_end_data", false,-1, 13,0);
        vcdp->declBit(c+55287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_opa_bits_wraps_around", false,-1);
        vcdp->declBit(c+55288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_issued", false,-1);
    }
}

void VTestHarness::traceInitThis__803(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+55289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_complete_on_issue", false,-1);
        vcdp->declBus(c+55290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_cmd_cmd_inst_funct", false,-1, 6,0);
        vcdp->declBus(c+55291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_cmd_cmd_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+55292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_cmd_cmd_inst_rs1", false,-1, 4,0);
        vcdp->declBit(c+55293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_cmd_cmd_inst_xd", false,-1);
        vcdp->declBit(c+55294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_cmd_cmd_inst_xs1", false,-1);
        vcdp->declBit(c+55295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_cmd_cmd_inst_xs2", false,-1);
        vcdp->declBus(c+55296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_cmd_cmd_inst_rd", false,-1, 4,0);
        vcdp->declBus(c+55297,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_cmd_cmd_inst_opcode", false,-1, 6,0);
        vcdp->declQuad(c+55298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_cmd_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+55300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_cmd_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+55302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_cmd_cmd_status_debug", false,-1);
        vcdp->declBit(c+55303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_cmd_cmd_status_cease", false,-1);
        vcdp->declBit(c+55304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_cmd_cmd_status_wfi", false,-1);
        vcdp->declBus(c+55305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_cmd_cmd_status_isa", false,-1, 31,0);
        vcdp->declBus(c+55306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_cmd_cmd_status_dprv", false,-1, 1,0);
        vcdp->declBit(c+55307,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_cmd_cmd_status_dv", false,-1);
        vcdp->declBus(c+55308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_cmd_cmd_status_prv", false,-1, 1,0);
        vcdp->declBit(c+55309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_cmd_cmd_status_v", false,-1);
        vcdp->declBit(c+55310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_cmd_cmd_status_sd", false,-1);
        vcdp->declBus(c+55311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_cmd_cmd_status_zero2", false,-1, 22,0);
        vcdp->declBit(c+55312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_cmd_cmd_status_mpv", false,-1);
        vcdp->declBit(c+55313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_cmd_cmd_status_gva", false,-1);
        vcdp->declBit(c+55314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_cmd_cmd_status_mbe", false,-1);
        vcdp->declBit(c+55315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_cmd_cmd_status_sbe", false,-1);
        vcdp->declBus(c+55316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_cmd_cmd_status_sxl", false,-1, 1,0);
        vcdp->declBus(c+55317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_cmd_cmd_status_uxl", false,-1, 1,0);
        vcdp->declBit(c+55318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_cmd_cmd_status_sd_rv32", false,-1);
        vcdp->declBus(c+55319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_cmd_cmd_status_zero1", false,-1, 7,0);
        vcdp->declBit(c+55320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_cmd_cmd_status_tsr", false,-1);
        vcdp->declBit(c+55321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_cmd_cmd_status_tw", false,-1);
        vcdp->declBit(c+55322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_cmd_cmd_status_tvm", false,-1);
        vcdp->declBit(c+55323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_cmd_cmd_status_mxr", false,-1);
        vcdp->declBit(c+55324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_cmd_cmd_status_sum", false,-1);
        vcdp->declBit(c+55325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_cmd_cmd_status_mprv", false,-1);
        vcdp->declBus(c+55326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_cmd_cmd_status_xs", false,-1, 1,0);
        vcdp->declBus(c+55327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_cmd_cmd_status_fs", false,-1, 1,0);
        vcdp->declBus(c+55328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_cmd_cmd_status_mpp", false,-1, 1,0);
        vcdp->declBus(c+55329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_cmd_cmd_status_vs", false,-1, 1,0);
        vcdp->declBit(c+55330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_cmd_cmd_status_spp", false,-1);
        vcdp->declBit(c+55331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_cmd_cmd_status_mpie", false,-1);
        vcdp->declBit(c+55332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_cmd_cmd_status_ube", false,-1);
        vcdp->declBit(c+55333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_cmd_cmd_status_spie", false,-1);
        vcdp->declBit(c+55334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_cmd_cmd_status_upie", false,-1);
        vcdp->declBit(c+55335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_cmd_cmd_status_mie", false,-1);
        vcdp->declBit(c+55336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_cmd_cmd_status_hie", false,-1);
        vcdp->declBit(c+55337,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_cmd_cmd_status_sie", false,-1);
        vcdp->declBit(c+55338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_cmd_cmd_status_uie", false,-1);
        vcdp->declBit(c+55339,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_cmd_from_matmul_fsm", false,-1);
        vcdp->declBit(c+55340,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_cmd_from_conv_fsm", false,-1);
        vcdp->declBit(c+55341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_deps_ld_0", false,-1);
        vcdp->declBit(c+55342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_deps_ld_1", false,-1);
        vcdp->declBit(c+55343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_deps_ld_2", false,-1);
        vcdp->declBit(c+55344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_deps_ld_3", false,-1);
        vcdp->declBit(c+55345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_deps_ld_4", false,-1);
        vcdp->declBit(c+55346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_deps_ld_5", false,-1);
        vcdp->declBit(c+55347,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_deps_ld_6", false,-1);
        vcdp->declBit(c+55348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_deps_ld_7", false,-1);
        vcdp->declBit(c+55349,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_deps_ex_0", false,-1);
        vcdp->declBit(c+55350,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_deps_ex_1", false,-1);
        vcdp->declBit(c+55351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_deps_ex_2", false,-1);
        vcdp->declBit(c+55352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_deps_ex_3", false,-1);
        vcdp->declBit(c+55353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_deps_ex_4", false,-1);
        vcdp->declBit(c+55354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_deps_ex_5", false,-1);
        vcdp->declBit(c+55355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_deps_ex_6", false,-1);
        vcdp->declBit(c+55356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_deps_ex_7", false,-1);
        vcdp->declBit(c+55357,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_deps_ex_8", false,-1);
        vcdp->declBit(c+55358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_deps_ex_9", false,-1);
        vcdp->declBit(c+55359,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_deps_ex_10", false,-1);
        vcdp->declBit(c+55360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_deps_ex_11", false,-1);
        vcdp->declBit(c+55361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_deps_ex_12", false,-1);
        vcdp->declBit(c+55362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_deps_ex_13", false,-1);
        vcdp->declBit(c+55363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_deps_ex_14", false,-1);
        vcdp->declBit(c+55364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_deps_ex_15", false,-1);
        vcdp->declBit(c+55365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_deps_st_0", false,-1);
        vcdp->declBit(c+55366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_deps_st_1", false,-1);
        vcdp->declBit(c+55367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_deps_st_2", false,-1);
        vcdp->declBit(c+55368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_deps_st_3", false,-1);
        vcdp->declBus(c+55369,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_1_bits_allocated_at", false,-1, 31,0);
        vcdp->declBit(c+55370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_valid", false,-1);
        vcdp->declBus(c+55371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_q", false,-1, 1,0);
        vcdp->declBit(c+55372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_opa_valid", false,-1);
        vcdp->declBit(c+55373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_opa_bits_start_is_acc_addr", false,-1);
        vcdp->declBit(c+55374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_opa_bits_start_accumulate", false,-1);
        vcdp->declBit(c+55375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_opa_bits_start_read_full_acc_row", false,-1);
        vcdp->declBit(c+55376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_opa_bits_start_garbage_bit", false,-1);
        vcdp->declBus(c+55377,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_opa_bits_start_data", false,-1, 13,0);
        vcdp->declBit(c+55378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_opa_bits_end_is_acc_addr", false,-1);
        vcdp->declBus(c+55379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_opa_bits_end_data", false,-1, 13,0);
        vcdp->declBit(c+55380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_opa_bits_wraps_around", false,-1);
        vcdp->declBit(c+55381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_issued", false,-1);
        vcdp->declBit(c+55382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_complete_on_issue", false,-1);
        vcdp->declBus(c+55383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_cmd_cmd_inst_funct", false,-1, 6,0);
        vcdp->declBus(c+55384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_cmd_cmd_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+55385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_cmd_cmd_inst_rs1", false,-1, 4,0);
        vcdp->declBit(c+55386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_cmd_cmd_inst_xd", false,-1);
        vcdp->declBit(c+55387,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_cmd_cmd_inst_xs1", false,-1);
        vcdp->declBit(c+55388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_cmd_cmd_inst_xs2", false,-1);
        vcdp->declBus(c+55389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_cmd_cmd_inst_rd", false,-1, 4,0);
        vcdp->declBus(c+55390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_cmd_cmd_inst_opcode", false,-1, 6,0);
        vcdp->declQuad(c+55391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_cmd_cmd_rs1", false,-1, 63,0);
    }
}

void VTestHarness::traceInitThis__804(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declQuad(c+55393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_cmd_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+55395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_cmd_cmd_status_debug", false,-1);
        vcdp->declBit(c+55396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_cmd_cmd_status_cease", false,-1);
        vcdp->declBit(c+55397,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_cmd_cmd_status_wfi", false,-1);
        vcdp->declBus(c+55398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_cmd_cmd_status_isa", false,-1, 31,0);
        vcdp->declBus(c+55399,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_cmd_cmd_status_dprv", false,-1, 1,0);
        vcdp->declBit(c+55400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_cmd_cmd_status_dv", false,-1);
        vcdp->declBus(c+55401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_cmd_cmd_status_prv", false,-1, 1,0);
        vcdp->declBit(c+55402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_cmd_cmd_status_v", false,-1);
        vcdp->declBit(c+55403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_cmd_cmd_status_sd", false,-1);
        vcdp->declBus(c+55404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_cmd_cmd_status_zero2", false,-1, 22,0);
        vcdp->declBit(c+55405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_cmd_cmd_status_mpv", false,-1);
        vcdp->declBit(c+55406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_cmd_cmd_status_gva", false,-1);
        vcdp->declBit(c+55407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_cmd_cmd_status_mbe", false,-1);
        vcdp->declBit(c+55408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_cmd_cmd_status_sbe", false,-1);
        vcdp->declBus(c+55409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_cmd_cmd_status_sxl", false,-1, 1,0);
        vcdp->declBus(c+55410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_cmd_cmd_status_uxl", false,-1, 1,0);
        vcdp->declBit(c+55411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_cmd_cmd_status_sd_rv32", false,-1);
        vcdp->declBus(c+55412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_cmd_cmd_status_zero1", false,-1, 7,0);
        vcdp->declBit(c+55413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_cmd_cmd_status_tsr", false,-1);
        vcdp->declBit(c+55414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_cmd_cmd_status_tw", false,-1);
        vcdp->declBit(c+55415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_cmd_cmd_status_tvm", false,-1);
        vcdp->declBit(c+55416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_cmd_cmd_status_mxr", false,-1);
        vcdp->declBit(c+55417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_cmd_cmd_status_sum", false,-1);
        vcdp->declBit(c+55418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_cmd_cmd_status_mprv", false,-1);
        vcdp->declBus(c+55419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_cmd_cmd_status_xs", false,-1, 1,0);
        vcdp->declBus(c+55420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_cmd_cmd_status_fs", false,-1, 1,0);
        vcdp->declBus(c+55421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_cmd_cmd_status_mpp", false,-1, 1,0);
        vcdp->declBus(c+55422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_cmd_cmd_status_vs", false,-1, 1,0);
        vcdp->declBit(c+55423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_cmd_cmd_status_spp", false,-1);
        vcdp->declBit(c+55424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_cmd_cmd_status_mpie", false,-1);
        vcdp->declBit(c+55425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_cmd_cmd_status_ube", false,-1);
        vcdp->declBit(c+55426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_cmd_cmd_status_spie", false,-1);
        vcdp->declBit(c+55427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_cmd_cmd_status_upie", false,-1);
        vcdp->declBit(c+55428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_cmd_cmd_status_mie", false,-1);
        vcdp->declBit(c+55429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_cmd_cmd_status_hie", false,-1);
        vcdp->declBit(c+55430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_cmd_cmd_status_sie", false,-1);
        vcdp->declBit(c+55431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_cmd_cmd_status_uie", false,-1);
        vcdp->declBit(c+55432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_cmd_from_matmul_fsm", false,-1);
        vcdp->declBit(c+55433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_cmd_from_conv_fsm", false,-1);
        vcdp->declBit(c+55434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_deps_ld_0", false,-1);
        vcdp->declBit(c+55435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_deps_ld_1", false,-1);
        vcdp->declBit(c+55436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_deps_ld_2", false,-1);
        vcdp->declBit(c+55437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_deps_ld_3", false,-1);
        vcdp->declBit(c+55438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_deps_ld_4", false,-1);
        vcdp->declBit(c+55439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_deps_ld_5", false,-1);
        vcdp->declBit(c+55440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_deps_ld_6", false,-1);
        vcdp->declBit(c+55441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_deps_ld_7", false,-1);
        vcdp->declBit(c+55442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_deps_ex_0", false,-1);
        vcdp->declBit(c+55443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_deps_ex_1", false,-1);
        vcdp->declBit(c+55444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_deps_ex_2", false,-1);
        vcdp->declBit(c+55445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_deps_ex_3", false,-1);
        vcdp->declBit(c+55446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_deps_ex_4", false,-1);
        vcdp->declBit(c+55447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_deps_ex_5", false,-1);
        vcdp->declBit(c+55448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_deps_ex_6", false,-1);
        vcdp->declBit(c+55449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_deps_ex_7", false,-1);
        vcdp->declBit(c+55450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_deps_ex_8", false,-1);
        vcdp->declBit(c+55451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_deps_ex_9", false,-1);
        vcdp->declBit(c+55452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_deps_ex_10", false,-1);
        vcdp->declBit(c+55453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_deps_ex_11", false,-1);
        vcdp->declBit(c+55454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_deps_ex_12", false,-1);
        vcdp->declBit(c+55455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_deps_ex_13", false,-1);
        vcdp->declBit(c+55456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_deps_ex_14", false,-1);
        vcdp->declBit(c+55457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_deps_ex_15", false,-1);
        vcdp->declBit(c+55458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_deps_st_0", false,-1);
        vcdp->declBit(c+55459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_deps_st_1", false,-1);
        vcdp->declBit(c+55460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_deps_st_2", false,-1);
        vcdp->declBit(c+55461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_deps_st_3", false,-1);
        vcdp->declBus(c+55462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_2_bits_allocated_at", false,-1, 31,0);
        vcdp->declBit(c+55463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_valid", false,-1);
        vcdp->declBus(c+55464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_q", false,-1, 1,0);
        vcdp->declBit(c+55465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_opa_valid", false,-1);
        vcdp->declBit(c+55466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_opa_bits_start_is_acc_addr", false,-1);
        vcdp->declBit(c+55467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_opa_bits_start_accumulate", false,-1);
        vcdp->declBit(c+55468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_opa_bits_start_read_full_acc_row", false,-1);
        vcdp->declBit(c+55469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_opa_bits_start_garbage_bit", false,-1);
        vcdp->declBus(c+55470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_opa_bits_start_data", false,-1, 13,0);
        vcdp->declBit(c+55471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_opa_bits_end_is_acc_addr", false,-1);
        vcdp->declBus(c+55472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_opa_bits_end_data", false,-1, 13,0);
        vcdp->declBit(c+55473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_opa_bits_wraps_around", false,-1);
        vcdp->declBit(c+55474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_issued", false,-1);
        vcdp->declBit(c+55475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_complete_on_issue", false,-1);
        vcdp->declBus(c+55476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_cmd_cmd_inst_funct", false,-1, 6,0);
        vcdp->declBus(c+55477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_cmd_cmd_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+55478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_cmd_cmd_inst_rs1", false,-1, 4,0);
        vcdp->declBit(c+55479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_cmd_cmd_inst_xd", false,-1);
        vcdp->declBit(c+55480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_cmd_cmd_inst_xs1", false,-1);
        vcdp->declBit(c+55481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_cmd_cmd_inst_xs2", false,-1);
        vcdp->declBus(c+55482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_cmd_cmd_inst_rd", false,-1, 4,0);
        vcdp->declBus(c+55483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_cmd_cmd_inst_opcode", false,-1, 6,0);
        vcdp->declQuad(c+55484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_cmd_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+55486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_cmd_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+55488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_cmd_cmd_status_debug", false,-1);
        vcdp->declBit(c+55489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_cmd_cmd_status_cease", false,-1);
        vcdp->declBit(c+55490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_cmd_cmd_status_wfi", false,-1);
        vcdp->declBus(c+55491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_cmd_cmd_status_isa", false,-1, 31,0);
        vcdp->declBus(c+55492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_cmd_cmd_status_dprv", false,-1, 1,0);
        vcdp->declBit(c+55493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_cmd_cmd_status_dv", false,-1);
        vcdp->declBus(c+55494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_cmd_cmd_status_prv", false,-1, 1,0);
        vcdp->declBit(c+55495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_cmd_cmd_status_v", false,-1);
        vcdp->declBit(c+55496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_cmd_cmd_status_sd", false,-1);
    }
}

void VTestHarness::traceInitThis__805(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+55497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_cmd_cmd_status_zero2", false,-1, 22,0);
        vcdp->declBit(c+55498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_cmd_cmd_status_mpv", false,-1);
        vcdp->declBit(c+55499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_cmd_cmd_status_gva", false,-1);
        vcdp->declBit(c+55500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_cmd_cmd_status_mbe", false,-1);
        vcdp->declBit(c+55501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_cmd_cmd_status_sbe", false,-1);
        vcdp->declBus(c+55502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_cmd_cmd_status_sxl", false,-1, 1,0);
        vcdp->declBus(c+55503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_cmd_cmd_status_uxl", false,-1, 1,0);
        vcdp->declBit(c+55504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_cmd_cmd_status_sd_rv32", false,-1);
        vcdp->declBus(c+55505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_cmd_cmd_status_zero1", false,-1, 7,0);
        vcdp->declBit(c+55506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_cmd_cmd_status_tsr", false,-1);
        vcdp->declBit(c+55507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_cmd_cmd_status_tw", false,-1);
        vcdp->declBit(c+55508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_cmd_cmd_status_tvm", false,-1);
        vcdp->declBit(c+55509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_cmd_cmd_status_mxr", false,-1);
        vcdp->declBit(c+55510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_cmd_cmd_status_sum", false,-1);
        vcdp->declBit(c+55511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_cmd_cmd_status_mprv", false,-1);
        vcdp->declBus(c+55512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_cmd_cmd_status_xs", false,-1, 1,0);
        vcdp->declBus(c+55513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_cmd_cmd_status_fs", false,-1, 1,0);
        vcdp->declBus(c+55514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_cmd_cmd_status_mpp", false,-1, 1,0);
        vcdp->declBus(c+55515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_cmd_cmd_status_vs", false,-1, 1,0);
        vcdp->declBit(c+55516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_cmd_cmd_status_spp", false,-1);
        vcdp->declBit(c+55517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_cmd_cmd_status_mpie", false,-1);
        vcdp->declBit(c+55518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_cmd_cmd_status_ube", false,-1);
        vcdp->declBit(c+55519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_cmd_cmd_status_spie", false,-1);
        vcdp->declBit(c+55520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_cmd_cmd_status_upie", false,-1);
        vcdp->declBit(c+55521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_cmd_cmd_status_mie", false,-1);
        vcdp->declBit(c+55522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_cmd_cmd_status_hie", false,-1);
        vcdp->declBit(c+55523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_cmd_cmd_status_sie", false,-1);
        vcdp->declBit(c+55524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_cmd_cmd_status_uie", false,-1);
        vcdp->declBit(c+55525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_cmd_from_matmul_fsm", false,-1);
        vcdp->declBit(c+55526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_cmd_from_conv_fsm", false,-1);
        vcdp->declBit(c+55527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_deps_ld_0", false,-1);
        vcdp->declBit(c+55528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_deps_ld_1", false,-1);
        vcdp->declBit(c+55529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_deps_ld_2", false,-1);
        vcdp->declBit(c+55530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_deps_ld_3", false,-1);
        vcdp->declBit(c+55531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_deps_ld_4", false,-1);
        vcdp->declBit(c+55532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_deps_ld_5", false,-1);
        vcdp->declBit(c+55533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_deps_ld_6", false,-1);
        vcdp->declBit(c+55534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_deps_ld_7", false,-1);
        vcdp->declBit(c+55535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_deps_ex_0", false,-1);
        vcdp->declBit(c+55536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_deps_ex_1", false,-1);
        vcdp->declBit(c+55537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_deps_ex_2", false,-1);
        vcdp->declBit(c+55538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_deps_ex_3", false,-1);
        vcdp->declBit(c+55539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_deps_ex_4", false,-1);
        vcdp->declBit(c+55540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_deps_ex_5", false,-1);
        vcdp->declBit(c+55541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_deps_ex_6", false,-1);
        vcdp->declBit(c+55542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_deps_ex_7", false,-1);
        vcdp->declBit(c+55543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_deps_ex_8", false,-1);
        vcdp->declBit(c+55544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_deps_ex_9", false,-1);
        vcdp->declBit(c+55545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_deps_ex_10", false,-1);
        vcdp->declBit(c+55546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_deps_ex_11", false,-1);
        vcdp->declBit(c+55547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_deps_ex_12", false,-1);
        vcdp->declBit(c+55548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_deps_ex_13", false,-1);
        vcdp->declBit(c+55549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_deps_ex_14", false,-1);
        vcdp->declBit(c+55550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_deps_ex_15", false,-1);
        vcdp->declBit(c+55551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_deps_st_0", false,-1);
        vcdp->declBit(c+55552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_deps_st_1", false,-1);
        vcdp->declBit(c+55553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_deps_st_2", false,-1);
        vcdp->declBit(c+55554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_deps_st_3", false,-1);
        vcdp->declBus(c+55555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station entries_st_3_bits_allocated_at", false,-1, 31,0);
        vcdp->declBit(c+55556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station empty", false,-1);
        vcdp->declBus(c+26115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station utilization", false,-1, 4,0);
        vcdp->declBit(c+55557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station solitary_preload", false,-1);
        vcdp->declBit(c+26116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_valids_0_2", false,-1);
        vcdp->declBit(c+26117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_valids_1_2", false,-1);
        vcdp->declBit(c+26118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_valids_2_2", false,-1);
        vcdp->declBit(c+26119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_valids_3_2", false,-1);
        vcdp->declBus(c+26120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_sel_enc_2", false,-1, 3,0);
        vcdp->declBit(c+26121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_sel_3_2", false,-1);
        vcdp->declBit(c+26122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_sel_2_2", false,-1);
        vcdp->declBit(c+26123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_sel_1_2", false,-1);
        vcdp->declBit(c+26124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_sel_0_2", false,-1);
        vcdp->declBus(c+26125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_id_hi_8", false,-1, 1,0);
        vcdp->declBus(c+26126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_id_lo_8", false,-1, 1,0);
        vcdp->declBus(c+26127,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_id_2", false,-1, 1,0);
        vcdp->declBit(c+26128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_valids_0_1", false,-1);
        vcdp->declBit(c+26129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_valids_1_1", false,-1);
        vcdp->declBit(c+26130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_valids_2_1", false,-1);
        vcdp->declBit(c+26131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_valids_3_1", false,-1);
        vcdp->declBit(c+26132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_valids_4_1", false,-1);
        vcdp->declBit(c+26133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_valids_5_1", false,-1);
        vcdp->declBit(c+26134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_valids_6_1", false,-1);
        vcdp->declBit(c+26135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_valids_7_1", false,-1);
        vcdp->declBit(c+26136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_valids_8", false,-1);
        vcdp->declBit(c+26137,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_valids_9", false,-1);
        vcdp->declBit(c+26138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_valids_10", false,-1);
        vcdp->declBit(c+26139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_valids_11", false,-1);
        vcdp->declBit(c+26140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_valids_12", false,-1);
        vcdp->declBit(c+26141,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_valids_13", false,-1);
        vcdp->declBit(c+26142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_valids_14", false,-1);
        vcdp->declBit(c+26143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_valids_15", false,-1);
        vcdp->declBus(c+26144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_sel_enc_1", false,-1, 15,0);
        vcdp->declBit(c+26145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_sel_15", false,-1);
        vcdp->declBit(c+26146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_sel_14", false,-1);
        vcdp->declBit(c+26147,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_sel_13", false,-1);
        vcdp->declBit(c+26148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_sel_12", false,-1);
        vcdp->declBit(c+26149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_sel_11", false,-1);
        vcdp->declBit(c+26150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_sel_10", false,-1);
        vcdp->declBit(c+26151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_sel_9", false,-1);
        vcdp->declBit(c+26152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_sel_8", false,-1);
        vcdp->declBit(c+26153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_sel_7_1", false,-1);
        vcdp->declBit(c+26154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_sel_6_1", false,-1);
    }
}

void VTestHarness::traceInitThis__806(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+26155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_sel_5_1", false,-1);
        vcdp->declBit(c+26156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_sel_4_1", false,-1);
        vcdp->declBit(c+26157,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_sel_3_1", false,-1);
        vcdp->declBit(c+26158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_sel_2_1", false,-1);
        vcdp->declBit(c+26159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_sel_1_1", false,-1);
        vcdp->declBit(c+26160,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_sel_0_1", false,-1);
        vcdp->declBus(c+26161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_id_lo_3", false,-1, 7,0);
        vcdp->declBus(c+26162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_id_hi_4", false,-1, 7,0);
        vcdp->declBus(c+26163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_id_lo_4", false,-1, 7,0);
        vcdp->declBus(c+26164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_id_hi_5", false,-1, 3,0);
        vcdp->declBus(c+26165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_id_lo_5", false,-1, 3,0);
        vcdp->declBus(c+26166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_id_hi_6", false,-1, 1,0);
        vcdp->declBus(c+26167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_id_lo_6", false,-1, 1,0);
        vcdp->declBus(c+26168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_id_1", false,-1, 3,0);
        vcdp->declBit(c+26169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_valids_0", false,-1);
        vcdp->declBit(c+26170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_valids_1", false,-1);
        vcdp->declBit(c+26171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_valids_2", false,-1);
        vcdp->declBit(c+26172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_valids_3", false,-1);
        vcdp->declBit(c+26173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_valids_4", false,-1);
        vcdp->declBit(c+26174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_valids_5", false,-1);
        vcdp->declBit(c+26175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_valids_6", false,-1);
        vcdp->declBit(c+26176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_valids_7", false,-1);
        vcdp->declBus(c+26177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_sel_enc", false,-1, 7,0);
        vcdp->declBit(c+26178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_sel_7", false,-1);
        vcdp->declBit(c+26179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_sel_6", false,-1);
        vcdp->declBit(c+26180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_sel_5", false,-1);
        vcdp->declBit(c+26181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_sel_4", false,-1);
        vcdp->declBit(c+26182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_sel_3", false,-1);
        vcdp->declBit(c+26183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_sel_2", false,-1);
        vcdp->declBit(c+26184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_sel_1", false,-1);
        vcdp->declBit(c+26185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_sel_0", false,-1);
        vcdp->declBus(c+26186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_id_hi_1", false,-1, 3,0);
        vcdp->declBus(c+26187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_id_lo_1", false,-1, 3,0);
        vcdp->declBus(c+26188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_id_hi_2", false,-1, 1,0);
        vcdp->declBus(c+26189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_id_lo_2", false,-1, 1,0);
        vcdp->declBus(c+26190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_id", false,-1, 2,0);
        vcdp->declBit(c+26191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station conv_ld_issue_completed", false,-1);
        vcdp->declBus(c+26192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station queue_type", false,-1, 1,0);
        vcdp->declBus(c+26193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_id_3", false,-1, 3,0);
        vcdp->declBit(c+26194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station conv_ld_completed", false,-1);
        vcdp->declBit(c+26195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station conv_st_issue_completed", false,-1);
        vcdp->declBit(c+26196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station conv_st_completed", false,-1);
        vcdp->declBit(c+26197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station conv_ex_issue_completed", false,-1);
        vcdp->declBit(c+26198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station conv_ex_completed", false,-1);
        vcdp->declBit(c+26199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station matmul_ld_issue_completed", false,-1);
        vcdp->declBit(c+26200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station matmul_ld_completed", false,-1);
        vcdp->declBit(c+26201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station matmul_st_issue_completed", false,-1);
        vcdp->declBit(c+26202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station matmul_st_completed", false,-1);
        vcdp->declBit(c+26203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station matmul_ex_issue_completed", false,-1);
        vcdp->declBit(c+26204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station matmul_ex_completed", false,-1);
        vcdp->declBus(c+55558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station a_stride", false,-1, 13,0);
        vcdp->declBus(c+55559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station c_stride", false,-1, 13,0);
        vcdp->declBit(c+55560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station a_transpose", false,-1);
        vcdp->declBus(c+55561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station ld_block_strides_0", false,-1, 13,0);
        vcdp->declBus(c+55562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station ld_block_strides_1", false,-1, 13,0);
        vcdp->declBus(c+55563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station ld_block_strides_2", false,-1, 13,0);
        vcdp->declBit(c+55564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station pooling_is_enabled", false,-1);
        vcdp->declBus(c+55565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station ld_pixel_repeats_0", false,-1, 4,0);
        vcdp->declBus(c+55566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station ld_pixel_repeats_1", false,-1, 4,0);
        vcdp->declBus(c+55567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station ld_pixel_repeats_2", false,-1, 4,0);
        vcdp->declBit(c+26205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station funct_is_compute", false,-1);
        vcdp->declBus(c+26206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station config_cmd_type", false,-1, 1,0);
        vcdp->declBit(c+26207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station op1_valid", false,-1);
        vcdp->declBit(c+26208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station op2_valid", false,-1);
        vcdp->declBit(c+26209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station dst_valid", false,-1);
        vcdp->declBit(c+25877,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station op1_bits_start_is_acc_addr", false,-1);
        vcdp->declBit(c+26210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station op2_bits_start_is_acc_addr", false,-1);
        vcdp->declBit(c+26211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station op1_bits_start_accumulate", false,-1);
        vcdp->declBit(c+26212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station op2_bits_start_accumulate", false,-1);
        vcdp->declBit(c+26213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station op1_bits_start_read_full_acc_row", false,-1);
        vcdp->declBit(c+26214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station op2_bits_start_read_full_acc_row", false,-1);
        vcdp->declBus(c+26215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station op1_bits_start_norm_cmd", false,-1, 2,0);
        vcdp->declBus(c+26216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station op2_bits_start_norm_cmd", false,-1, 2,0);
        vcdp->declBus(c+26217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station op1_bits_start_garbage", false,-1, 10,0);
        vcdp->declBus(c+26218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station op2_bits_start_garbage", false,-1, 10,0);
        vcdp->declBit(c+26219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station op1_bits_start_garbage_bit", false,-1);
        vcdp->declBit(c+26220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station op2_bits_start_garbage_bit", false,-1);
        vcdp->declBus(c+26221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station op1_bits_start_data", false,-1, 13,0);
        vcdp->declBus(c+26222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station op2_bits_start_data", false,-1, 13,0);
        vcdp->declBit(c+26223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station op2_bits_end_is_acc_addr", false,-1);
        vcdp->declBit(c+26224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station op2_bits_end_accumulate", false,-1);
        vcdp->declBit(c+26225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station op2_bits_end_read_full_acc_row", false,-1);
        vcdp->declBus(c+26226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station op2_bits_end_norm_cmd", false,-1, 2,0);
        vcdp->declBus(c+26227,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station op2_bits_end_garbage", false,-1, 10,0);
        vcdp->declBit(c+26228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station op2_bits_end_garbage_bit", false,-1);
        vcdp->declBus(c+26229,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station preload_rows", false,-1, 4,0);
        vcdp->declBus(c+26230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station op1_bits_end_result_data", false,-1, 13,0);
        vcdp->declBus(c+26231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station cols", false,-1, 4,0);
        vcdp->declBus(c+26232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station compute_rows", false,-1, 18,0);
        vcdp->declBus(c+26233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station op1_bits_end_result_1_data", false,-1, 13,0);
        vcdp->declBus(c+26234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station op1_bits_end_data", false,-1, 13,0);
        vcdp->declBus(c+26235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station compute_rows_1", false,-1, 4,0);
        vcdp->declBus(c+26236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station op2_bits_end_result_data", false,-1, 13,0);
        vcdp->declBit(c+26237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station acc_bank", false,-1);
        vcdp->declBus(c+26238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station next_bank_addr_data", false,-1, 13,0);
        vcdp->declBus(c+26239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station mvout_cols", false,-1, 6,0);
        vcdp->declBus(c+26240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station mvout_mats", false,-1, 6,0);
        vcdp->declBus(c+26241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station total_mvout_rows", false,-1, 11,0);
        vcdp->declBus(c+26242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station op2_bits_end_result_1_data", false,-1, 13,0);
        vcdp->declBus(c+26243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station op2_bits_end_data", false,-1, 13,0);
        vcdp->declBit(c+26244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station op1_bits_wraps_around_overflow", false,-1);
    }
}

void VTestHarness::traceInitThis__807(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+26245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station op1_bits_wraps_around_overflow_1", false,-1);
        vcdp->declBit(c+26246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station op1_bits_wraps_around", false,-1);
        vcdp->declBit(c+26247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station op2_bits_wraps_around_overflow", false,-1);
        vcdp->declBit(c+26248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station op2_bits_wraps_around_overflow_1", false,-1);
        vcdp->declBit(c+26249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station op2_bits_wraps_around", false,-1);
        vcdp->declBit(c+26210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station dst_bits_start_is_acc_addr", false,-1);
        vcdp->declBus(c+12087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_cmd_cmd_inst_funct", false,-1, 6,0);
        vcdp->declBus(c+26250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station id", false,-1, 1,0);
        vcdp->declBit(c+26251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station dst_bits_start_underflow", false,-1);
        vcdp->declBus(c+26252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station dst_bits_start_result_data", false,-1, 13,0);
        vcdp->declBit(c+26253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station dst_bits_start_underflow_1", false,-1);
        vcdp->declBus(c+26254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station dst_bits_start_result_1_data", false,-1, 13,0);
        vcdp->declBus(c+26255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station dst_bits_start_data", false,-1, 13,0);
        vcdp->declBus(c+26256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station preload_rows_1", false,-1, 18,0);
        vcdp->declBus(c+26257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station dst_bits_wraps_around_sum", false,-1, 19,0);
        vcdp->declBit(c+26258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station dst_bits_wraps_around_overflow", false,-1);
        vcdp->declBus(c+26259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station total_mvin_rows", false,-1, 20,0);
        vcdp->declBus(c+26260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station dst_bits_wraps_around_sum_1", false,-1, 21,0);
        vcdp->declBit(c+26261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station dst_bits_wraps_around_overflow_1", false,-1);
        vcdp->declBit(c+26262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station dst_bits_wraps_around", false,-1);
        vcdp->declBus(c+26263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station dst_bits_end_result_data", false,-1, 13,0);
        vcdp->declBus(c+26264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station dst_bits_end_result_1_data", false,-1, 13,0);
        vcdp->declBus(c+26265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station dst_bits_end_data", false,-1, 13,0);
        vcdp->declBit(c+26220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station dst_bits_start_garbage_bit", false,-1);
        vcdp->declBus(c+26218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station dst_bits_start_garbage", false,-1, 10,0);
        vcdp->declBus(c+26216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station dst_bits_start_norm_cmd", false,-1, 2,0);
        vcdp->declBit(c+26214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station dst_bits_start_read_full_acc_row", false,-1);
        vcdp->declBit(c+26212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station dst_bits_start_accumulate", false,-1);
        vcdp->declBit(c+26266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station is_load", false,-1);
        vcdp->declBit(c+26267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station is_ex", false,-1);
        vcdp->declBit(c+26268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station is_store", false,-1);
        vcdp->declBit(c+26269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station is_norm", false,-1);
        vcdp->declBit(c+26270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_is_config", false,-1);
        vcdp->declBit(c+26271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station not_config", false,-1);
        vcdp->declBit(c+26272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_opa_bits_start_is_acc_addr", false,-1);
        vcdp->declBus(c+26273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_opa_bits_start_data", false,-1, 13,0);
        vcdp->declBit(c+26274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_opa_bits_end_is_acc_addr", false,-1);
        vcdp->declBus(c+26275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_opa_bits_end_data", false,-1, 13,0);
        vcdp->declBit(c+26276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_opa_bits_wraps_around", false,-1);
        vcdp->declBit(c+26277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_opa_bits_start_accumulate", false,-1);
        vcdp->declBit(c+26278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_opa_bits_start_read_full_acc_row", false,-1);
        vcdp->declBit(c+26279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_opa_bits_start_garbage_bit", false,-1);
        vcdp->declBit(c+26280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_opb_bits_start_is_acc_addr", false,-1);
        vcdp->declBus(c+26281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_opb_bits_start_data", false,-1, 13,0);
        vcdp->declBit(c+26282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_opb_bits_end_is_acc_addr", false,-1);
        vcdp->declBus(c+26283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_opb_bits_end_data", false,-1, 13,0);
        vcdp->declBit(c+26284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_opb_bits_wraps_around", false,-1);
        vcdp->declBit(c+26285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_opb_bits_start_accumulate", false,-1);
        vcdp->declBit(c+26286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_opb_bits_start_read_full_acc_row", false,-1);
        vcdp->declBit(c+26287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_opb_bits_start_garbage_bit", false,-1);
        vcdp->declBit(c+26209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_opa_is_dst", false,-1);
        vcdp->declBus(c+26288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_q", false,-1, 1,0);
        vcdp->declBit(c+26289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station is_full", false,-1);
        vcdp->declBus(c+26290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station alloc_id", false,-1, 2,0);
        vcdp->declBus(c+53831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_allocated_at", false,-1, 31,0);
        vcdp->declBit(c+26291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_deps_st_0", false,-1);
        vcdp->declBit(c+26292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_deps_st_1", false,-1);
        vcdp->declBit(c+26293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_deps_st_2", false,-1);
        vcdp->declBit(c+26294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_deps_st_3", false,-1);
        vcdp->declBit(c+26295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_deps_ex_0", false,-1);
        vcdp->declBit(c+26296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_deps_ex_1", false,-1);
        vcdp->declBit(c+26297,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_deps_ex_2", false,-1);
        vcdp->declBit(c+26298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_deps_ex_3", false,-1);
        vcdp->declBit(c+26299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_deps_ex_4", false,-1);
        vcdp->declBit(c+26300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_deps_ex_5", false,-1);
        vcdp->declBit(c+26301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_deps_ex_6", false,-1);
        vcdp->declBit(c+26302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_deps_ex_7", false,-1);
        vcdp->declBit(c+26303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_deps_ex_8", false,-1);
        vcdp->declBit(c+26304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_deps_ex_9", false,-1);
        vcdp->declBit(c+26305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_deps_ex_10", false,-1);
        vcdp->declBit(c+26306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_deps_ex_11", false,-1);
        vcdp->declBit(c+26307,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_deps_ex_12", false,-1);
        vcdp->declBit(c+26308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_deps_ex_13", false,-1);
        vcdp->declBit(c+26309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_deps_ex_14", false,-1);
        vcdp->declBit(c+26310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_deps_ex_15", false,-1);
        vcdp->declBit(c+26311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_deps_ld_0", false,-1);
        vcdp->declBit(c+26312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_deps_ld_1", false,-1);
        vcdp->declBit(c+26313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_deps_ld_2", false,-1);
        vcdp->declBit(c+26314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_deps_ld_3", false,-1);
        vcdp->declBit(c+26315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_deps_ld_4", false,-1);
        vcdp->declBit(c+26316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_deps_ld_5", false,-1);
        vcdp->declBit(c+26317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_deps_ld_6", false,-1);
        vcdp->declBit(c+26318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_deps_ld_7", false,-1);
        vcdp->declBit(c+12134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_cmd_from_conv_fsm", false,-1);
        vcdp->declBit(c+12133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_cmd_from_matmul_fsm", false,-1);
        vcdp->declBus(c+49558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_cmd_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+49557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_cmd_rob_id_valid", false,-1);
        vcdp->declBit(c+12132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_cmd_cmd_status_uie", false,-1);
        vcdp->declBit(c+12131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_cmd_cmd_status_sie", false,-1);
        vcdp->declBit(c+12130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_cmd_cmd_status_hie", false,-1);
        vcdp->declBit(c+12129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_cmd_cmd_status_mie", false,-1);
        vcdp->declBit(c+12128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_cmd_cmd_status_upie", false,-1);
        vcdp->declBit(c+12127,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_cmd_cmd_status_spie", false,-1);
        vcdp->declBit(c+12126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_cmd_cmd_status_ube", false,-1);
        vcdp->declBit(c+12125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_cmd_cmd_status_mpie", false,-1);
        vcdp->declBit(c+12124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_cmd_cmd_status_spp", false,-1);
        vcdp->declBus(c+12123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_cmd_cmd_status_vs", false,-1, 1,0);
        vcdp->declBus(c+12122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_cmd_cmd_status_mpp", false,-1, 1,0);
        vcdp->declBus(c+12121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_cmd_cmd_status_fs", false,-1, 1,0);
        vcdp->declBus(c+12120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_cmd_cmd_status_xs", false,-1, 1,0);
        vcdp->declBit(c+12119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_cmd_cmd_status_mprv", false,-1);
    }
}

void VTestHarness::traceInitThis__808(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+12118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_cmd_cmd_status_sum", false,-1);
        vcdp->declBit(c+12117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_cmd_cmd_status_mxr", false,-1);
        vcdp->declBit(c+12116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_cmd_cmd_status_tvm", false,-1);
        vcdp->declBit(c+12115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_cmd_cmd_status_tw", false,-1);
        vcdp->declBit(c+12114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_cmd_cmd_status_tsr", false,-1);
        vcdp->declBus(c+12113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_cmd_cmd_status_zero1", false,-1, 7,0);
        vcdp->declBit(c+12112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_cmd_cmd_status_sd_rv32", false,-1);
        vcdp->declBus(c+12111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_cmd_cmd_status_uxl", false,-1, 1,0);
        vcdp->declBus(c+12110,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_cmd_cmd_status_sxl", false,-1, 1,0);
        vcdp->declBit(c+12109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_cmd_cmd_status_sbe", false,-1);
        vcdp->declBit(c+12108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_cmd_cmd_status_mbe", false,-1);
        vcdp->declBit(c+12107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_cmd_cmd_status_gva", false,-1);
        vcdp->declBit(c+12106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_cmd_cmd_status_mpv", false,-1);
        vcdp->declBus(c+12105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_cmd_cmd_status_zero2", false,-1, 22,0);
        vcdp->declBit(c+12104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_cmd_cmd_status_sd", false,-1);
        vcdp->declBit(c+12103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_cmd_cmd_status_v", false,-1);
        vcdp->declBus(c+12102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_cmd_cmd_status_prv", false,-1, 1,0);
        vcdp->declBit(c+12101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_cmd_cmd_status_dv", false,-1);
        vcdp->declBus(c+12100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_cmd_cmd_status_dprv", false,-1, 1,0);
        vcdp->declBus(c+12099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_cmd_cmd_status_isa", false,-1, 31,0);
        vcdp->declBit(c+12098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_cmd_cmd_status_wfi", false,-1);
        vcdp->declBit(c+12097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_cmd_cmd_status_cease", false,-1);
        vcdp->declBit(c+12096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_cmd_cmd_status_debug", false,-1);
        vcdp->declQuad(c+12094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_cmd_cmd_rs2", false,-1, 63,0);
        vcdp->declQuad(c+12048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_cmd_cmd_rs1", false,-1, 63,0);
        vcdp->declBus(c+12093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_cmd_cmd_inst_opcode", false,-1, 6,0);
        vcdp->declBus(c+12047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_cmd_cmd_inst_rd", false,-1, 4,0);
        vcdp->declBit(c+12092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_cmd_cmd_inst_xs2", false,-1);
        vcdp->declBit(c+12091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_cmd_cmd_inst_xs1", false,-1);
        vcdp->declBit(c+12090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_cmd_cmd_inst_xd", false,-1);
        vcdp->declBus(c+12089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_cmd_cmd_inst_rs1", false,-1, 4,0);
        vcdp->declBus(c+12088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_cmd_cmd_inst_rs2", false,-1, 4,0);
        vcdp->declBit(c+26319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_complete_on_issue", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_issued", false,-1);
        vcdp->declBit(c+26320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_opb_bits_end_garbage_bit", false,-1);
        vcdp->declBus(c+26321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_opb_bits_end_garbage", false,-1, 10,0);
        vcdp->declBus(c+26322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_opb_bits_end_norm_cmd", false,-1, 2,0);
        vcdp->declBit(c+26323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_opb_bits_end_read_full_acc_row", false,-1);
        vcdp->declBit(c+26324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_opb_bits_end_accumulate", false,-1);
        vcdp->declBus(c+26325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_opb_bits_start_garbage", false,-1, 10,0);
        vcdp->declBus(c+26326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_opb_bits_start_norm_cmd", false,-1, 2,0);
        vcdp->declBit(c+26327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_opb_valid", false,-1);
        vcdp->declBit(c+26328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_opa_bits_end_garbage_bit", false,-1);
        vcdp->declBus(c+26329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_opa_bits_end_garbage", false,-1, 10,0);
        vcdp->declBus(c+26330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_opa_bits_end_norm_cmd", false,-1, 2,0);
        vcdp->declBit(c+26331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_opa_bits_end_read_full_acc_row", false,-1);
        vcdp->declBit(c+26332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_opa_bits_end_accumulate", false,-1);
        vcdp->declBus(c+26333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_opa_bits_start_garbage", false,-1, 10,0);
        vcdp->declBus(c+26334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_opa_bits_start_norm_cmd", false,-1, 2,0);
        vcdp->declBit(c+26335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station new_entry_opa_valid", false,-1);
        vcdp->declBus(c+26336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station alloc_id_1", false,-1, 3,0);
        vcdp->declBus(c+26337,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station alloc_id_2", false,-1, 1,0);
        vcdp->declBit(c+26338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station set_only_strides", false,-1);
        vcdp->declBus(c+26339,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station id_1", false,-1, 1,0);
        vcdp->declBus(c+26340,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station repeat_pixels", false,-1, 4,0);
        vcdp->declBus(c+26341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station pool_stride", false,-1, 1,0);
        vcdp->declBit(c+26342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_entry_bits_complete_on_issue", false,-1);
        vcdp->declBit(c+26343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_entry_1_bits_complete_on_issue", false,-1);
        vcdp->declBit(c+26344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station issue_entry_2_bits_complete_on_issue", false,-1);
        vcdp->declBus(c+26345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station utilization_ld_q_unissued", false,-1, 4,0);
        vcdp->declBus(c+26346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station utilization_st_q_unissued", false,-1, 4,0);
        vcdp->declBus(c+26347,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station utilization_ex_q_unissued", false,-1, 4,0);
        vcdp->declBus(c+26348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station utilization_ld_q", false,-1, 3,0);
        vcdp->declBus(c+26349,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station utilization_ex_q", false,-1, 4,0);
        vcdp->declBus(c+55568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_lo_1", false,-1, 7,0);
        vcdp->declBus(c+55569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_lo_4", false,-1, 7,0);
        vcdp->declBus(c+55570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_lo_7", false,-1, 7,0);
        vcdp->declBus(c+55571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_lo_10", false,-1, 7,0);
        vcdp->declBus(c+55572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_lo_13", false,-1, 7,0);
        vcdp->declBus(c+55573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_lo_16", false,-1, 7,0);
        vcdp->declBus(c+55574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_lo_19", false,-1, 7,0);
        vcdp->declBus(c+55575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_lo_22", false,-1, 7,0);
        vcdp->declBus(c+55576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_lo_25", false,-1, 7,0);
        vcdp->declBus(c+55577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_lo_28", false,-1, 7,0);
        vcdp->declBus(c+55578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_lo_31", false,-1, 7,0);
        vcdp->declBus(c+55579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_lo_34", false,-1, 7,0);
        vcdp->declBus(c+55580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_lo_37", false,-1, 7,0);
        vcdp->declBus(c+55581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_lo_40", false,-1, 7,0);
        vcdp->declBus(c+55582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_lo_43", false,-1, 7,0);
        vcdp->declBus(c+55583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_lo_46", false,-1, 7,0);
        vcdp->declBus(c+55584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_lo_49", false,-1, 7,0);
        vcdp->declBus(c+55585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_lo_52", false,-1, 7,0);
        vcdp->declBus(c+55586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_lo_55", false,-1, 7,0);
        vcdp->declBus(c+55587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_lo_58", false,-1, 7,0);
        vcdp->declBus(c+55588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_lo_61", false,-1, 7,0);
        vcdp->declBus(c+55589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_lo_64", false,-1, 7,0);
        vcdp->declBus(c+55590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_lo_67", false,-1, 7,0);
        vcdp->declBus(c+55591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_lo_70", false,-1, 7,0);
        vcdp->declBus(c+55592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_lo_73", false,-1, 7,0);
        vcdp->declBus(c+55593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_lo_76", false,-1, 7,0);
        vcdp->declBus(c+55594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_lo_79", false,-1, 7,0);
        vcdp->declBus(c+55595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station packed_deps_lo_82", false,-1, 7,0);
        vcdp->declBus(c+26350,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station pop_count_packed_deps_0", false,-1, 4,0);
        vcdp->declBus(c+26351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station pop_count_packed_deps_1", false,-1, 4,0);
        vcdp->declBus(c+26352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station pop_count_packed_deps_2", false,-1, 4,0);
        vcdp->declBus(c+26353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station pop_count_packed_deps_3", false,-1, 4,0);
        vcdp->declBus(c+26354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station pop_count_packed_deps_4", false,-1, 4,0);
        vcdp->declBus(c+26355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station pop_count_packed_deps_5", false,-1, 4,0);
        vcdp->declBus(c+26356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station pop_count_packed_deps_6", false,-1, 4,0);
        vcdp->declBus(c+26357,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station pop_count_packed_deps_7", false,-1, 4,0);
        vcdp->declBus(c+26358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station pop_count_packed_deps_8", false,-1, 4,0);
    }
}
