$date
	Sat Aug 21 02:02:52 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dvsd_8216m9_tb $end
$var wire 16 ! m [15:0] $end
$var reg 8 " a [7:0] $end
$var reg 8 # b [7:0] $end
$var reg 16 $ p [15:0] $end
$var integer 32 % i [31:0] $end
$scope module DUT $end
$var wire 8 & A [7:0] $end
$var wire 8 ' B [7:0] $end
$var wire 16 ( M [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11101110100 (
b110101 '
b100100 &
b0 %
b11101110100 $
b110101 #
b100100 "
b11101110100 !
$end
#5
b10111101011110 $
b1011110 #
b1011110 '
b10111101011110 !
b10111101011110 (
b10000001 "
b10000001 &
b1 %
#10
b11110000110 $
b11010110 #
b11010110 '
b11110000110 !
b11110000110 (
b1001 "
b1001 &
b10 %
#15
b11 %
#20
b1111111000000001 $
b11111111 "
b11111111 &
b1111111000000001 !
b1111111000000001 (
b11111111 #
b11111111 '
#25
