Timing Analyzer report for niosv_g_soc_epcs_sdram_iic_top
Sun Dec  1 18:51:40 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 15. Slow 1200mV 85C Model Setup: 'EXT_CLK_50M'
 16. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Hold: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 19. Slow 1200mV 85C Model Hold: 'EXT_CLK_50M'
 20. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Recovery: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 22. Slow 1200mV 85C Model Recovery: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 23. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 24. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 25. Slow 1200mV 85C Model Removal: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 26. Slow 1200mV 85C Model Removal: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 27. Slow 1200mV 85C Model Metastability Summary
 28. Slow 1200mV 0C Model Fmax Summary
 29. Slow 1200mV 0C Model Setup Summary
 30. Slow 1200mV 0C Model Hold Summary
 31. Slow 1200mV 0C Model Recovery Summary
 32. Slow 1200mV 0C Model Removal Summary
 33. Slow 1200mV 0C Model Minimum Pulse Width Summary
 34. Slow 1200mV 0C Model Setup: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 35. Slow 1200mV 0C Model Setup: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 36. Slow 1200mV 0C Model Setup: 'EXT_CLK_50M'
 37. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 38. Slow 1200mV 0C Model Hold: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 39. Slow 1200mV 0C Model Hold: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 40. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 41. Slow 1200mV 0C Model Hold: 'EXT_CLK_50M'
 42. Slow 1200mV 0C Model Recovery: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 43. Slow 1200mV 0C Model Recovery: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 44. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 45. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 46. Slow 1200mV 0C Model Removal: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 47. Slow 1200mV 0C Model Removal: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 48. Slow 1200mV 0C Model Metastability Summary
 49. Fast 1200mV 0C Model Setup Summary
 50. Fast 1200mV 0C Model Hold Summary
 51. Fast 1200mV 0C Model Recovery Summary
 52. Fast 1200mV 0C Model Removal Summary
 53. Fast 1200mV 0C Model Minimum Pulse Width Summary
 54. Fast 1200mV 0C Model Setup: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 55. Fast 1200mV 0C Model Setup: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 56. Fast 1200mV 0C Model Setup: 'EXT_CLK_50M'
 57. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 58. Fast 1200mV 0C Model Hold: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 59. Fast 1200mV 0C Model Hold: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 60. Fast 1200mV 0C Model Hold: 'EXT_CLK_50M'
 61. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 62. Fast 1200mV 0C Model Recovery: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 63. Fast 1200mV 0C Model Recovery: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 64. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 65. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 66. Fast 1200mV 0C Model Removal: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 67. Fast 1200mV 0C Model Removal: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 68. Fast 1200mV 0C Model Metastability Summary
 69. Multicorner Timing Analysis Summary
 70. Board Trace Model Assignments
 71. Input Transition Times
 72. Signal Integrity Metrics (Slow 1200mv 0c Model)
 73. Signal Integrity Metrics (Slow 1200mv 85c Model)
 74. Signal Integrity Metrics (Fast 1200mv 0c Model)
 75. Setup Transfers
 76. Hold Transfers
 77. Recovery Transfers
 78. Removal Transfers
 79. Report TCCS
 80. Report RSKM
 81. Unconstrained Paths Summary
 82. Clock Status Summary
 83. Unconstrained Input Ports
 84. Unconstrained Output Ports
 85. Unconstrained Input Ports
 86. Unconstrained Output Ports
 87. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                            ;
+-----------------------+------------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                     ;
; Revision Name         ; niosv_g_soc_epcs_sdram_iic_top                             ;
; Device Family         ; Cyclone IV E                                               ;
; Device Name           ; EP4CE22F17C6                                               ;
; Timing Models         ; Final                                                      ;
; Delay Model           ; Combined                                                   ;
; Rise/Fall Delays      ; Enabled                                                    ;
+-----------------------+------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 2.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  19.9%      ;
;     Processor 3            ;  14.8%      ;
;     Processor 4            ;  12.9%      ;
;     Processors 5-14        ;   5.2%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                             ;
+---------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                         ; Status ; Read at                  ;
+---------------------------------------------------------------------------------------+--------+--------------------------+
; ../qsys/NIOSV_G_SOC/synthesis/submodules/altera_reset_controller.sdc                  ; OK     ; Sun Dec  1 18:51:36 2024 ;
; ../qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc ; OK     ; Sun Dec  1 18:51:36 2024 ;
; ../constraints/timing_de0nano_brd.sdc                                                 ; OK     ; Sun Dec  1 18:51:36 2024 ;
+---------------------------------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+------------------------------------------------+--------------------------------------------------+
; Clock Name                                   ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master      ; Source                                         ; Targets                                          ;
+----------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+------------------------------------------------+--------------------------------------------------+
; altera_reserved_tck                          ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;             ;                                                ; { altera_reserved_tck }                          ;
; EXT_CLK_50M                                  ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;             ;                                                ; { EXT_CLK_50M }                                  ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; EXT_CLK_50M ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|inclk[0] ; { NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] } ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[1] ; Generated ; 10.000  ; 100.0 MHz ; -1.666 ; 3.334  ; 50.00      ; 1         ; 2           ; -60.0 ;        ;           ;            ; false    ; EXT_CLK_50M ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|inclk[0] ; { NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[1] } ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; Generated ; 40.000  ; 25.0 MHz  ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; EXT_CLK_50M ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|inclk[0] ; { NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] } ;
+----------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+------------------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                 ;
+------------+-----------------+----------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                   ; Note ;
+------------+-----------------+----------------------------------------------+------+
; 59.55 MHz  ; 59.55 MHz       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ;      ;
; 98.99 MHz  ; 98.99 MHz       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ;      ;
; 135.12 MHz ; 135.12 MHz      ; EXT_CLK_50M                                  ;      ;
; 140.45 MHz ; 140.45 MHz      ; altera_reserved_tck                          ;      ;
+------------+-----------------+----------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                   ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; -0.102 ; -0.203        ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 11.603 ; 0.000         ;
; EXT_CLK_50M                                  ; 12.599 ; 0.000         ;
; altera_reserved_tck                          ; 46.440 ; 0.000         ;
+----------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                   ;
+----------------------------------------------+-------+---------------+
; Clock                                        ; Slack ; End Point TNS ;
+----------------------------------------------+-------+---------------+
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.299 ; 0.000         ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.312 ; 0.000         ;
; EXT_CLK_50M                                  ; 0.343 ; 0.000         ;
; altera_reserved_tck                          ; 0.344 ; 0.000         ;
+----------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 6.152  ; 0.000         ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 17.334 ; 0.000         ;
; altera_reserved_tck                          ; 48.297 ; 0.000         ;
+----------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                ;
+----------------------------------------------+-------+---------------+
; Clock                                        ; Slack ; End Point TNS ;
+----------------------------------------------+-------+---------------+
; altera_reserved_tck                          ; 1.076 ; 0.000         ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 1.796 ; 0.000         ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 2.432 ; 0.000         ;
+----------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                     ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 4.660  ; 0.000         ;
; EXT_CLK_50M                                  ; 9.578  ; 0.000         ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 19.739 ; 0.000         ;
; altera_reserved_tck                          ; 49.553 ; 0.000         ;
+----------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                             ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -0.102 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 10.018     ;
; -0.101 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[76]                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 10.017     ;
; -0.054 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 9.978      ;
; -0.051 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[76]                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 9.975      ;
; -0.014 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 9.926      ;
; -0.011 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[76]                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 9.923      ;
; 0.037  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 9.875      ;
; 0.040  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[76]                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 9.872      ;
; 0.048  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 9.864      ;
; 0.051  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[76]                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 9.861      ;
; 0.087  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[2]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 9.825      ;
; 0.090  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[2]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[76]                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 9.822      ;
; 0.094  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 9.818      ;
; 0.097  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[76]                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 9.815      ;
; 0.121  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[3]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 9.791      ;
; 0.124  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[3]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[76]                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 9.788      ;
; 0.131  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|state.ST_IDLE                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 9.773      ;
; 0.132  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|state.ST_IDLE                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[76]                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 9.772      ;
; 0.155  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[2]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 9.757      ;
; 0.158  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[2]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[76]                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 9.754      ;
; 0.164  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|M0_multicycle_instr_pending~0_OTERM1081                                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 9.753      ;
; 0.167  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|M0_multicycle_instr_pending~0_OTERM1081                                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[76]                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 9.750      ;
; 0.172  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[10]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.320      ; 10.143     ;
; 0.174  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[12]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.320      ; 10.141     ;
; 0.179  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_instr_valid                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 9.736      ;
; 0.182  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_instr_valid                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[76]                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 9.733      ;
; 0.204  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[10]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.308      ; 10.099     ;
; 0.206  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[12]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.308      ; 10.097     ;
; 0.216  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[10]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.312      ; 10.091     ;
; 0.218  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[12]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.312      ; 10.089     ;
; 0.220  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|altsyncram:victim_buffer|altsyncram_46f1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.189      ; 9.997      ;
; 0.234  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.303      ; 10.064     ;
; 0.234  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.303      ; 10.064     ;
; 0.234  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.303      ; 10.064     ;
; 0.234  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.303      ; 10.064     ;
; 0.234  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.303      ; 10.064     ;
; 0.234  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.303      ; 10.064     ;
; 0.234  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.303      ; 10.064     ;
; 0.255  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[10]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.308      ; 10.048     ;
; 0.257  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[12]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.308      ; 10.046     ;
; 0.263  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.301      ; 10.033     ;
; 0.263  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.301      ; 10.033     ;
; 0.263  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.301      ; 10.033     ;
; 0.265  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.301      ; 10.031     ;
; 0.271  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.273      ; 9.997      ;
; 0.271  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.273      ; 9.997      ;
; 0.271  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.273      ; 9.997      ;
; 0.271  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.273      ; 9.997      ;
; 0.271  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.273      ; 9.997      ;
; 0.271  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.273      ; 9.997      ;
; 0.271  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.273      ; 9.997      ;
; 0.271  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.273      ; 9.997      ;
; 0.271  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.273      ; 9.997      ;
; 0.273  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[21]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.277      ; 9.999      ;
; 0.273  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[4]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 9.639      ;
; 0.274  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[10]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.308      ; 10.029     ;
; 0.275  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.294      ; 10.014     ;
; 0.276  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[4]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[76]                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 9.636      ;
; 0.276  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[12]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.308      ; 10.027     ;
; 0.278  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|altsyncram:victim_buffer|altsyncram_46f1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.197      ; 9.947      ;
; 0.281  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.272      ; 9.986      ;
; 0.281  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.272      ; 9.986      ;
; 0.281  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.272      ; 9.986      ;
; 0.281  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.272      ; 9.986      ;
; 0.281  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.272      ; 9.986      ;
; 0.281  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.272      ; 9.986      ;
; 0.281  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.272      ; 9.986      ;
; 0.281  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.272      ; 9.986      ;
; 0.281  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.272      ; 9.986      ;
; 0.286  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.311      ; 10.020     ;
; 0.286  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.311      ; 10.020     ;
; 0.286  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.311      ; 10.020     ;
; 0.286  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.311      ; 10.020     ;
; 0.286  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.311      ; 10.020     ;
; 0.286  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.311      ; 10.020     ;
; 0.286  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.311      ; 10.020     ;
; 0.288  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.281      ; 9.988      ;
; 0.288  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.281      ; 9.988      ;
; 0.288  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.281      ; 9.988      ;
; 0.288  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.281      ; 9.988      ;
; 0.288  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.281      ; 9.988      ;
; 0.288  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.281      ; 9.988      ;
; 0.288  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.281      ; 9.988      ;
; 0.288  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.281      ; 9.988      ;
; 0.288  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.281      ; 9.988      ;
; 0.289  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[4]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 9.633      ;
; 0.292  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[4]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[76]                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 9.630      ;
; 0.300  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_arlen_q[0]                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.289      ; 9.984      ;
; 0.300  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.309      ; 10.004     ;
; 0.302  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.309      ; 10.002     ;
; 0.303  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.309      ; 10.001     ;
; 0.303  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.309      ; 10.001     ;
; 0.305  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[2]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[10]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.308      ; 9.998      ;
; 0.305  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[21]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.265      ; 9.955      ;
; 0.307  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[2]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[12]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.308      ; 9.996      ;
; 0.308  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.302      ; 9.989      ;
; 0.320  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[10]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.308      ; 9.983      ;
; 0.320  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|altsyncram:victim_buffer|altsyncram_46f1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.185      ; 9.893      ;
; 0.321  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.275      ; 9.949      ;
; 0.322  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[12]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.308      ; 9.981      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                           ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 11.603 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.071     ; 8.321      ;
; 11.656 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.071     ; 8.268      ;
; 11.818 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[1]                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 8.105      ;
; 11.818 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0]                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 8.105      ;
; 11.845 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.274      ; 8.424      ;
; 11.845 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.274      ; 8.424      ;
; 12.551 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|packet_in_progress                                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.075     ; 7.369      ;
; 12.640 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.083     ; 7.272      ;
; 12.640 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.083     ; 7.272      ;
; 12.640 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.083     ; 7.272      ;
; 12.694 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.083     ; 7.218      ;
; 12.694 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.083     ; 7.218      ;
; 12.823 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.060     ; 7.112      ;
; 12.823 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.060     ; 7.112      ;
; 12.823 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.060     ; 7.112      ;
; 12.823 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.060     ; 7.112      ;
; 12.823 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.060     ; 7.112      ;
; 12.841 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.060     ; 7.094      ;
; 12.841 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.060     ; 7.094      ;
; 12.841 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.060     ; 7.094      ;
; 12.841 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.060     ; 7.094      ;
; 12.841 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.060     ; 7.094      ;
; 12.841 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.060     ; 7.094      ;
; 12.841 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.060     ; 7.094      ;
; 12.841 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.060     ; 7.094      ;
; 12.841 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.060     ; 7.094      ;
; 12.850 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.073     ; 7.072      ;
; 12.851 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.075     ; 7.069      ;
; 12.854 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.075     ; 7.066      ;
; 12.986 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.071     ; 6.938      ;
; 12.986 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.071     ; 6.938      ;
; 12.986 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.071     ; 6.938      ;
; 12.986 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.071     ; 6.938      ;
; 12.986 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.071     ; 6.938      ;
; 13.150 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.289      ; 7.134      ;
; 13.150 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.289      ; 7.134      ;
; 13.150 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.289      ; 7.134      ;
; 13.269 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 6.650      ;
; 13.269 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 6.650      ;
; 13.269 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[3]                                                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 6.650      ;
; 13.269 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 6.650      ;
; 13.344 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[0]                                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.087     ; 6.564      ;
; 13.344 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[2]                                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.087     ; 6.564      ;
; 13.404 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[0][127]                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 6.515      ;
; 13.466 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem_used[1]                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 6.453      ;
; 13.469 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem_used[0]                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 6.450      ;
; 13.619 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.314      ; 6.690      ;
; 13.648 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.071     ; 6.276      ;
; 13.689 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.065     ; 6.241      ;
; 13.689 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.065     ; 6.241      ;
; 13.796 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[1]                                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 6.123      ;
; 13.796 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[3]                                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 6.123      ;
; 13.940 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.071     ; 5.984      ;
; 13.940 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.071     ; 5.984      ;
; 13.940 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.071     ; 5.984      ;
; 13.940 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.071     ; 5.984      ;
; 13.940 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.071     ; 5.984      ;
; 13.940 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.071     ; 5.984      ;
; 13.940 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.071     ; 5.984      ;
; 13.940 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.071     ; 5.984      ;
; 13.958 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.071     ; 5.966      ;
; 13.980 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][127]                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 5.939      ;
; 13.996 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.083     ; 5.916      ;
; 13.996 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.083     ; 5.916      ;
; 13.996 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106]                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.083     ; 5.916      ;
; 13.996 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.083     ; 5.916      ;
; 14.008 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|packet_in_progress                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 5.911      ;
; 14.012 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[19] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.075     ; 5.908      ;
; 14.016 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[20] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 5.905      ;
; 14.033 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.073     ; 5.889      ;
; 14.033 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.073     ; 5.889      ;
; 14.033 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.073     ; 5.889      ;
; 14.033 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.073     ; 5.889      ;
; 14.035 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[10]                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.084     ; 5.876      ;
; 14.057 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[14] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 5.877      ;
; 14.057 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[13] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 5.877      ;
; 14.057 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[8]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 5.877      ;
; 14.057 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[7]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 5.877      ;
; 14.057 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[3]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 5.877      ;
; 14.057 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[1]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 5.877      ;
; 14.057 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[0]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 5.877      ;
; 14.057 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[2]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 5.877      ;
; 14.057 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[10] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 5.877      ;
; 14.057 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[12] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 5.877      ;
; 14.057 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[15] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 5.877      ;
; 14.086 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[0][128]                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 5.833      ;
; 14.147 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7]                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.084     ; 5.764      ;
; 14.176 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 5.753      ;
; 14.176 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 5.753      ;
; 14.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.073     ; 5.744      ;
; 14.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.073     ; 5.744      ;
; 14.182 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7]                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.082     ; 5.731      ;
; 14.182 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[8]                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.082     ; 5.731      ;
; 14.182 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.082     ; 5.731      ;
; 14.182 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.082     ; 5.731      ;
; 14.182 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.082     ; 5.731      ;
; 14.182 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.082     ; 5.731      ;
; 14.193 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.088     ; 5.714      ;
; 14.193 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.088     ; 5.714      ;
; 14.193 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.088     ; 5.714      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'EXT_CLK_50M'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.599 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 7.334      ;
; 12.606 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 7.327      ;
; 12.766 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 7.167      ;
; 12.864 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 7.069      ;
; 13.211 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.446     ; 6.338      ;
; 13.224 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 6.709      ;
; 13.296 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 6.637      ;
; 13.486 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 6.447      ;
; 13.590 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 6.343      ;
; 13.590 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 6.343      ;
; 13.597 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 6.336      ;
; 13.597 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 6.336      ;
; 13.757 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 6.176      ;
; 13.757 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 6.176      ;
; 13.855 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 6.078      ;
; 13.855 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 6.078      ;
; 13.858 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|waitrequest_reset_override                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.063     ; 6.074      ;
; 14.068 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                                            ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 5.865      ;
; 14.075 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                                            ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 5.858      ;
; 14.204 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.446     ; 5.345      ;
; 14.204 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.446     ; 5.345      ;
; 14.217 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 5.716      ;
; 14.217 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 5.716      ;
; 14.235 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                                            ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 5.698      ;
; 14.283 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg               ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 5.650      ;
; 14.283 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]              ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 5.650      ;
; 14.283 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 5.650      ;
; 14.283 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 5.650      ;
; 14.283 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 5.650      ;
; 14.287 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 5.646      ;
; 14.287 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 5.646      ;
; 14.290 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg               ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 5.643      ;
; 14.290 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]              ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 5.643      ;
; 14.290 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 5.643      ;
; 14.290 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 5.643      ;
; 14.290 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 5.643      ;
; 14.307 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]              ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.061     ; 5.627      ;
; 14.314 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]              ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.061     ; 5.620      ;
; 14.333 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                                            ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 5.600      ;
; 14.340 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; 0.312      ; 5.967      ;
; 14.347 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; 0.312      ; 5.960      ;
; 14.350 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.063     ; 5.582      ;
; 14.350 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]            ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.063     ; 5.582      ;
; 14.350 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]            ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.063     ; 5.582      ;
; 14.350 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]            ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.063     ; 5.582      ;
; 14.350 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]            ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.063     ; 5.582      ;
; 14.350 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]              ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.063     ; 5.582      ;
; 14.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.063     ; 5.575      ;
; 14.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]            ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.063     ; 5.575      ;
; 14.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]            ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.063     ; 5.575      ;
; 14.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]            ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.063     ; 5.575      ;
; 14.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]            ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.063     ; 5.575      ;
; 14.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]              ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.063     ; 5.575      ;
; 14.438 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                                            ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 5.495      ;
; 14.445 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                                            ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 5.488      ;
; 14.450 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg               ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 5.483      ;
; 14.450 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]              ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 5.483      ;
; 14.450 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 5.483      ;
; 14.450 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 5.483      ;
; 14.450 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 5.483      ;
; 14.474 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]              ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.061     ; 5.460      ;
; 14.507 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; 0.312      ; 5.800      ;
; 14.511 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; 0.312      ; 5.796      ;
; 14.517 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.063     ; 5.415      ;
; 14.517 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]            ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.063     ; 5.415      ;
; 14.517 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]            ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.063     ; 5.415      ;
; 14.517 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]            ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.063     ; 5.415      ;
; 14.517 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]            ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.063     ; 5.415      ;
; 14.517 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]              ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.063     ; 5.415      ;
; 14.518 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; 0.312      ; 5.789      ;
; 14.548 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg               ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 5.385      ;
; 14.548 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]              ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 5.385      ;
; 14.548 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 5.385      ;
; 14.548 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 5.385      ;
; 14.548 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 5.385      ;
; 14.550 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 5.383      ;
; 14.550 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 5.383      ;
; 14.569 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 5.364      ;
; 14.569 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 5.364      ;
; 14.572 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]              ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.061     ; 5.362      ;
; 14.574 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.446     ; 4.975      ;
; 14.580 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                  ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 5.353      ;
; 14.580 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 5.353      ;
; 14.580 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]             ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 5.353      ;
; 14.580 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]             ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 5.353      ;
; 14.580 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]             ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 5.353      ;
; 14.580 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 5.353      ;
; 14.587 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                  ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 5.346      ;
; 14.587 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 5.346      ;
; 14.587 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]             ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 5.346      ;
; 14.587 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]             ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 5.346      ;
; 14.587 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]             ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 5.346      ;
; 14.587 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 5.346      ;
; 14.605 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; 0.312      ; 5.702      ;
; 14.605 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                                            ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 5.328      ;
; 14.615 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.063     ; 5.317      ;
; 14.615 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]            ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.063     ; 5.317      ;
; 14.615 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]            ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.063     ; 5.317      ;
; 14.615 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]            ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.063     ; 5.317      ;
; 14.615 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]            ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.063     ; 5.317      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.440 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.180      ; 3.735      ;
; 46.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.180      ; 3.731      ;
; 46.491 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.180      ; 3.684      ;
; 46.629 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.194     ; 3.172      ;
; 46.685 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.180      ; 3.490      ;
; 46.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.180      ; 3.226      ;
; 47.054 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.180      ; 3.121      ;
; 47.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 2.990      ;
; 47.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.180      ; 2.976      ;
; 47.324 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.182      ; 2.853      ;
; 47.331 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.182      ; 2.846      ;
; 47.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.182      ; 2.823      ;
; 47.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.182      ; 2.765      ;
; 47.496 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[0]                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.183      ; 2.682      ;
; 47.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.180      ; 2.621      ;
; 47.606 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.180      ; 2.569      ;
; 47.881 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 2.292      ;
; 47.890 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.180      ; 2.285      ;
; 47.975 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 2.199      ;
; 48.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.185      ; 2.175      ;
; 48.285 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.185      ; 1.895      ;
; 48.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.182      ; 1.774      ;
; 48.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.180      ; 1.714      ;
; 48.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.182      ; 1.645      ;
; 49.339 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.180      ; 0.836      ;
; 93.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 6.139      ;
; 93.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 6.139      ;
; 93.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 6.139      ;
; 93.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 6.139      ;
; 93.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 6.139      ;
; 93.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[6]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 6.139      ;
; 93.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 6.139      ;
; 93.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 6.139      ;
; 93.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 6.139      ;
; 93.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 6.139      ;
; 93.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 6.109      ;
; 93.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 6.109      ;
; 93.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 6.109      ;
; 93.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 6.109      ;
; 93.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 6.109      ;
; 93.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[6]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 6.109      ;
; 93.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 6.109      ;
; 93.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 6.109      ;
; 93.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 6.109      ;
; 93.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 6.109      ;
; 94.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.908      ;
; 94.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.908      ;
; 94.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.908      ;
; 94.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.908      ;
; 94.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.908      ;
; 94.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[6]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.908      ;
; 94.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.908      ;
; 94.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.908      ;
; 94.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.908      ;
; 94.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.908      ;
; 94.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.268      ; 5.970      ;
; 94.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[29]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.268      ; 5.970      ;
; 94.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[30]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.268      ; 5.970      ;
; 94.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[28]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.268      ; 5.970      ;
; 94.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[31]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.268      ; 5.970      ;
; 94.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[21]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.268      ; 5.970      ;
; 94.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[22]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.268      ; 5.970      ;
; 94.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[17]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.268      ; 5.970      ;
; 94.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.268      ; 5.970      ;
; 94.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[13]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.268      ; 5.970      ;
; 94.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.272      ; 5.954      ;
; 94.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[4]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.272      ; 5.954      ;
; 94.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.272      ; 5.954      ;
; 94.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.272      ; 5.954      ;
; 94.323 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.268      ; 5.940      ;
; 94.323 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[29]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.268      ; 5.940      ;
; 94.323 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[30]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.268      ; 5.940      ;
; 94.323 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[28]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.268      ; 5.940      ;
; 94.323 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[31]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.268      ; 5.940      ;
; 94.323 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[21]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.268      ; 5.940      ;
; 94.323 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[22]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.268      ; 5.940      ;
; 94.323 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[17]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.268      ; 5.940      ;
; 94.323 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.268      ; 5.940      ;
; 94.323 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[13]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.268      ; 5.940      ;
; 94.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.272      ; 5.924      ;
; 94.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[4]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.272      ; 5.924      ;
; 94.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.272      ; 5.924      ;
; 94.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.272      ; 5.924      ;
; 94.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.484      ;
; 94.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.484      ;
; 94.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.484      ;
; 94.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.484      ;
; 94.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[5]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.484      ;
; 94.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[8]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.484      ;
; 94.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[6]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.484      ;
; 94.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[7]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.484      ;
; 94.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.484      ;
; 94.489 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.454      ;
; 94.489 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.454      ;
; 94.489 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.454      ;
; 94.489 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.454      ;
; 94.489 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[5]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.454      ;
; 94.489 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[8]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.454      ;
; 94.489 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[6]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.454      ;
; 94.489 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[7]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.454      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                                            ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.299 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|redist13_yAddr_uid35_fpSqrtTest_b_7_q[5] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|altsyncram:memoryC0_uid62_sqrtTables_lutmem_dmem|altsyncram_7he1:auto_generated|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.867      ;
; 0.304 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|redist13_yAddr_uid35_fpSqrtTest_b_7_q[2] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|altsyncram:memoryC0_uid62_sqrtTables_lutmem_dmem|altsyncram_7he1:auto_generated|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.379      ; 0.870      ;
; 0.306 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|redist13_yAddr_uid35_fpSqrtTest_b_7_q[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|altsyncram:memoryC0_uid62_sqrtTables_lutmem_dmem|altsyncram_7he1:auto_generated|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.383      ; 0.876      ;
; 0.310 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|redist12_yAddr_uid35_fpSqrtTest_b_2_q[6] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|altsyncram:memoryC1_uid65_sqrtTables_lutmem_dmem|altsyncram_2he1:auto_generated|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.878      ;
; 0.313 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|redist13_yAddr_uid35_fpSqrtTest_b_7_q[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|altsyncram:memoryC0_uid62_sqrtTables_lutmem_dmem|altsyncram_7he1:auto_generated|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.881      ;
; 0.314 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[2]                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.382      ; 0.883      ;
; 0.314 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|redist12_yAddr_uid35_fpSqrtTest_b_2_q[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|altsyncram:memoryC1_uid65_sqrtTables_lutmem_dmem|altsyncram_2he1:auto_generated|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.882      ;
; 0.316 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[0]                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.382      ; 0.885      ;
; 0.318 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|C1_victim_tag[16]                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_ram:non_ecc_tagram.dcache_tag_ram|altsyncram:ram_no_ecc.data_ram|altsyncram_tnj1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.383      ; 0.888      ;
; 0.318 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|redist12_yAddr_uid35_fpSqrtTest_b_2_q[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|altsyncram:memoryC1_uid65_sqrtTables_lutmem_dmem|altsyncram_2he1:auto_generated|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.883      ;
; 0.319 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|C1_victim_tag[17]                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_ram:non_ecc_tagram.dcache_tag_ram|altsyncram:ram_no_ecc.data_ram|altsyncram_tnj1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.383      ; 0.889      ;
; 0.320 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|C1_victim_tag[15]                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_ram:non_ecc_tagram.dcache_tag_ram|altsyncram:ram_no_ecc.data_ram|altsyncram_tnj1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.383      ; 0.890      ;
; 0.321 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|C1_victim_tag[14]                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_ram:non_ecc_tagram.dcache_tag_ram|altsyncram:ram_no_ecc.data_ram|altsyncram_tnj1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.383      ; 0.891      ;
; 0.321 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|address_transfer[24]                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|niosv_ram:non_ecc_iram.icache_tag_ram|altsyncram:ram_no_ecc.data_ram|altsyncram_nnj1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.383      ; 0.891      ;
; 0.321 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|address_transfer[25]                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|niosv_ram:non_ecc_iram.icache_tag_ram|altsyncram:ram_no_ecc.data_ram|altsyncram_nnj1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.383      ; 0.891      ;
; 0.322 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|C1_victim_tag[11]                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_ram:non_ecc_tagram.dcache_tag_ram|altsyncram:ram_no_ecc.data_ram|altsyncram_tnj1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.383      ; 0.892      ;
; 0.323 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|redist12_yAddr_uid35_fpSqrtTest_b_2_q[7] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|altsyncram:memoryC1_uid65_sqrtTables_lutmem_dmem|altsyncram_2he1:auto_generated|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.380      ; 0.890      ;
; 0.327 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|write_ptr[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|altsyncram:victim_buffer|altsyncram_46f1:auto_generated|ram_block1a0~porta_address_reg0                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.386      ; 0.900      ;
; 0.328 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|C1_victim_tag[18]                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_ram:non_ecc_tagram.dcache_tag_ram|altsyncram:ram_no_ecc.data_ram|altsyncram_tnj1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.383      ; 0.898      ;
; 0.328 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|redist13_yAddr_uid35_fpSqrtTest_b_7_q[6] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|altsyncram:memoryC0_uid62_sqrtTables_lutmem_dmem|altsyncram_7he1:auto_generated|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.896      ;
; 0.332 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|address_transfer[22]                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|niosv_ram:non_ecc_iram.icache_tag_ram|altsyncram:ram_no_ecc.data_ram|altsyncram_nnj1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.383      ; 0.902      ;
; 0.333 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[5]                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.382      ; 0.902      ;
; 0.336 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|write_ptr[2]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|altsyncram:victim_buffer|altsyncram_46f1:auto_generated|ram_block1a0~porta_address_reg0                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.386      ; 0.909      ;
; 0.339 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[4]                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.382      ; 0.908      ;
; 0.340 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[10]                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[10]                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.577      ;
; 0.340 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[12]                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[12]                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|address_transfer[27]                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|niosv_ram:non_ecc_iram.icache_tag_ram|altsyncram:ram_no_ecc.data_ram|altsyncram_nnj1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.383      ; 0.911      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|saved_grant[3]                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|saved_grant[3]                                                                                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                                                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|saved_grant[1]                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|saved_grant[1]                                                                                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|saved_grant[0]                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|saved_grant[0]                                                                                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[23]                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[23]                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[8]                                                                                                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[8]                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[18]                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[18]                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|saved_grant[0]                                                                                                                                                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|saved_grant[0]                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|saved_grant[1]                                                                                                                                                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|saved_grant[1]                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|packet_in_progress                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|packet_in_progress                                                                                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_adrs|count[3]                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_adrs|count[3]                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_adrs|count[2]                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_adrs|count[2]                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_adrs|count[1]                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_adrs|count[1]                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_adrs|count[0]                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_adrs|count[0]                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[4]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[4]                                                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[3]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[3]                                                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[6]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[6]                                                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[7]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[7]                                                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[8]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[8]                                                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[10]                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[10]                                                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]                                                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13]                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13]                                                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:read_cmd|bc_eq_0                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:read_cmd|bc_eq_0                                                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA_input_efifo_module:the_NIOSV_G_SOC_SDRAM_CONTROLLER_DATA_input_efifo_module|entries[1]                                                                                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA_input_efifo_module:the_NIOSV_G_SOC_SDRAM_CONTROLLER_DATA_input_efifo_module|entries[1]                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[9]                                                                                                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[9]                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[13]                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[13]                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[14]                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[14]                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[15]                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[15]                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[25]                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[25]                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[16]                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[16]                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15]                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15]                                                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18]                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18]                                                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fetch:instr_fetch_inst|flush_count[2]                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fetch:instr_fetch_inst|flush_count[2]                                                                                                                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fetch:instr_fetch_inst|flush_count[0]                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fetch:instr_fetch_inst|flush_count[0]                                                                                                                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[2]                                                                                                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[2]                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[4]                                                                                                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[4]                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_arlen_q[0]                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_arlen_q[0]                                                                                                                                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[3]                                                                                                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[3]                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[19]                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[19]                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[20]                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[20]                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[22]                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[22]                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[21]                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[21]                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                              ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.383      ; 0.882      ;
; 0.320 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[4]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.382      ; 0.889      ;
; 0.321 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.382      ; 0.890      ;
; 0.322 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.383      ; 0.892      ;
; 0.322 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[6]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.382      ; 0.891      ;
; 0.323 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.382      ; 0.892      ;
; 0.323 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[3]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.382      ; 0.892      ;
; 0.323 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[5]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.382      ; 0.892      ;
; 0.324 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.382      ; 0.893      ;
; 0.325 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.384      ; 0.896      ;
; 0.328 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|wr_ptr[5]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.384      ; 0.899      ;
; 0.329 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|wr_ptr[0]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.384      ; 0.900      ;
; 0.338 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.383      ; 0.908      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|wr_ptr[3]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.384      ; 0.912      ;
; 0.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 0.577      ;
; 0.343 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 0.577      ;
; 0.344 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.383      ; 0.914      ;
; 0.356 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][127]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][127]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                                                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|empty                                                                                                                                                                                                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|empty                                                                                                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[5]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[5]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[3]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[3]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[4]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[4]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[6]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[6]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_cnt[1]                                                                                                                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_cnt[1]                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_cnt[0]                                                                                                                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_cnt[0]                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|streg_datain_reg                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|streg_datain_reg                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|add_msb_reg                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|add_msb_reg                                                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_sppoll_reg                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_sppoll_reg                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_wrpoll_reg                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_wrpoll_reg                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|dvalid_reg                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|dvalid_reg                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:read_flag_status_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:read_flag_status_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_pgwrop_reg                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_pgwrop_reg                                                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]                                                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][128]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][128]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][127]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][127]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                                                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[3]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[3]                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[2]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[2]                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[5]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[5]                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[6]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[6]                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[4]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[4]                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[7]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[7]                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_write_reg                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_write_reg                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_erase_reg                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_erase_reg                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                                                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|back_pressured_ctrl                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|back_pressured_ctrl                                                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|read_status_en                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|read_status_en                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_status_reg                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_status_reg                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_prog_avl_mem_translator|end_begintransfer                                                                                                                                                                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_prog_avl_mem_translator|end_begintransfer                                                                                                                                                                                                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][128]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][128]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[0]                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[0]                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_controller_prog_avl_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_controller_prog_avl_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_prog_avl_mem_translator|in_transfer                                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_prog_avl_mem_translator|in_transfer                                                                                                                                                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'EXT_CLK_50M'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.343 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_clks_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_clks_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.077      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][127]                                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][127]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE               ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS         ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                                              ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.078      ; 0.593      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][128]                                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][128]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][83]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][83]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][82]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][82]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][84]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][84]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][80]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][80]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][79]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][79]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][78]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][78]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][81]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][81]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][76]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][76]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][77]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][77]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.078      ; 0.594      ;
; 0.359 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.077      ; 0.593      ;
; 0.361 ; pwrup_timer[0]                                                                                                                                                                                                                                          ; pwrup_timer[0]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.580      ;
; 0.372 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[1]                                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_G_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_G_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.592      ;
; 0.375 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_G_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_G_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_G_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_G_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                     ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.594      ;
; 0.390 ; pwrup_timer[7]                                                                                                                                                                                                                                          ; pwrup_timer[7]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.609      ;
; 0.480 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                                            ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.699      ;
; 0.484 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|prev_reset                                                                                                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.703      ;
; 0.502 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.077      ; 0.736      ;
; 0.519 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.738      ;
; 0.554 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                                            ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.773      ;
; 0.558 ; pwrup_timer[6]                                                                                                                                                                                                                                          ; pwrup_timer[6]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.777      ;
; 0.559 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.077      ; 0.793      ;
; 0.560 ; pwrup_timer[4]                                                                                                                                                                                                                                          ; pwrup_timer[4]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.779      ;
; 0.561 ; pwrup_timer[2]                                                                                                                                                                                                                                          ; pwrup_timer[2]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.780      ;
; 0.562 ; pwrup_timer[3]                                                                                                                                                                                                                                          ; pwrup_timer[3]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.781      ;
; 0.563 ; pwrup_timer[5]                                                                                                                                                                                                                                          ; pwrup_timer[5]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.782      ;
; 0.572 ; pwrup_timer[0]                                                                                                                                                                                                                                          ; pwrup_timer[1]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.791      ;
; 0.573 ; pwrup_timer[1]                                                                                                                                                                                                                                          ; pwrup_timer[1]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.792      ;
; 0.588 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|waitrequest_reset_override                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.807      ;
; 0.597 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.816      ;
; 0.601 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.442      ; 1.200      ;
; 0.602 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.445      ; 1.204      ;
; 0.622 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.841      ;
; 0.622 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.442      ; 1.221      ;
; 0.634 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.445      ; 1.236      ;
; 0.639 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.077      ; 0.873      ;
; 0.644 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.863      ;
; 0.647 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg               ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.866      ;
; 0.649 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.868      ;
; 0.650 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.063      ; 0.870      ;
; 0.661 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.077      ; 0.895      ;
; 0.670 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg               ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.889      ;
; 0.680 ; pwrup_timer[3]                                                                                                                                                                                                                                          ; pwrup_timer[0]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.899      ;
; 0.692 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][78]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_clks_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                        ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.911      ;
; 0.708 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][76]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_clks_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                        ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.927      ;
; 0.708 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.077      ; 0.942      ;
; 0.728 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][82]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_clks_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]                                        ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.947      ;
; 0.736 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][77]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.955      ;
; 0.738 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.063      ; 0.958      ;
; 0.738 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.077      ; 0.972      ;
; 0.743 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.063      ; 0.963      ;
; 0.744 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][80]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_clks_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                        ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.963      ;
; 0.746 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.965      ;
; 0.746 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[9]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.965      ;
; 0.747 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[10] ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.966      ;
; 0.756 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                                                                        ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.428      ; 1.341      ;
; 0.756 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][128]                                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[127]                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.078      ; 0.991      ;
; 0.763 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                             ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.063      ; 0.983      ;
; 0.782 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]              ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 1.001      ;
; 0.784 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                                              ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.061      ; 1.002      ;
; 0.788 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 1.007      ;
; 0.788 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS         ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 1.007      ;
; 0.788 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][83]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][83]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 1.007      ;
; 0.789 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.078      ; 1.024      ;
; 0.790 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][77]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][77]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 1.009      ;
; 0.792 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.063      ; 1.012      ;
; 0.793 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.442      ; 1.392      ;
; 0.800 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.078      ; 1.035      ;
; 0.802 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[10] ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 1.021      ;
; 0.803 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.077      ; 1.037      ;
; 0.804 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; -0.264     ; 0.697      ;
; 0.804 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]            ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; -0.264     ; 0.697      ;
; 0.804 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[8]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 1.023      ;
; 0.805 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]              ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; -0.264     ; 0.698      ;
; 0.807 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 1.026      ;
; 0.807 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][81]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][81]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 1.026      ;
; 0.808 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][79]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][79]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 1.027      ;
; 0.809 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[7]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 1.028      ;
; 0.809 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 1.028      ;
; 0.810 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[9]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 1.029      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.344 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[1]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|dmi_status[0]                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|dmi_status[0]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[6]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[6]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[7]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[7]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[14]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[14]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[15]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[15]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[13]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[13]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[12]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[12]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[31]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[31]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[33]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[33]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[32]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[32]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[30]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[30]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[29]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[29]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[26]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[26]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[27]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[27]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[28]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[28]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[23]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[23]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[25]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[25]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[24]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[24]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[22]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[22]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[19]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[19]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[21]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[21]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[20]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[20]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[18]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[18]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[17]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[17]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[16]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[16]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[11]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[11]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[10]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[10]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[9]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[9]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[8]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[8]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[5]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[5]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[4]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[3]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[3]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[2]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|read_rsp_pndg                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|read_rsp_pndg                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.592      ;
; 0.360 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.593      ;
; 0.360 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.594      ;
; 0.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.363 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|full1                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.597      ;
; 0.366 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.600      ;
; 0.372 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[6]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[40]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[40]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[31]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[31]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[30]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[30]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[14]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[14]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[15]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[5]                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[4]                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[23]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[28]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[30]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[11]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[5]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[8]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[20]                                                                                                                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[19]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[14]                                                                                                                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[13]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[42]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[42]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[27]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[27]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[28]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[28]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[25]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[25]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[18]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[18]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[11]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[11]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[7]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[7]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[14]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[7]                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[8]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[17]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[20]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[22]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[24]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[13]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[2]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                    ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 6.152 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[9]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.166     ; 3.574      ;
; 6.152 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[7]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.169     ; 3.571      ;
; 6.152 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[10]                                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.166     ; 3.574      ;
; 6.152 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[11]                                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.166     ; 3.574      ;
; 6.152 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[14]                                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.166     ; 3.574      ;
; 6.152 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[2]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.168     ; 3.572      ;
; 6.152 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[13]                                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.166     ; 3.574      ;
; 6.153 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[12]                                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.169     ; 3.570      ;
; 6.153 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[8]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.166     ; 3.573      ;
; 6.217 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[1]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.206     ; 3.469      ;
; 6.217 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[0]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.206     ; 3.469      ;
; 6.223 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[1]                                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.111     ; 3.566      ;
; 6.223 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[0]                                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.111     ; 3.566      ;
; 6.229 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[3]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.196     ; 3.467      ;
; 6.234 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[6]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.189     ; 3.469      ;
; 6.234 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[5]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.189     ; 3.469      ;
; 6.235 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_bank[1]                                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 3.575      ;
; 6.235 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_bank[0]                                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 3.574      ;
; 6.235 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[11]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.101     ; 3.564      ;
; 6.235 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[10]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.103     ; 3.562      ;
; 6.235 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[5]                                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 3.574      ;
; 6.235 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[4]                                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 3.577      ;
; 6.235 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[14]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.576      ;
; 6.235 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[13]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.576      ;
; 6.235 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[11]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.576      ;
; 6.235 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[10]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.576      ;
; 6.235 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[9]                                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.576      ;
; 6.235 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[7]                                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 3.573      ;
; 6.235 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[3]                                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.101     ; 3.564      ;
; 6.235 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[2]                                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 3.574      ;
; 6.236 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_dqm[1]                                                                                                                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 3.572      ;
; 6.236 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_dqm[0]                                                                                                                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 3.572      ;
; 6.236 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[12]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.097     ; 3.567      ;
; 6.236 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[8]                                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.096     ; 3.568      ;
; 6.236 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[7]                                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 3.572      ;
; 6.236 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[6]                                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 3.574      ;
; 6.236 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[3]                                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 3.574      ;
; 6.236 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[2]                                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.575      ;
; 6.236 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[1]                                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.575      ;
; 6.236 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[12]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 3.572      ;
; 6.236 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[8]                                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.575      ;
; 6.237 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[4]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.190     ; 3.465      ;
; 6.237 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[15]                                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.190     ; 3.465      ;
; 6.238 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[9]                                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.095     ; 3.567      ;
; 6.238 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[0]                                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.095     ; 3.567      ;
; 6.240 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[6]                                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 3.566      ;
; 6.240 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[5]                                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 3.566      ;
; 6.243 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[15]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.095     ; 3.562      ;
; 6.243 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[4]                                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.095     ; 3.562      ;
; 6.263 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi0_btn_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 3.642      ;
; 6.263 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi0_btn_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 3.642      ;
; 6.263 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi0_btn_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 3.642      ;
; 6.302 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[93]                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.097     ; 3.596      ;
; 6.302 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[92]                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.098     ; 3.595      ;
; 6.302 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.097     ; 3.596      ;
; 6.302 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.098     ; 3.595      ;
; 6.302 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79]                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.098     ; 3.595      ;
; 6.302 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[80]                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.097     ; 3.596      ;
; 6.302 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.098     ; 3.595      ;
; 6.302 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[91]                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.098     ; 3.595      ;
; 6.302 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.097     ; 3.596      ;
; 6.302 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.097     ; 3.596      ;
; 6.302 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.097     ; 3.596      ;
; 6.302 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[81]                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.097     ; 3.596      ;
; 6.302 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[82]                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.097     ; 3.596      ;
; 6.302 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[127]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.098     ; 3.595      ;
; 6.302 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.098     ; 3.595      ;
; 6.302 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.097     ; 3.596      ;
; 6.302 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.098     ; 3.595      ;
; 6.302 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.098     ; 3.595      ;
; 6.303 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[4]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.185     ; 3.315      ;
; 6.303 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[5]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.185     ; 3.315      ;
; 6.303 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[6]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.185     ; 3.315      ;
; 6.303 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[7]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.185     ; 3.315      ;
; 6.303 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[8]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.185     ; 3.315      ;
; 6.303 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[9]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.185     ; 3.315      ;
; 6.303 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[10] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.185     ; 3.315      ;
; 6.303 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[11] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.185     ; 3.315      ;
; 6.303 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[12] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.185     ; 3.315      ;
; 6.303 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[13] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.185     ; 3.315      ;
; 6.303 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[14] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.185     ; 3.315      ;
; 6.303 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[15] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.185     ; 3.315      ;
; 6.303 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_b0[16] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.185     ; 3.315      ;
; 6.303 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_b0[15] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.185     ; 3.315      ;
; 6.303 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_b0[14] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.185     ; 3.315      ;
; 6.303 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_b0[13] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.185     ; 3.315      ;
; 6.303 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_b0[12] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.185     ; 3.315      ;
; 6.303 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_b0[11] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.185     ; 3.315      ;
; 6.303 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_b0[10] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.185     ; 3.315      ;
; 6.303 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_b0[9]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.185     ; 3.315      ;
; 6.303 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_b0[8]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.185     ; 3.315      ;
; 6.303 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_b0[7]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.185     ; 3.315      ;
; 6.303 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_b0[6]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.185     ; 3.315      ;
; 6.303 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_b0[5]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.185     ; 3.315      ;
; 6.303 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_s1[20] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.185     ; 3.315      ;
; 6.303 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_s1[19] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.185     ; 3.315      ;
; 6.303 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_s1[21] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.185     ; 3.315      ;
; 6.303 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_s1[22] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.185     ; 3.315      ;
; 6.303 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_s1[24] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.185     ; 3.315      ;
; 6.303 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_s1[23] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.185     ; 3.315      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[7]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.054     ; 2.607      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[4]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.054     ; 2.607      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[1]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.054     ; 2.607      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[2]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.054     ; 2.607      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[3]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.054     ; 2.607      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[5]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.054     ; 2.607      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[6]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.054     ; 2.607      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[0]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.054     ; 2.607      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|maxcnt_shift_reg2                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.054     ; 2.607      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|streg_datain_reg                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 2.609      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|add_msb_reg                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 2.609      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|shftpgwr_data_reg                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 2.609      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.053     ; 2.608      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe1     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.053     ; 2.608      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.053     ; 2.608      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.053     ; 2.608      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage3_reg                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 2.609      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage4_reg                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 2.609      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage2_reg                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 2.609      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_read_reg                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.053     ; 2.608      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 2.606      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 2.606      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe1     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 2.606      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|buf_empty_reg                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 2.611      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[3]                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 2.609      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[2]                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 2.609      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[1]                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 2.609      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[0]                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 2.609      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[6]                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 2.609      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[5]                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 2.609      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[4]                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 2.609      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[7]                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 2.609      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[3]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 2.611      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[2]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 2.611      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[1]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 2.611      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[0]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 2.611      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[5]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 2.611      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[6]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 2.611      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[4]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 2.611      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[7]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 2.611      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.049     ; 2.612      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|write_prot_reg                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 2.597      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|illegal_erase_dly_reg                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.049     ; 2.612      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|illegal_write_dly_reg                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.049     ; 2.612      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_secprot_reg                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.053     ; 2.608      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[3]                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 2.611      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[2]                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 2.611      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[1]                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 2.611      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[0]                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 2.611      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[5]                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 2.611      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[6]                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 2.611      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[4]                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 2.611      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[7]                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 2.611      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|max_cnt_reg                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 2.611      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_write_reg2                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.054     ; 2.607      ;
; 17.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|do_wrmemadd_reg                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 2.609      ;
; 17.335 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[0]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.054     ; 2.606      ;
; 17.335 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[1]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.054     ; 2.606      ;
; 17.335 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[2]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.054     ; 2.606      ;
; 17.335 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[3]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.054     ; 2.606      ;
; 17.335 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[4]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.054     ; 2.606      ;
; 17.335 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[5]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.054     ; 2.606      ;
; 17.335 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[6]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.054     ; 2.606      ;
; 17.335 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[7]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.054     ; 2.606      ;
; 17.335 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end1_cyc_reg                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 2.593      ;
; 17.335 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|ncs_reg                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 2.593      ;
; 17.335 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 2.592      ;
; 17.335 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 2.592      ;
; 17.335 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe1     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 2.592      ;
; 17.335 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_write_reg                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.053     ; 2.607      ;
; 17.335 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_op_hdlyreg                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 2.596      ;
; 17.335 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|cnt_bfend_reg                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 2.593      ;
; 17.335 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_det_reg                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 2.596      ;
; 17.335 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_read_reg                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 2.593      ;
; 17.335 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_sid_reg                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 2.596      ;
; 36.965 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.061     ; 2.969      ;
; 36.965 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[95]                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.061     ; 2.969      ;
; 36.965 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.061     ; 2.969      ;
; 36.965 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.061     ; 2.969      ;
; 36.965 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.061     ; 2.969      ;
; 36.965 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.061     ; 2.969      ;
; 36.965 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.061     ; 2.969      ;
; 36.965 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.061     ; 2.969      ;
; 36.965 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.061     ; 2.969      ;
; 36.965 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.061     ; 2.969      ;
; 36.987 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.081     ; 2.927      ;
; 36.987 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.081     ; 2.927      ;
; 36.987 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.081     ; 2.927      ;
; 36.987 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.081     ; 2.927      ;
; 36.987 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.081     ; 2.927      ;
; 36.987 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.081     ; 2.927      ;
; 36.987 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.081     ; 2.927      ;
; 36.987 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.081     ; 2.927      ;
; 36.987 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.081     ; 2.927      ;
; 36.987 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.081     ; 2.927      ;
; 36.998 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.051     ; 2.946      ;
; 36.999 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|wr_ptr[4]                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.054     ; 2.942      ;
; 36.999 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|wr_ptr[5]                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.054     ; 2.942      ;
; 36.999 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|wr_ptr[6]                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.054     ; 2.942      ;
; 36.999 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|wr_ptr[3]                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.054     ; 2.942      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.183      ; 1.881      ;
; 48.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|jupdate                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.183      ; 1.881      ;
; 97.713 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.222      ;
; 97.852 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.083      ;
; 97.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.081      ;
; 97.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[6]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.081      ;
; 97.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.081      ;
; 97.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[4]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.081      ;
; 97.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.081      ;
; 97.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.081      ;
; 97.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.081      ;
; 98.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|read                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.903      ;
; 98.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|read_req                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.903      ;
; 98.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.903      ;
; 98.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.903      ;
; 98.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.903      ;
; 98.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.903      ;
; 98.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.903      ;
; 98.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|write                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.903      ;
; 98.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|write_stalled                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.903      ;
; 98.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.903      ;
; 98.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|write_valid                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.903      ;
; 98.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.903      ;
; 98.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.903      ;
; 98.055 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.881      ;
; 98.055 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|state                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.881      ;
; 98.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[2]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.877      ;
; 98.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.877      ;
; 98.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.877      ;
; 98.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[9]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.877      ;
; 98.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[8]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.877      ;
; 98.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[7]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.877      ;
; 98.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.877      ;
; 98.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.877      ;
; 98.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.877      ;
; 98.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.877      ;
; 98.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.877      ;
; 98.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.877      ;
; 98.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.877      ;
; 98.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.877      ;
; 98.070 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.861      ;
; 98.070 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.861      ;
; 98.070 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.861      ;
; 98.070 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.861      ;
; 98.070 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.861      ;
; 98.079 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.855      ;
; 98.079 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.855      ;
; 98.079 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.855      ;
; 98.079 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.855      ;
; 98.079 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.855      ;
; 98.079 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.855      ;
; 98.079 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.855      ;
; 98.079 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.855      ;
; 98.079 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.855      ;
; 98.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.799      ;
; 98.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.799      ;
; 98.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.799      ;
; 98.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.799      ;
; 98.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.799      ;
; 98.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.799      ;
; 98.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.799      ;
; 98.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.799      ;
; 98.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.799      ;
; 98.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.451      ;
; 98.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.451      ;
; 98.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.451      ;
; 98.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.451      ;
; 98.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.451      ;
; 98.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.451      ;
; 98.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.451      ;
; 98.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.451      ;
; 98.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.451      ;
; 98.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.451      ;
; 98.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.451      ;
; 98.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.451      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.076  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.295      ;
; 1.076  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.295      ;
; 1.076  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.295      ;
; 1.076  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.295      ;
; 1.076  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.295      ;
; 1.076  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.295      ;
; 1.076  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.295      ;
; 1.076  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.295      ;
; 1.076  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.295      ;
; 1.076  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.295      ;
; 1.076  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.295      ;
; 1.076  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.295      ;
; 1.460  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.679      ;
; 1.460  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.679      ;
; 1.460  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.679      ;
; 1.460  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.679      ;
; 1.460  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.679      ;
; 1.460  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.679      ;
; 1.460  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.679      ;
; 1.460  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.679      ;
; 1.460  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.679      ;
; 1.492  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[2]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.714      ;
; 1.492  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.714      ;
; 1.492  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.714      ;
; 1.492  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[9]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.714      ;
; 1.492  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[8]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.714      ;
; 1.492  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[7]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.714      ;
; 1.492  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.714      ;
; 1.492  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.714      ;
; 1.492  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.714      ;
; 1.492  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.714      ;
; 1.492  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.714      ;
; 1.492  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.714      ;
; 1.492  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.714      ;
; 1.492  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.714      ;
; 1.508  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.728      ;
; 1.508  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.728      ;
; 1.508  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.728      ;
; 1.508  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.728      ;
; 1.508  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.728      ;
; 1.508  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.728      ;
; 1.508  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.728      ;
; 1.508  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.728      ;
; 1.508  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.728      ;
; 1.514  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|read                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.738      ;
; 1.514  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|read_req                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.738      ;
; 1.514  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.738      ;
; 1.514  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.738      ;
; 1.514  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.738      ;
; 1.514  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.738      ;
; 1.514  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.738      ;
; 1.514  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|write                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.738      ;
; 1.514  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|write_stalled                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.738      ;
; 1.514  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.738      ;
; 1.514  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|write_valid                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.738      ;
; 1.514  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.738      ;
; 1.514  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.738      ;
; 1.514  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.731      ;
; 1.514  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.731      ;
; 1.514  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.731      ;
; 1.514  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.731      ;
; 1.514  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.731      ;
; 1.518  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.740      ;
; 1.518  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|state                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.740      ;
; 1.708  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.929      ;
; 1.708  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[6]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.929      ;
; 1.708  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.929      ;
; 1.708  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[4]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.929      ;
; 1.708  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.929      ;
; 1.708  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.929      ;
; 1.708  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.929      ;
; 1.720  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.940      ;
; 1.806  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.027      ;
; 51.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.307      ; 1.740      ;
; 51.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|jupdate                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.307      ; 1.740      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                                                                                                                               ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 1.796 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.471      ; 2.424      ;
; 1.796 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[95]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.471      ; 2.424      ;
; 1.796 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.471      ; 2.424      ;
; 1.796 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.471      ; 2.424      ;
; 1.796 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.471      ; 2.424      ;
; 1.796 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.471      ; 2.424      ;
; 1.796 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.471      ; 2.424      ;
; 1.797 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.471      ; 2.425      ;
; 1.797 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[10] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.471      ; 2.425      ;
; 1.797 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[9]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.471      ; 2.425      ;
; 1.797 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.471      ; 2.425      ;
; 1.797 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.471      ; 2.425      ;
; 1.807 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.460      ; 2.424      ;
; 1.807 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.460      ; 2.424      ;
; 1.807 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.459      ; 2.423      ;
; 1.807 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.460      ; 2.424      ;
; 1.807 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.460      ; 2.424      ;
; 1.807 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.459      ; 2.423      ;
; 1.807 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.460      ; 2.424      ;
; 1.807 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.459      ; 2.423      ;
; 1.807 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.460      ; 2.424      ;
; 1.807 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.460      ; 2.424      ;
; 1.807 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[95]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.460      ; 2.424      ;
; 1.807 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.460      ; 2.424      ;
; 1.807 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.459      ; 2.423      ;
; 1.807 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.459      ; 2.423      ;
; 1.807 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.449      ; 2.413      ;
; 1.807 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.449      ; 2.413      ;
; 1.807 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.449      ; 2.413      ;
; 1.807 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.449      ; 2.413      ;
; 1.807 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[81]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.449      ; 2.413      ;
; 1.807 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.449      ; 2.413      ;
; 1.807 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.460      ; 2.424      ;
; 1.807 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.459      ; 2.423      ;
; 1.807 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.459      ; 2.423      ;
; 1.807 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.449      ; 2.413      ;
; 1.820 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.447      ; 2.424      ;
; 1.820 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.447      ; 2.424      ;
; 1.820 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.447      ; 2.424      ;
; 1.820 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.447      ; 2.424      ;
; 1.820 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.447      ; 2.424      ;
; 1.820 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.447      ; 2.424      ;
; 1.820 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.447      ; 2.424      ;
; 1.820 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.447      ; 2.424      ;
; 1.820 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.447      ; 2.424      ;
; 1.822 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.446      ; 2.425      ;
; 1.822 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.446      ; 2.425      ;
; 1.822 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.446      ; 2.425      ;
; 1.822 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.445      ; 2.424      ;
; 1.822 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.445      ; 2.424      ;
; 1.822 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.445      ; 2.424      ;
; 1.822 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.445      ; 2.424      ;
; 1.822 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.445      ; 2.424      ;
; 1.822 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.445      ; 2.424      ;
; 1.822 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.445      ; 2.424      ;
; 1.822 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.445      ; 2.424      ;
; 1.822 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.445      ; 2.424      ;
; 1.822 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.445      ; 2.424      ;
; 1.822 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.445      ; 2.424      ;
; 1.825 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.443      ; 2.425      ;
; 1.825 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.443      ; 2.425      ;
; 1.825 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.443      ; 2.425      ;
; 1.825 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.443      ; 2.425      ;
; 1.825 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[127]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.443      ; 2.425      ;
; 1.825 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.443      ; 2.425      ;
; 1.825 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.443      ; 2.425      ;
; 1.831 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.443      ; 2.431      ;
; 1.831 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.443      ; 2.431      ;
; 1.835 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.430      ; 2.422      ;
; 1.835 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.430      ; 2.422      ;
; 1.835 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.431      ; 2.423      ;
; 1.835 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[127]                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.431      ; 2.423      ;
; 1.835 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.431      ; 2.423      ;
; 1.835 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.431      ; 2.423      ;
; 1.835 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.437      ; 2.429      ;
; 1.835 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.437      ; 2.429      ;
; 1.835 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.437      ; 2.429      ;
; 1.853 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.410      ; 2.420      ;
; 1.853 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.410      ; 2.420      ;
; 1.853 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.410      ; 2.420      ;
; 1.853 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.410      ; 2.420      ;
; 1.853 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.410      ; 2.420      ;
; 1.853 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.410      ; 2.420      ;
; 1.853 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.410      ; 2.420      ;
; 1.853 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.410      ; 2.420      ;
; 1.853 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.410      ; 2.420      ;
; 1.853 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.410      ; 2.420      ;
; 1.853 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.410      ; 2.420      ;
; 1.853 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.410      ; 2.420      ;
; 1.858 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.412      ; 2.427      ;
; 1.858 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.412      ; 2.427      ;
; 1.858 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.412      ; 2.427      ;
; 1.858 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.412      ; 2.427      ;
; 1.858 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.412      ; 2.427      ;
; 1.858 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.412      ; 2.427      ;
; 1.858 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.412      ; 2.427      ;
; 1.858 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.412      ; 2.427      ;
; 1.858 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[93]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.397      ; 2.412      ;
; 1.858 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[93]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.397      ; 2.412      ;
; 1.858 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[92]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.397      ; 2.412      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                  ; To Node                                                                                                                                                                                                                                               ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 2.432 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosv_g_cpu_instruction_manager_rd_limiter|last_channel[2]                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.485      ; 3.074      ;
; 2.432 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosv_g_cpu_instruction_manager_rd_limiter|last_dest_id[2]                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.485      ; 3.074      ;
; 2.432 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosv_g_cpu_instruction_manager_rd_limiter|last_dest_id[1]                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.485      ; 3.074      ;
; 2.432 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosv_g_cpu_instruction_manager_rd_limiter|last_dest_id[0]                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.485      ; 3.074      ;
; 2.432 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosv_g_cpu_instruction_manager_rd_limiter|last_channel[0]                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.485      ; 3.074      ;
; 2.438 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.465      ; 3.060      ;
; 2.438 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.465      ; 3.060      ;
; 2.438 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.465      ; 3.060      ;
; 2.438 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.465      ; 3.060      ;
; 2.438 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.465      ; 3.060      ;
; 2.442 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_004|packet_in_progress                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.474      ; 3.073      ;
; 2.442 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|saved_grant[1]                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 3.075      ;
; 2.442 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 3.075      ;
; 2.442 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|saved_grant[0]                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 3.075      ;
; 2.442 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 3.075      ;
; 2.442 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 3.075      ;
; 2.442 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|saved_grant[3]                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 3.075      ;
; 2.442 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13]                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.471      ; 3.070      ;
; 2.442 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_adrs|count[3]                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.474      ; 3.073      ;
; 2.442 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_adrs|count[2]                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.474      ; 3.073      ;
; 2.442 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_adrs|count[1]                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.474      ; 3.073      ;
; 2.442 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_adrs|count[0]                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.474      ; 3.073      ;
; 2.442 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_adrs|state[0]_OTERM301                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.474      ; 3.073      ;
; 2.442 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fetch:instr_fetch_inst|pc_fetch_stop[6]                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.472      ; 3.071      ;
; 2.442 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_adrs|state[0]_OTERM299                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.474      ; 3.073      ;
; 2.442 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_adrs|state[0]_OTERM305                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.474      ; 3.073      ;
; 2.442 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:read_cmd|bc_eq_0                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.471      ; 3.070      ;
; 2.442 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:read_cmd|state[0]_OTERM313                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.471      ; 3.070      ;
; 2.443 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.468      ; 3.068      ;
; 2.443 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_data|bc_eq_0                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.472      ; 3.072      ;
; 2.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 3.061      ;
; 2.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 3.061      ;
; 2.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 3.061      ;
; 2.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 3.061      ;
; 2.445 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 3.061      ;
; 2.445 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 3.061      ;
; 2.445 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 3.061      ;
; 2.445 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28]           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 3.061      ;
; 2.445 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 3.061      ;
; 2.445 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 3.061      ;
; 2.445 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 3.061      ;
; 2.445 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_010|saved_grant[1]                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.466      ; 3.068      ;
; 2.445 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_010|saved_grant[0]                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.466      ; 3.068      ;
; 2.446 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.462      ; 3.065      ;
; 2.446 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.462      ; 3.065      ;
; 2.446 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.462      ; 3.065      ;
; 2.446 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.462      ; 3.065      ;
; 2.446 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.462      ; 3.065      ;
; 2.446 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.462      ; 3.065      ;
; 2.446 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.462      ; 3.065      ;
; 2.446 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.453      ; 3.056      ;
; 2.446 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.453      ; 3.056      ;
; 2.446 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.453      ; 3.056      ;
; 2.446 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.453      ; 3.056      ;
; 2.446 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.453      ; 3.056      ;
; 2.447 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.462      ; 3.066      ;
; 2.447 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.462      ; 3.066      ;
; 2.447 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.462      ; 3.066      ;
; 2.447 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.457      ; 3.061      ;
; 2.447 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.457      ; 3.061      ;
; 2.447 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.449      ; 3.053      ;
; 2.447 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.457      ; 3.061      ;
; 2.447 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.457      ; 3.061      ;
; 2.447 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.453      ; 3.057      ;
; 2.447 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.453      ; 3.057      ;
; 2.447 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.453      ; 3.057      ;
; 2.447 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_sys_id_control_slave_translator|av_readdata_pre[30]                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.449      ; 3.053      ;
; 2.447 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.453      ; 3.057      ;
; 2.447 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.449      ; 3.053      ;
; 2.447 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.449      ; 3.053      ;
; 2.447 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.453      ; 3.057      ;
; 2.447 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[127]                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.457      ; 3.061      ;
; 2.448 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 3.064      ;
; 2.448 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 3.064      ;
; 2.448 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 3.064      ;
; 2.448 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 3.064      ;
; 2.448 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 3.064      ;
; 2.448 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 3.064      ;
; 2.448 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 3.064      ;
; 2.448 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 3.064      ;
; 2.452 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_adrs|state[0]_OTERM303                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 3.070      ;
; 2.452 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_data|state[0]_OTERM223                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 3.068      ;
; 2.452 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|saved_grant[0]                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 3.068      ;
; 2.452 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|saved_grant[1]                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 3.068      ;
; 2.452 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 3.068      ;
; 2.452 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 3.068      ;
; 2.452 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|packet_in_progress                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 3.068      ;
; 2.453 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[3]                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 3.064      ;
; 2.453 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2]                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 3.064      ;
; 2.453 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4]                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 3.064      ;
; 2.453 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_data|state[1]_OTERM229                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 3.069      ;
; 2.453 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 3.064      ;
; 2.453 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 3.064      ;
; 2.453 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 3.064      ;
; 2.453 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 3.064      ;
; 2.453 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 3.064      ;
; 2.453 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 3.064      ;
; 2.453 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 3.064      ;
; 2.453 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_data|state[1]_OTERM231                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 3.069      ;
; 2.454 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.452      ; 3.063      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 121
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.694
Worst Case Available Settling Time: 12.704 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                  ;
+------------+-----------------+----------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                   ; Note ;
+------------+-----------------+----------------------------------------------+------+
; 66.4 MHz   ; 66.4 MHz        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ;      ;
; 109.51 MHz ; 109.51 MHz      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ;      ;
; 150.65 MHz ; 150.65 MHz      ; EXT_CLK_50M                                  ;      ;
; 160.05 MHz ; 160.05 MHz      ; altera_reserved_tck                          ;      ;
+------------+-----------------+----------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                    ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.868  ; 0.000         ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 12.470 ; 0.000         ;
; EXT_CLK_50M                                  ; 13.362 ; 0.000         ;
; altera_reserved_tck                          ; 46.876 ; 0.000         ;
+----------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                    ;
+----------------------------------------------+-------+---------------+
; Clock                                        ; Slack ; End Point TNS ;
+----------------------------------------------+-------+---------------+
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.289 ; 0.000         ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.298 ; 0.000         ;
; altera_reserved_tck                          ; 0.298 ; 0.000         ;
; EXT_CLK_50M                                  ; 0.299 ; 0.000         ;
+----------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                 ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 6.559  ; 0.000         ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 17.632 ; 0.000         ;
; altera_reserved_tck                          ; 48.532 ; 0.000         ;
+----------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                 ;
+----------------------------------------------+-------+---------------+
; Clock                                        ; Slack ; End Point TNS ;
+----------------------------------------------+-------+---------------+
; altera_reserved_tck                          ; 0.980 ; 0.000         ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 1.595 ; 0.000         ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 2.178 ; 0.000         ;
+----------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                      ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 4.686  ; 0.000         ;
; EXT_CLK_50M                                  ; 9.587  ; 0.000         ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 19.741 ; 0.000         ;
; altera_reserved_tck                          ; 49.504 ; 0.000         ;
+----------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                             ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.868 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 9.056      ;
; 0.869 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[76]                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 9.055      ;
; 0.954 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 8.965      ;
; 0.955 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[76]                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 8.964      ;
; 0.975 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 8.956      ;
; 0.976 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[76]                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 8.955      ;
; 0.992 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 8.927      ;
; 0.993 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[76]                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 8.926      ;
; 1.040 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[2]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 8.879      ;
; 1.041 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[2]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[76]                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 8.878      ;
; 1.061 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|state.ST_IDLE                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 8.853      ;
; 1.062 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|state.ST_IDLE                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[76]                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 8.852      ;
; 1.063 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 8.856      ;
; 1.064 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[76]                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 8.855      ;
; 1.068 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|M0_multicycle_instr_pending~0_OTERM1081                                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.857      ;
; 1.071 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|M0_multicycle_instr_pending~0_OTERM1081                                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[76]                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.854      ;
; 1.094 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[2]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 8.826      ;
; 1.095 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[2]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[76]                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 8.825      ;
; 1.096 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 8.824      ;
; 1.097 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[76]                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 8.823      ;
; 1.123 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[3]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 8.797      ;
; 1.124 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[3]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[76]                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 8.796      ;
; 1.125 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_instr_valid                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 8.798      ;
; 1.128 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_instr_valid                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[76]                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 8.795      ;
; 1.135 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[10]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.279      ; 9.139      ;
; 1.136 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[12]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.279      ; 9.138      ;
; 1.147 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[10]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.284      ; 9.132      ;
; 1.148 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[12]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.284      ; 9.131      ;
; 1.149 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|altsyncram:victim_buffer|altsyncram_46f1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.163      ; 9.034      ;
; 1.168 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[10]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.291      ; 9.118      ;
; 1.169 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[12]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.291      ; 9.117      ;
; 1.173 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[10]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.279      ; 9.101      ;
; 1.174 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[12]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.279      ; 9.100      ;
; 1.183 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.270      ; 9.082      ;
; 1.184 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.270      ; 9.081      ;
; 1.184 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.270      ; 9.081      ;
; 1.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.270      ; 9.079      ;
; 1.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.245      ; 9.053      ;
; 1.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.245      ; 9.053      ;
; 1.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.245      ; 9.053      ;
; 1.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.245      ; 9.053      ;
; 1.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.245      ; 9.053      ;
; 1.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.245      ; 9.053      ;
; 1.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.245      ; 9.053      ;
; 1.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.245      ; 9.053      ;
; 1.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.245      ; 9.053      ;
; 1.193 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.274      ; 9.076      ;
; 1.193 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.274      ; 9.076      ;
; 1.193 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.274      ; 9.076      ;
; 1.193 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.274      ; 9.076      ;
; 1.193 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.274      ; 9.076      ;
; 1.193 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.274      ; 9.076      ;
; 1.193 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.274      ; 9.076      ;
; 1.203 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.263      ; 9.055      ;
; 1.205 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[4]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 8.715      ;
; 1.206 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[4]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[76]                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 8.714      ;
; 1.214 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[4]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 8.716      ;
; 1.215 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[4]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[76]                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 8.715      ;
; 1.215 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.242      ; 9.022      ;
; 1.215 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.242      ; 9.022      ;
; 1.215 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.242      ; 9.022      ;
; 1.215 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.242      ; 9.022      ;
; 1.215 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.242      ; 9.022      ;
; 1.215 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.242      ; 9.022      ;
; 1.215 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.242      ; 9.022      ;
; 1.215 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.242      ; 9.022      ;
; 1.215 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.242      ; 9.022      ;
; 1.221 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[2]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[10]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.279      ; 9.053      ;
; 1.222 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[2]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[12]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.279      ; 9.052      ;
; 1.235 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[21]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.235      ; 8.995      ;
; 1.235 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|altsyncram:victim_buffer|altsyncram_46f1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.158      ; 8.943      ;
; 1.236 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[52]                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.245      ; 9.004      ;
; 1.237 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50]                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.245      ; 9.003      ;
; 1.237 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.245      ; 9.003      ;
; 1.237 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.246      ; 9.004      ;
; 1.239 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.240      ; 8.996      ;
; 1.239 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.240      ; 8.996      ;
; 1.239 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.240      ; 8.996      ;
; 1.239 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.240      ; 8.996      ;
; 1.239 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.240      ; 8.996      ;
; 1.239 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.240      ; 8.996      ;
; 1.239 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.240      ; 8.996      ;
; 1.239 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.240      ; 8.996      ;
; 1.239 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.240      ; 8.996      ;
; 1.241 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.245      ; 8.999      ;
; 1.241 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.245      ; 8.999      ;
; 1.245 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.269      ; 9.019      ;
; 1.245 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.269      ; 9.019      ;
; 1.245 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.269      ; 9.019      ;
; 1.245 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.269      ; 9.019      ;
; 1.245 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.269      ; 9.019      ;
; 1.245 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.269      ; 9.019      ;
; 1.245 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.269      ; 9.019      ;
; 1.245 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.252      ; 9.002      ;
; 1.245 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.252      ; 9.002      ;
; 1.245 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.252      ; 9.002      ;
; 1.245 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.252      ; 9.002      ;
; 1.245 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.252      ; 9.002      ;
; 1.245 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.252      ; 9.002      ;
; 1.245 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.252      ; 9.002      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                           ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 12.470 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 7.470      ;
; 12.545 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 7.395      ;
; 12.628 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[1]                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.056     ; 7.311      ;
; 12.628 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0]                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.056     ; 7.311      ;
; 12.659 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.254      ; 7.590      ;
; 12.659 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.254      ; 7.590      ;
; 13.296 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|packet_in_progress                                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.059     ; 6.640      ;
; 13.367 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.065     ; 6.563      ;
; 13.367 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.065     ; 6.563      ;
; 13.367 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.065     ; 6.563      ;
; 13.416 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 6.515      ;
; 13.416 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 6.515      ;
; 13.510 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.043     ; 6.442      ;
; 13.510 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.043     ; 6.442      ;
; 13.510 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.043     ; 6.442      ;
; 13.510 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.043     ; 6.442      ;
; 13.510 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.043     ; 6.442      ;
; 13.537 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.042     ; 6.416      ;
; 13.537 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.042     ; 6.416      ;
; 13.537 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.042     ; 6.416      ;
; 13.537 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.042     ; 6.416      ;
; 13.537 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.042     ; 6.416      ;
; 13.537 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.042     ; 6.416      ;
; 13.537 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.042     ; 6.416      ;
; 13.537 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.042     ; 6.416      ;
; 13.537 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.042     ; 6.416      ;
; 13.562 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.059     ; 6.374      ;
; 13.566 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.059     ; 6.370      ;
; 13.624 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 6.316      ;
; 13.671 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.054     ; 6.270      ;
; 13.671 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.054     ; 6.270      ;
; 13.671 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.054     ; 6.270      ;
; 13.671 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.054     ; 6.270      ;
; 13.671 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.054     ; 6.270      ;
; 13.817 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.271      ; 6.449      ;
; 13.817 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.271      ; 6.449      ;
; 13.817 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.271      ; 6.449      ;
; 14.008 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.059     ; 5.928      ;
; 14.008 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.059     ; 5.928      ;
; 14.008 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[3]                                                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.059     ; 5.928      ;
; 14.008 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.059     ; 5.928      ;
; 14.033 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[0][127]                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.058     ; 5.904      ;
; 14.056 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[0]                                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 5.871      ;
; 14.056 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[2]                                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 5.871      ;
; 14.101 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem_used[1]                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.058     ; 5.836      ;
; 14.104 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem_used[0]                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.058     ; 5.833      ;
; 14.264 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.293      ; 6.024      ;
; 14.272 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.048     ; 5.675      ;
; 14.272 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.048     ; 5.675      ;
; 14.273 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 5.667      ;
; 14.476 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[1]                                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.060     ; 5.459      ;
; 14.476 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[3]                                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.060     ; 5.459      ;
; 14.540 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 5.400      ;
; 14.540 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 5.400      ;
; 14.540 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 5.400      ;
; 14.540 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 5.400      ;
; 14.540 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 5.400      ;
; 14.540 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 5.400      ;
; 14.540 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 5.400      ;
; 14.540 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 5.400      ;
; 14.548 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[20] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.056     ; 5.391      ;
; 14.555 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[19] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.056     ; 5.384      ;
; 14.556 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][127]                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.058     ; 5.381      ;
; 14.557 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 5.383      ;
; 14.564 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.065     ; 5.366      ;
; 14.564 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.065     ; 5.366      ;
; 14.564 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106]                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.065     ; 5.366      ;
; 14.564 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.065     ; 5.366      ;
; 14.571 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[14] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.045     ; 5.379      ;
; 14.571 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[13] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.045     ; 5.379      ;
; 14.571 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[8]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.045     ; 5.379      ;
; 14.571 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[7]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.045     ; 5.379      ;
; 14.571 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[3]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.045     ; 5.379      ;
; 14.571 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[1]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.045     ; 5.379      ;
; 14.571 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[0]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.045     ; 5.379      ;
; 14.571 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[2]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.045     ; 5.379      ;
; 14.571 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[10] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.045     ; 5.379      ;
; 14.571 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[12] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.045     ; 5.379      ;
; 14.571 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[15] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.045     ; 5.379      ;
; 14.598 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 5.342      ;
; 14.598 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 5.342      ;
; 14.598 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 5.342      ;
; 14.598 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 5.342      ;
; 14.642 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[0][128]                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.058     ; 5.295      ;
; 14.666 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[10]                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 5.263      ;
; 14.676 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|packet_in_progress                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.059     ; 5.260      ;
; 14.713 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[4]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.045     ; 5.237      ;
; 14.713 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[5]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.045     ; 5.237      ;
; 14.713 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[6]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.045     ; 5.237      ;
; 14.713 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[9]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.045     ; 5.237      ;
; 14.713 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[11] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.045     ; 5.237      ;
; 14.739 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7]                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 5.192      ;
; 14.739 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[8]                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 5.192      ;
; 14.739 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 5.192      ;
; 14.739 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 5.192      ;
; 14.739 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 5.192      ;
; 14.739 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 5.192      ;
; 14.743 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 5.197      ;
; 14.743 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 5.197      ;
; 14.759 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 5.186      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'EXT_CLK_50M'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.362 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.054     ; 6.579      ;
; 13.367 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.054     ; 6.574      ;
; 13.502 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.054     ; 6.439      ;
; 13.594 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.054     ; 6.347      ;
; 13.891 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 6.049      ;
; 13.905 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.399     ; 5.691      ;
; 13.992 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.948      ;
; 14.165 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.775      ;
; 14.189 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.054     ; 5.752      ;
; 14.189 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.054     ; 5.752      ;
; 14.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.054     ; 5.747      ;
; 14.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.054     ; 5.747      ;
; 14.329 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.054     ; 5.612      ;
; 14.329 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.054     ; 5.612      ;
; 14.421 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.054     ; 5.520      ;
; 14.421 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.054     ; 5.520      ;
; 14.496 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|waitrequest_reset_override                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.056     ; 5.443      ;
; 14.590 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                                         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.054     ; 5.351      ;
; 14.595 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                                         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.054     ; 5.346      ;
; 14.730 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                                         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.054     ; 5.211      ;
; 14.739 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.399     ; 4.857      ;
; 14.739 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.399     ; 4.857      ;
; 14.761 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.179      ;
; 14.761 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.179      ;
; 14.788 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg            ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.152      ;
; 14.788 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]           ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.152      ;
; 14.788 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.152      ;
; 14.788 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.152      ;
; 14.788 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.152      ;
; 14.793 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg            ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.147      ;
; 14.793 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]           ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.147      ;
; 14.793 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.147      ;
; 14.793 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.147      ;
; 14.793 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.147      ;
; 14.813 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]           ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.053     ; 5.129      ;
; 14.818 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]           ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.053     ; 5.124      ;
; 14.819 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.121      ;
; 14.819 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.121      ;
; 14.822 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                                         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.054     ; 5.119      ;
; 14.839 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; 0.283      ; 5.439      ;
; 14.844 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; 0.283      ; 5.434      ;
; 14.845 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.095      ;
; 14.845 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.095      ;
; 14.845 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.095      ;
; 14.845 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.095      ;
; 14.845 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.095      ;
; 14.845 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]           ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.095      ;
; 14.850 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.090      ;
; 14.850 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.090      ;
; 14.850 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.090      ;
; 14.850 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.090      ;
; 14.850 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.090      ;
; 14.850 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]           ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.090      ;
; 14.928 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg            ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.012      ;
; 14.928 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]           ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.012      ;
; 14.928 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.012      ;
; 14.928 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.012      ;
; 14.928 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.012      ;
; 14.953 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]           ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.053     ; 4.989      ;
; 14.962 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                                         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.054     ; 4.979      ;
; 14.967 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                                         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.054     ; 4.974      ;
; 14.979 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; 0.283      ; 5.299      ;
; 14.985 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 4.955      ;
; 14.985 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 4.955      ;
; 14.985 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 4.955      ;
; 14.985 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 4.955      ;
; 14.985 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 4.955      ;
; 14.985 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]           ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 4.955      ;
; 14.992 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; 0.283      ; 5.286      ;
; 14.997 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; 0.283      ; 5.281      ;
; 15.020 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg            ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 4.920      ;
; 15.020 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]           ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 4.920      ;
; 15.020 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 4.920      ;
; 15.020 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 4.920      ;
; 15.020 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 4.920      ;
; 15.045 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]           ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.053     ; 4.897      ;
; 15.058 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg               ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.054     ; 4.883      ;
; 15.058 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.054     ; 4.883      ;
; 15.058 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.054     ; 4.883      ;
; 15.058 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.054     ; 4.883      ;
; 15.058 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.054     ; 4.883      ;
; 15.058 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.054     ; 4.883      ;
; 15.063 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg               ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.054     ; 4.878      ;
; 15.063 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.054     ; 4.878      ;
; 15.063 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.054     ; 4.878      ;
; 15.063 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.054     ; 4.878      ;
; 15.063 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.054     ; 4.878      ;
; 15.063 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.054     ; 4.878      ;
; 15.071 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; 0.283      ; 5.207      ;
; 15.077 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 4.863      ;
; 15.077 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 4.863      ;
; 15.077 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 4.863      ;
; 15.077 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 4.863      ;
; 15.077 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 4.863      ;
; 15.077 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]           ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 4.863      ;
; 15.102 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                                         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.054     ; 4.839      ;
; 15.123 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 4.817      ;
; 15.123 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 4.817      ;
; 15.132 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; 0.283      ; 5.146      ;
; 15.140 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                                         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.399     ; 4.456      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 3.354      ;
; 46.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 3.341      ;
; 46.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 3.282      ;
; 47.077 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.102     ; 2.816      ;
; 47.099 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 3.131      ;
; 47.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 2.883      ;
; 47.440 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 2.790      ;
; 47.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 2.698      ;
; 47.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 2.664      ;
; 47.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 2.578      ;
; 47.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 2.564      ;
; 47.708 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 2.525      ;
; 47.724 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 2.509      ;
; 47.842 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[0]                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 2.391      ;
; 47.868 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 2.362      ;
; 47.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 2.285      ;
; 48.171 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 2.057      ;
; 48.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 2.033      ;
; 48.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 1.962      ;
; 48.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 1.959      ;
; 48.535 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 1.701      ;
; 48.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 1.596      ;
; 48.713 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 1.518      ;
; 48.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 1.455      ;
; 49.496 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 0.735      ;
; 94.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.526      ;
; 94.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.526      ;
; 94.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.526      ;
; 94.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.526      ;
; 94.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.526      ;
; 94.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[6]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.526      ;
; 94.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.526      ;
; 94.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.526      ;
; 94.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.526      ;
; 94.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.526      ;
; 94.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.514      ;
; 94.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.514      ;
; 94.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.514      ;
; 94.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.514      ;
; 94.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.514      ;
; 94.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[6]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.514      ;
; 94.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.514      ;
; 94.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.514      ;
; 94.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.514      ;
; 94.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.514      ;
; 94.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.340      ;
; 94.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.340      ;
; 94.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.340      ;
; 94.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.340      ;
; 94.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.340      ;
; 94.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[6]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.340      ;
; 94.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.340      ;
; 94.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.340      ;
; 94.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.340      ;
; 94.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.340      ;
; 94.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.240      ; 5.365      ;
; 94.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[29]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.240      ; 5.365      ;
; 94.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[30]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.240      ; 5.365      ;
; 94.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[28]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.240      ; 5.365      ;
; 94.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[31]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.240      ; 5.365      ;
; 94.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[21]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.240      ; 5.365      ;
; 94.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[22]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.240      ; 5.365      ;
; 94.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[17]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.240      ; 5.365      ;
; 94.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.240      ; 5.365      ;
; 94.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[13]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.240      ; 5.365      ;
; 94.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.240      ; 5.353      ;
; 94.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[29]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.240      ; 5.353      ;
; 94.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[30]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.240      ; 5.353      ;
; 94.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[28]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.240      ; 5.353      ;
; 94.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[31]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.240      ; 5.353      ;
; 94.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[21]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.240      ; 5.353      ;
; 94.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[22]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.240      ; 5.353      ;
; 94.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[17]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.240      ; 5.353      ;
; 94.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.240      ; 5.353      ;
; 94.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[13]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.240      ; 5.353      ;
; 94.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.244      ; 5.352      ;
; 94.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[4]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.244      ; 5.352      ;
; 94.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.244      ; 5.352      ;
; 94.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.244      ; 5.352      ;
; 94.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.244      ; 5.340      ;
; 94.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[4]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.244      ; 5.340      ;
; 94.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.244      ; 5.340      ;
; 94.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.244      ; 5.340      ;
; 95.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.935      ;
; 95.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.935      ;
; 95.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.935      ;
; 95.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.935      ;
; 95.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.935      ;
; 95.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[6]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.935      ;
; 95.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.935      ;
; 95.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.935      ;
; 95.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.935      ;
; 95.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.935      ;
; 95.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.924      ;
; 95.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.924      ;
; 95.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.924      ;
; 95.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.924      ;
; 95.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[5]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.924      ;
; 95.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[8]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.924      ;
; 95.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[6]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.924      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                                            ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.289 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|redist13_yAddr_uid35_fpSqrtTest_b_7_q[5] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|altsyncram:memoryC0_uid62_sqrtTables_lutmem_dmem|altsyncram_7he1:auto_generated|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.341      ; 0.799      ;
; 0.294 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|C1_victim_tag[16]                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_ram:non_ecc_tagram.dcache_tag_ram|altsyncram:ram_no_ecc.data_ram|altsyncram_tnj1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.342      ; 0.805      ;
; 0.295 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|C1_victim_tag[17]                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_ram:non_ecc_tagram.dcache_tag_ram|altsyncram:ram_no_ecc.data_ram|altsyncram_tnj1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.342      ; 0.806      ;
; 0.296 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|redist13_yAddr_uid35_fpSqrtTest_b_7_q[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|altsyncram:memoryC0_uid62_sqrtTables_lutmem_dmem|altsyncram_7he1:auto_generated|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.342      ; 0.807      ;
; 0.297 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|saved_grant[3]                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|saved_grant[3]                                                                                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                                                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|saved_grant[1]                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|saved_grant[1]                                                                                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|saved_grant[0]                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|saved_grant[0]                                                                                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[23]                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[23]                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[8]                                                                                                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[8]                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[10]                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[10]                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[12]                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[12]                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[18]                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[18]                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|saved_grant[0]                                                                                                                                                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|saved_grant[0]                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|saved_grant[1]                                                                                                                                                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|saved_grant[1]                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|packet_in_progress                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|packet_in_progress                                                                                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|rd_ptr[2]                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|rd_ptr[2]                                                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13]                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13]                                                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:read_cmd|bc_eq_0                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:read_cmd|bc_eq_0                                                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|C1_victim_tag[15]                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_ram:non_ecc_tagram.dcache_tag_ram|altsyncram:ram_no_ecc.data_ram|altsyncram_tnj1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.342      ; 0.808      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_arlen_q[0]                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_arlen_q[0]                                                                                                                                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[19]                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[19]                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[20]                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[20]                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[17]                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[17]                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|read_bp                                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|read_bp                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:read_cmd|count[0]                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:read_cmd|count[0]                                                                                                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]                                                                                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                                                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                                                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                                                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                                                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                                                                                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:soc_sys_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:soc_sys_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|altera_avalon_sc_fifo:wr_rsp_status|mem_used[7]                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|altera_avalon_sc_fifo:wr_rsp_status|mem_used[7]                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|altera_avalon_sc_fifo:wr_rsp_status|mem_used[6]                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|altera_avalon_sc_fifo:wr_rsp_status|mem_used[6]                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|altera_avalon_sc_fifo:wr_rsp_status|mem_used[1]                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|altera_avalon_sc_fifo:wr_rsp_status|mem_used[1]                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_adrs|count[3]                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_adrs|count[3]                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_adrs|count[2]                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_adrs|count[2]                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_adrs|count[1]                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_adrs|count[1]                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_adrs|count[0]                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_adrs|count[0]                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[25]                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[25]                                                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8]                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8]                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10]                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10]                                                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14]                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14]                                                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]                                                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17]                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17]                                                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19]                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19]                                                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20]                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20]                                                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[21]                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[21]                                                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[24]                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[24]                                                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[3]                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[3]                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2]                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2]                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11]                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11]                                                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[22]                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[22]                                                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4]                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4]                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[23]                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[23]                                                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|state.MISS_FILL                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|state.MISS_FILL                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|store_miss                                                                                                                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|store_miss                                                                                                                                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|address_transfer[24]                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|niosv_ram:non_ecc_iram.icache_tag_ram|altsyncram:ram_no_ecc.data_ram|altsyncram_nnj1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.342      ; 0.809      ;
; 0.299 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50]                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50]                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA_input_efifo_module:the_NIOSV_G_SOC_SDRAM_CONTROLLER_DATA_input_efifo_module|entries[1]                                                                                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA_input_efifo_module:the_NIOSV_G_SOC_SDRAM_CONTROLLER_DATA_input_efifo_module|entries[1]                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[52]                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[52]                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[2]                                                                                                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[2]                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                              ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[4]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.341      ; 0.808      ;
; 0.299 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.068      ; 0.511      ;
; 0.300 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.341      ; 0.810      ;
; 0.300 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 0.511      ;
; 0.301 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[3]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.341      ; 0.811      ;
; 0.302 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[5]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.341      ; 0.812      ;
; 0.303 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.341      ; 0.813      ;
; 0.303 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.341      ; 0.813      ;
; 0.303 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[6]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.341      ; 0.813      ;
; 0.310 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.341      ; 0.820      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_sppoll_reg                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_sppoll_reg                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_wrpoll_reg                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_wrpoll_reg                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:read_flag_status_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:read_flag_status_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_pgwrop_reg                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_pgwrop_reg                                                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]                                                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_write_reg                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_write_reg                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_erase_reg                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_erase_reg                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[0]                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[0]                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_controller_prog_avl_mem_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_controller_prog_avl_mem_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_controller_prog_avl_mem_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_controller_prog_avl_mem_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_cnt[1]                                                                                                                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_cnt[1]                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_cnt[0]                                                                                                                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_cnt[0]                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|ncs_reg                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|ncs_reg                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|dvalid_reg                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|dvalid_reg                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][128]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][128]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][127]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][127]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                                                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[3]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[3]                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[2]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[2]                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[5]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[5]                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[6]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[6]                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[4]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[4]                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[7]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[7]                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|back_pressured_ctrl                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|back_pressured_ctrl                                                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|read_status_en                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|read_status_en                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_status_reg                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_status_reg                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_prog_avl_mem_translator|end_begintransfer                                                                                                                                                                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_prog_avl_mem_translator|end_begintransfer                                                                                                                                                                                                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][128]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][128]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][127]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][127]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                                                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_controller_prog_avl_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_controller_prog_avl_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_prog_avl_mem_translator|in_transfer                                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_prog_avl_mem_translator|in_transfer                                                                                                                                                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|empty                                                                                                                                                                                                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|empty                                                                                                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[5]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[5]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[3]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[3]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[4]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[4]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[6]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[6]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[1]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|dmi_status[0]                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|dmi_status[0]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[6]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[6]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[7]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[7]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[14]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[14]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[15]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[15]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[13]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[13]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[12]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[12]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[31]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[31]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[33]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[33]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[32]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[32]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[30]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[30]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[29]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[29]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[26]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[26]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[27]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[27]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[28]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[28]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[23]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[23]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[25]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[25]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[24]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[24]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[22]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[22]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[19]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[19]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[21]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[21]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[20]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[20]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[18]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[18]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[17]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[17]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[16]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[16]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[11]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[11]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[10]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[10]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[9]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[9]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[8]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[8]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[5]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[5]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[4]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[3]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[3]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[2]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|read_rsp_pndg                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|read_rsp_pndg                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.323 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|full1                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.536      ;
; 0.324 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.537      ;
; 0.326 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.539      ;
; 0.326 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.539      ;
; 0.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.530      ;
; 0.331 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.544      ;
; 0.336 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.536      ;
; 0.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.536      ;
; 0.337 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[20]                                                                                                                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[19]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[40]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[40]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[30]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[30]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[15]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[30]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[11]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[5]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[8]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[6]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[26]                                                                                                                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[25]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[31]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[31]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[25]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[25]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[14]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[14]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[11]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[11]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[7]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[7]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[4]                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[17]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[22]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[23]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[28]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[0]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[6]                                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[4]                                                                                                                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[3]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[17]                                                                                                                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[16]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[18]                                                                                                                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[17]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[19]                                                                                                                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[18]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[21]                                                                                                                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[20]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[22]                                                                                                                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[21]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[23]                                                                                                                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[22]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'EXT_CLK_50M'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.299 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_clks_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_clks_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.068      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][127]                                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][127]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE               ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS         ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                                              ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][128]                                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][128]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][83]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][83]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][82]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][82]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][84]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][84]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][80]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][80]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][79]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][79]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][78]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][78]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][81]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][81]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][76]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][76]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][77]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][77]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; pwrup_timer[0]                                                                                                                                                                                                                                          ; pwrup_timer[0]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.519      ;
; 0.326 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.069      ; 0.539      ;
; 0.326 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.069      ; 0.539      ;
; 0.327 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.068      ; 0.539      ;
; 0.331 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[1]                                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.530      ;
; 0.339 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_G_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_G_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.538      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_G_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_G_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_G_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_G_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                     ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.540      ;
; 0.347 ; pwrup_timer[7]                                                                                                                                                                                                                                          ; pwrup_timer[7]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.546      ;
; 0.427 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                                            ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.626      ;
; 0.437 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|prev_reset                                                                                                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.636      ;
; 0.453 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.068      ; 0.665      ;
; 0.476 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.056      ; 0.676      ;
; 0.499 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                                            ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.698      ;
; 0.500 ; pwrup_timer[6]                                                                                                                                                                                                                                          ; pwrup_timer[6]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.699      ;
; 0.503 ; pwrup_timer[2]                                                                                                                                                                                                                                          ; pwrup_timer[2]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.068      ; 0.715      ;
; 0.504 ; pwrup_timer[4]                                                                                                                                                                                                                                          ; pwrup_timer[4]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.703      ;
; 0.505 ; pwrup_timer[5]                                                                                                                                                                                                                                          ; pwrup_timer[5]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.704      ;
; 0.506 ; pwrup_timer[3]                                                                                                                                                                                                                                          ; pwrup_timer[3]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.705      ;
; 0.515 ; pwrup_timer[0]                                                                                                                                                                                                                                          ; pwrup_timer[1]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.714      ;
; 0.517 ; pwrup_timer[1]                                                                                                                                                                                                                                          ; pwrup_timer[1]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.716      ;
; 0.523 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|waitrequest_reset_override                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.722      ;
; 0.528 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.727      ;
; 0.557 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.056      ; 0.757      ;
; 0.558 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.398      ; 1.100      ;
; 0.562 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.395      ; 1.101      ;
; 0.576 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.068      ; 0.788      ;
; 0.577 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg               ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.776      ;
; 0.578 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.777      ;
; 0.579 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.056      ; 0.779      ;
; 0.579 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.778      ;
; 0.580 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.395      ; 1.119      ;
; 0.583 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.398      ; 1.125      ;
; 0.591 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.068      ; 0.803      ;
; 0.602 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg               ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.801      ;
; 0.618 ; pwrup_timer[3]                                                                                                                                                                                                                                          ; pwrup_timer[0]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.817      ;
; 0.631 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][78]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_clks_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                        ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.830      ;
; 0.642 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.068      ; 0.854      ;
; 0.644 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][76]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_clks_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                        ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.843      ;
; 0.666 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.068      ; 0.878      ;
; 0.667 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][82]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_clks_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]                                        ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.866      ;
; 0.667 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][77]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.866      ;
; 0.675 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.056      ; 0.875      ;
; 0.680 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.056      ; 0.880      ;
; 0.681 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][80]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_clks_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                        ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.880      ;
; 0.682 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.881      ;
; 0.682 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[9]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.881      ;
; 0.683 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[10] ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.882      ;
; 0.688 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                                                                        ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.383      ; 1.215      ;
; 0.690 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][83]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][83]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.889      ;
; 0.693 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][77]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][77]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.892      ;
; 0.699 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS         ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.898      ;
; 0.699 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][128]                                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[127]                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.069      ; 0.912      ;
; 0.704 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                             ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.056      ; 0.904      ;
; 0.706 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][81]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][81]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.905      ;
; 0.707 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.906      ;
; 0.708 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][79]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][79]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.907      ;
; 0.712 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]              ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.054      ; 0.910      ;
; 0.712 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[7]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.911      ;
; 0.712 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[8]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.911      ;
; 0.712 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.911      ;
; 0.712 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[10] ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.911      ;
; 0.713 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[9]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.912      ;
; 0.713 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.912      ;
; 0.715 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.914      ;
; 0.715 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                                              ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.054      ; 0.913      ;
; 0.716 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][128]                                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][128]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.915      ;
; 0.716 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.068      ; 0.928      ;
; 0.717 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; -0.237     ; 0.624      ;
; 0.721 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.069      ; 0.934      ;
; 0.723 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]            ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; -0.237     ; 0.630      ;
; 0.725 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.069      ; 0.938      ;
; 0.725 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]              ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; -0.237     ; 0.632      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                    ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 6.559 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[10]                                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.155     ; 3.183      ;
; 6.559 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[11]                                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.155     ; 3.183      ;
; 6.559 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[12]                                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.159     ; 3.179      ;
; 6.559 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[8]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.156     ; 3.182      ;
; 6.559 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[14]                                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.155     ; 3.183      ;
; 6.559 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[2]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.158     ; 3.180      ;
; 6.559 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[13]                                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.155     ; 3.183      ;
; 6.560 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[9]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.155     ; 3.182      ;
; 6.560 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[7]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.158     ; 3.179      ;
; 6.618 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[1]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.195     ; 3.084      ;
; 6.618 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[0]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.195     ; 3.084      ;
; 6.633 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[3]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.183     ; 3.081      ;
; 6.634 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[1]                                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.102     ; 3.169      ;
; 6.634 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[0]                                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.102     ; 3.169      ;
; 6.635 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_dqm[1]                                                                                                                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 3.184      ;
; 6.635 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_dqm[0]                                                                                                                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 3.184      ;
; 6.635 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_bank[1]                                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.187      ;
; 6.635 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[7]                                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 3.184      ;
; 6.635 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[6]                                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.186      ;
; 6.635 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[5]                                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 3.185      ;
; 6.635 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[3]                                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.186      ;
; 6.635 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[2]                                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.187      ;
; 6.635 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[1]                                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.187      ;
; 6.635 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[14]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 3.188      ;
; 6.635 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[13]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 3.188      ;
; 6.635 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[12]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 3.184      ;
; 6.635 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[11]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 3.188      ;
; 6.635 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[10]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 3.188      ;
; 6.635 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[8]                                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.187      ;
; 6.635 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[2]                                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 3.185      ;
; 6.636 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_bank[0]                                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.185      ;
; 6.636 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[4]                                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.188      ;
; 6.636 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[9]                                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 3.187      ;
; 6.636 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[7]                                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 3.184      ;
; 6.639 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[4]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.178     ; 3.080      ;
; 6.639 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[15]                                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.178     ; 3.080      ;
; 6.640 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[6]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.175     ; 3.082      ;
; 6.640 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[5]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.175     ; 3.082      ;
; 6.647 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[9]                                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 3.173      ;
; 6.647 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[0]                                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 3.173      ;
; 6.648 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[10]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.093     ; 3.164      ;
; 6.649 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[11]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 3.166      ;
; 6.649 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[3]                                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 3.166      ;
; 6.650 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[8]                                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 3.171      ;
; 6.654 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[12]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 3.165      ;
; 6.655 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[15]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 3.165      ;
; 6.655 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[4]                                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 3.165      ;
; 6.656 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[6]                                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.167      ;
; 6.656 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[5]                                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.167      ;
; 6.671 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi0_btn_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 3.240      ;
; 6.671 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi0_btn_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 3.240      ;
; 6.671 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi0_btn_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 3.240      ;
; 6.695 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.224      ;
; 6.696 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[95]                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 3.216      ;
; 6.696 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 3.216      ;
; 6.696 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 3.216      ;
; 6.696 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[90]                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 3.216      ;
; 6.696 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 3.216      ;
; 6.697 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[93]                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 3.208      ;
; 6.697 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 3.208      ;
; 6.697 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[80]                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 3.208      ;
; 6.697 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 3.208      ;
; 6.697 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 3.208      ;
; 6.697 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 3.208      ;
; 6.697 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[81]                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 3.208      ;
; 6.697 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[82]                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 3.208      ;
; 6.697 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 3.208      ;
; 6.697 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 3.213      ;
; 6.697 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 3.213      ;
; 6.698 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[92]                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 3.206      ;
; 6.698 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 3.206      ;
; 6.698 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79]                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 3.206      ;
; 6.698 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 3.206      ;
; 6.698 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[91]                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 3.206      ;
; 6.698 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[127]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 3.206      ;
; 6.698 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 3.206      ;
; 6.698 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 3.206      ;
; 6.698 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 3.206      ;
; 6.698 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79]                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 3.208      ;
; 6.698 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 3.208      ;
; 6.704 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.204      ;
; 6.704 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.204      ;
; 6.704 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.204      ;
; 6.704 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.204      ;
; 6.704 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.204      ;
; 6.704 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[4]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.175     ; 2.940      ;
; 6.704 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[5]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.175     ; 2.940      ;
; 6.704 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[6]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.175     ; 2.940      ;
; 6.704 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[7]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.175     ; 2.940      ;
; 6.704 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[8]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.175     ; 2.940      ;
; 6.704 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[9]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.175     ; 2.940      ;
; 6.704 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[10] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.175     ; 2.940      ;
; 6.704 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[11] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.175     ; 2.940      ;
; 6.704 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[12] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.175     ; 2.940      ;
; 6.704 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[13] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.175     ; 2.940      ;
; 6.704 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[14] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.175     ; 2.940      ;
; 6.704 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[15] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.175     ; 2.940      ;
; 6.704 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_b0[16] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.175     ; 2.940      ;
; 6.704 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_b0[15] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.175     ; 2.940      ;
; 6.704 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_b0[14] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.175     ; 2.940      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 17.632 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[7]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.057     ; 2.306      ;
; 17.632 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[4]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.057     ; 2.306      ;
; 17.632 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[1]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.057     ; 2.306      ;
; 17.632 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[2]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.057     ; 2.306      ;
; 17.632 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[3]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.057     ; 2.306      ;
; 17.632 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[5]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.057     ; 2.306      ;
; 17.632 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[6]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.057     ; 2.306      ;
; 17.632 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[0]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.057     ; 2.306      ;
; 17.632 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.054     ; 2.309      ;
; 17.632 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe1     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.054     ; 2.309      ;
; 17.632 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.054     ; 2.309      ;
; 17.632 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.054     ; 2.309      ;
; 17.632 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_write_reg                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 2.308      ;
; 17.632 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_read_reg                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.056     ; 2.307      ;
; 17.632 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|buf_empty_reg                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 2.311      ;
; 17.632 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[3]                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 2.308      ;
; 17.632 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[2]                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 2.308      ;
; 17.632 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[1]                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 2.308      ;
; 17.632 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[0]                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 2.308      ;
; 17.632 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[6]                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 2.308      ;
; 17.632 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[5]                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 2.308      ;
; 17.632 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[4]                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 2.308      ;
; 17.632 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[7]                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 2.308      ;
; 17.632 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 2.311      ;
; 17.632 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|illegal_erase_dly_reg                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 2.311      ;
; 17.632 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|illegal_write_dly_reg                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 2.311      ;
; 17.632 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_secprot_reg                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.056     ; 2.307      ;
; 17.632 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|max_cnt_reg                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 2.311      ;
; 17.633 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[0]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.057     ; 2.305      ;
; 17.633 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[1]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.057     ; 2.305      ;
; 17.633 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[2]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.057     ; 2.305      ;
; 17.633 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[3]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.057     ; 2.305      ;
; 17.633 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[4]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.057     ; 2.305      ;
; 17.633 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[5]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.057     ; 2.305      ;
; 17.633 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[6]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.057     ; 2.305      ;
; 17.633 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[7]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.057     ; 2.305      ;
; 17.633 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|maxcnt_shift_reg2                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 2.307      ;
; 17.633 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|streg_datain_reg                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.053     ; 2.309      ;
; 17.633 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|add_msb_reg                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.053     ; 2.309      ;
; 17.633 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|shftpgwr_data_reg                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.053     ; 2.309      ;
; 17.633 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end1_cyc_reg                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 2.294      ;
; 17.633 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage3_reg                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.053     ; 2.309      ;
; 17.633 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage4_reg                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.053     ; 2.309      ;
; 17.633 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|ncs_reg                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 2.294      ;
; 17.633 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage2_reg                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.053     ; 2.309      ;
; 17.633 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.069     ; 2.293      ;
; 17.633 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.069     ; 2.293      ;
; 17.633 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe1     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.069     ; 2.293      ;
; 17.633 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.057     ; 2.305      ;
; 17.633 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.057     ; 2.305      ;
; 17.633 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe1     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.057     ; 2.305      ;
; 17.633 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_op_hdlyreg                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 2.298      ;
; 17.633 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|cnt_bfend_reg                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 2.294      ;
; 17.633 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[3]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 2.310      ;
; 17.633 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[2]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 2.310      ;
; 17.633 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[1]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 2.310      ;
; 17.633 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[0]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 2.310      ;
; 17.633 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[5]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 2.310      ;
; 17.633 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[6]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 2.310      ;
; 17.633 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[4]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 2.310      ;
; 17.633 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[7]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 2.310      ;
; 17.633 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_det_reg                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 2.298      ;
; 17.633 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|write_prot_reg                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 2.298      ;
; 17.633 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_read_reg                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 2.295      ;
; 17.633 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[3]                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 2.310      ;
; 17.633 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[2]                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 2.310      ;
; 17.633 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[1]                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 2.310      ;
; 17.633 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[0]                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 2.310      ;
; 17.633 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[5]                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 2.310      ;
; 17.633 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[6]                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 2.310      ;
; 17.633 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[4]                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 2.310      ;
; 17.633 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[7]                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 2.310      ;
; 17.633 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_sid_reg                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 2.298      ;
; 17.633 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_write_reg2                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 2.307      ;
; 17.633 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|do_wrmemadd_reg                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.053     ; 2.309      ;
; 37.316 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.056     ; 2.623      ;
; 37.316 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[95]                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.056     ; 2.623      ;
; 37.316 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.056     ; 2.623      ;
; 37.316 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.056     ; 2.623      ;
; 37.316 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.056     ; 2.623      ;
; 37.316 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.056     ; 2.623      ;
; 37.316 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.056     ; 2.623      ;
; 37.316 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.056     ; 2.623      ;
; 37.316 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.056     ; 2.623      ;
; 37.316 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.056     ; 2.623      ;
; 37.335 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.071     ; 2.589      ;
; 37.335 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.071     ; 2.589      ;
; 37.335 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.071     ; 2.589      ;
; 37.335 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.071     ; 2.589      ;
; 37.335 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.071     ; 2.589      ;
; 37.335 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.071     ; 2.589      ;
; 37.335 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.071     ; 2.589      ;
; 37.335 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.071     ; 2.589      ;
; 37.335 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.071     ; 2.589      ;
; 37.335 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.071     ; 2.589      ;
; 37.344 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|wr_ptr[4]                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.046     ; 2.605      ;
; 37.344 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|wr_ptr[5]                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.046     ; 2.605      ;
; 37.344 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|wr_ptr[6]                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.046     ; 2.605      ;
; 37.344 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|wr_ptr[3]                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.046     ; 2.605      ;
; 37.344 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|wr_ptr[0]                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.046     ; 2.605      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 1.701      ;
; 48.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|jupdate                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 1.701      ;
; 97.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.996      ;
; 98.086 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.854      ;
; 98.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.851      ;
; 98.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[6]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.851      ;
; 98.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.851      ;
; 98.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[4]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.851      ;
; 98.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.851      ;
; 98.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.851      ;
; 98.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.851      ;
; 98.241 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.701      ;
; 98.241 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|state                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.701      ;
; 98.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|read                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.695      ;
; 98.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|read_req                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.695      ;
; 98.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.695      ;
; 98.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.695      ;
; 98.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.695      ;
; 98.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.695      ;
; 98.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.695      ;
; 98.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|write                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.695      ;
; 98.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|write_stalled                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.695      ;
; 98.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.695      ;
; 98.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|write_valid                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.695      ;
; 98.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.695      ;
; 98.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.695      ;
; 98.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[2]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.674      ;
; 98.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.674      ;
; 98.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.674      ;
; 98.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[9]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.674      ;
; 98.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[8]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.674      ;
; 98.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[7]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.674      ;
; 98.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.674      ;
; 98.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.674      ;
; 98.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.674      ;
; 98.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.674      ;
; 98.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.674      ;
; 98.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.674      ;
; 98.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.674      ;
; 98.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.674      ;
; 98.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.666      ;
; 98.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.666      ;
; 98.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.666      ;
; 98.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.666      ;
; 98.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.666      ;
; 98.279 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.660      ;
; 98.279 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.660      ;
; 98.279 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.660      ;
; 98.279 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.660      ;
; 98.279 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.660      ;
; 98.279 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.660      ;
; 98.279 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.660      ;
; 98.279 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.660      ;
; 98.279 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.660      ;
; 98.316 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.623      ;
; 98.316 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.623      ;
; 98.316 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.623      ;
; 98.316 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.623      ;
; 98.316 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.623      ;
; 98.316 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.623      ;
; 98.316 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.623      ;
; 98.316 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.623      ;
; 98.316 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.623      ;
; 98.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.287      ;
; 98.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.287      ;
; 98.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.287      ;
; 98.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.287      ;
; 98.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.287      ;
; 98.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.287      ;
; 98.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.287      ;
; 98.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.287      ;
; 98.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.287      ;
; 98.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.287      ;
; 98.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.287      ;
; 98.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.287      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.980  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.180      ;
; 0.980  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.180      ;
; 0.980  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.180      ;
; 0.980  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.180      ;
; 0.980  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.180      ;
; 0.980  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.180      ;
; 0.980  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.180      ;
; 0.980  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.180      ;
; 0.980  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.180      ;
; 0.980  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.180      ;
; 0.980  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.180      ;
; 0.980  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.180      ;
; 1.329  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.529      ;
; 1.329  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.529      ;
; 1.329  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.529      ;
; 1.329  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.529      ;
; 1.329  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.529      ;
; 1.329  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.529      ;
; 1.329  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.529      ;
; 1.329  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.529      ;
; 1.329  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.529      ;
; 1.357  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[2]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.559      ;
; 1.357  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.559      ;
; 1.357  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.559      ;
; 1.357  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[9]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.559      ;
; 1.357  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[8]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.559      ;
; 1.357  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[7]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.559      ;
; 1.357  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.559      ;
; 1.357  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.559      ;
; 1.357  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.559      ;
; 1.357  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.559      ;
; 1.357  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.559      ;
; 1.357  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.559      ;
; 1.357  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.559      ;
; 1.357  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.559      ;
; 1.371  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.571      ;
; 1.371  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.571      ;
; 1.371  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.571      ;
; 1.371  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.571      ;
; 1.371  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.571      ;
; 1.371  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.571      ;
; 1.371  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.571      ;
; 1.371  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.571      ;
; 1.371  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.571      ;
; 1.376  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|read                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.580      ;
; 1.376  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|read_req                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.580      ;
; 1.376  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.580      ;
; 1.376  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.580      ;
; 1.376  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.580      ;
; 1.376  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.580      ;
; 1.376  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.580      ;
; 1.376  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|write                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.580      ;
; 1.376  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|write_stalled                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.580      ;
; 1.376  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.580      ;
; 1.376  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|write_valid                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.580      ;
; 1.376  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.580      ;
; 1.376  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.580      ;
; 1.380  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.577      ;
; 1.380  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.577      ;
; 1.380  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.577      ;
; 1.380  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.577      ;
; 1.380  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.577      ;
; 1.382  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.585      ;
; 1.382  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|state                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.585      ;
; 1.557  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.758      ;
; 1.557  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[6]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.758      ;
; 1.557  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.758      ;
; 1.557  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[4]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.758      ;
; 1.557  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.758      ;
; 1.557  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.758      ;
; 1.557  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.758      ;
; 1.563  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.764      ;
; 1.652  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.854      ;
; 51.069 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.352      ; 1.585      ;
; 51.069 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|jupdate                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.352      ; 1.585      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                                                                                                                               ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 1.595 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.422      ; 2.161      ;
; 1.595 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[95]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.422      ; 2.161      ;
; 1.595 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.422      ; 2.161      ;
; 1.595 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.422      ; 2.161      ;
; 1.595 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.422      ; 2.161      ;
; 1.595 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.422      ; 2.161      ;
; 1.595 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.422      ; 2.161      ;
; 1.597 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.422      ; 2.163      ;
; 1.597 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[10] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.422      ; 2.163      ;
; 1.597 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[9]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.422      ; 2.163      ;
; 1.597 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.422      ; 2.163      ;
; 1.597 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.422      ; 2.163      ;
; 1.607 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.410      ; 2.161      ;
; 1.607 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.410      ; 2.161      ;
; 1.607 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.409      ; 2.160      ;
; 1.607 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.410      ; 2.161      ;
; 1.607 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.410      ; 2.161      ;
; 1.607 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.409      ; 2.160      ;
; 1.607 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.410      ; 2.161      ;
; 1.607 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.409      ; 2.160      ;
; 1.607 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.410      ; 2.161      ;
; 1.607 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.410      ; 2.161      ;
; 1.607 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[95]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.410      ; 2.161      ;
; 1.607 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.410      ; 2.161      ;
; 1.607 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.409      ; 2.160      ;
; 1.607 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.409      ; 2.160      ;
; 1.607 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.410      ; 2.161      ;
; 1.607 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.409      ; 2.160      ;
; 1.607 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.409      ; 2.160      ;
; 1.608 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.400      ; 2.152      ;
; 1.608 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.400      ; 2.152      ;
; 1.608 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.400      ; 2.152      ;
; 1.608 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.400      ; 2.152      ;
; 1.608 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[81]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.400      ; 2.152      ;
; 1.608 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.400      ; 2.152      ;
; 1.608 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.400      ; 2.152      ;
; 1.618 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.399      ; 2.161      ;
; 1.618 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.399      ; 2.161      ;
; 1.618 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.399      ; 2.161      ;
; 1.618 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.399      ; 2.161      ;
; 1.618 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.399      ; 2.161      ;
; 1.618 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.399      ; 2.161      ;
; 1.618 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.399      ; 2.161      ;
; 1.618 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.399      ; 2.161      ;
; 1.618 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.399      ; 2.161      ;
; 1.620 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.398      ; 2.162      ;
; 1.620 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.398      ; 2.162      ;
; 1.620 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.398      ; 2.162      ;
; 1.620 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.397      ; 2.161      ;
; 1.620 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.397      ; 2.161      ;
; 1.620 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.397      ; 2.161      ;
; 1.620 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.397      ; 2.161      ;
; 1.620 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.397      ; 2.161      ;
; 1.620 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.397      ; 2.161      ;
; 1.620 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.397      ; 2.161      ;
; 1.620 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.397      ; 2.161      ;
; 1.620 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.397      ; 2.161      ;
; 1.620 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.397      ; 2.161      ;
; 1.620 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.397      ; 2.161      ;
; 1.623 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.395      ; 2.162      ;
; 1.623 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.395      ; 2.162      ;
; 1.623 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.395      ; 2.162      ;
; 1.623 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[127]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.395      ; 2.162      ;
; 1.623 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.395      ; 2.162      ;
; 1.623 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.395      ; 2.162      ;
; 1.625 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.394      ; 2.163      ;
; 1.629 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.397      ; 2.170      ;
; 1.629 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.397      ; 2.170      ;
; 1.633 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.390      ; 2.167      ;
; 1.633 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.390      ; 2.167      ;
; 1.633 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.390      ; 2.167      ;
; 1.634 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.381      ; 2.159      ;
; 1.634 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.381      ; 2.159      ;
; 1.634 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.382      ; 2.160      ;
; 1.634 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[127]                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.382      ; 2.160      ;
; 1.634 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.382      ; 2.160      ;
; 1.634 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.382      ; 2.160      ;
; 1.650 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.363      ; 2.157      ;
; 1.650 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.363      ; 2.157      ;
; 1.650 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.363      ; 2.157      ;
; 1.650 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.363      ; 2.157      ;
; 1.650 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.363      ; 2.157      ;
; 1.650 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.363      ; 2.157      ;
; 1.650 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.363      ; 2.157      ;
; 1.650 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.363      ; 2.157      ;
; 1.650 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.363      ; 2.157      ;
; 1.650 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.363      ; 2.157      ;
; 1.650 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.363      ; 2.157      ;
; 1.650 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.363      ; 2.157      ;
; 1.655 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.365      ; 2.164      ;
; 1.655 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.365      ; 2.164      ;
; 1.655 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.365      ; 2.164      ;
; 1.655 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.365      ; 2.164      ;
; 1.655 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.365      ; 2.164      ;
; 1.655 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.365      ; 2.164      ;
; 1.655 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.365      ; 2.164      ;
; 1.655 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.365      ; 2.164      ;
; 1.656 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[93]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.351      ; 2.151      ;
; 1.656 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[93]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.351      ; 2.151      ;
; 1.656 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[92]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.351      ; 2.151      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                  ; To Node                                                                                                                                                                                                                                         ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 2.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosv_g_cpu_instruction_manager_rd_limiter|last_channel[2]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.435      ; 2.757      ;
; 2.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosv_g_cpu_instruction_manager_rd_limiter|last_dest_id[2]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.435      ; 2.757      ;
; 2.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosv_g_cpu_instruction_manager_rd_limiter|last_dest_id[1]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.435      ; 2.757      ;
; 2.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosv_g_cpu_instruction_manager_rd_limiter|last_dest_id[0]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.435      ; 2.757      ;
; 2.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosv_g_cpu_instruction_manager_rd_limiter|last_channel[0]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.435      ; 2.757      ;
; 2.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.414      ; 2.744      ;
; 2.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.414      ; 2.744      ;
; 2.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.414      ; 2.744      ;
; 2.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.414      ; 2.744      ;
; 2.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.414      ; 2.744      ;
; 2.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.414      ; 2.744      ;
; 2.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.414      ; 2.744      ;
; 2.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.414      ; 2.744      ;
; 2.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 2.740      ;
; 2.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 2.740      ;
; 2.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 2.740      ;
; 2.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 2.740      ;
; 2.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[127]                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 2.740      ;
; 2.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|saved_grant[1]                                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.427      ; 2.758      ;
; 2.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.427      ; 2.758      ;
; 2.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|saved_grant[0]                                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.427      ; 2.758      ;
; 2.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.427      ; 2.758      ;
; 2.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.427      ; 2.758      ;
; 2.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|saved_grant[3]                                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.427      ; 2.758      ;
; 2.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13]                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.422      ; 2.753      ;
; 2.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.412      ; 2.743      ;
; 2.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.412      ; 2.743      ;
; 2.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.412      ; 2.743      ;
; 2.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.412      ; 2.743      ;
; 2.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.412      ; 2.743      ;
; 2.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.412      ; 2.743      ;
; 2.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.412      ; 2.743      ;
; 2.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fetch:instr_fetch_inst|pc_fetch_stop[6]                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.423      ; 2.754      ;
; 2.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:read_cmd|bc_eq_0                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.422      ; 2.753      ;
; 2.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:read_cmd|state[0]_OTERM313                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.422      ; 2.753      ;
; 2.188 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.407      ; 2.739      ;
; 2.188 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.407      ; 2.739      ;
; 2.188 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.407      ; 2.739      ;
; 2.188 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28]     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.407      ; 2.739      ;
; 2.188 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.407      ; 2.739      ;
; 2.188 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.407      ; 2.739      ;
; 2.188 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.407      ; 2.739      ;
; 2.188 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.408      ; 2.740      ;
; 2.188 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.408      ; 2.740      ;
; 2.188 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.408      ; 2.740      ;
; 2.188 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.408      ; 2.740      ;
; 2.188 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_010|saved_grant[1]                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.416      ; 2.748      ;
; 2.188 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_010|saved_grant[0]                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.416      ; 2.748      ;
; 2.190 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_data|bc_eq_0                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.421      ; 2.755      ;
; 2.191 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_004|packet_in_progress                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.422      ; 2.757      ;
; 2.191 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.416      ; 2.751      ;
; 2.191 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_adrs|count[3]                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.422      ; 2.757      ;
; 2.191 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_adrs|count[2]                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.422      ; 2.757      ;
; 2.191 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_adrs|count[1]                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.422      ; 2.757      ;
; 2.191 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_adrs|count[0]                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.422      ; 2.757      ;
; 2.191 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_adrs|state[0]_OTERM301                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.422      ; 2.757      ;
; 2.191 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_adrs|state[0]_OTERM299                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.422      ; 2.757      ;
; 2.191 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_adrs|state[0]_OTERM305                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.422      ; 2.757      ;
; 2.193 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.402      ; 2.739      ;
; 2.193 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.402      ; 2.739      ;
; 2.193 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.402      ; 2.739      ;
; 2.193 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.402      ; 2.739      ;
; 2.193 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.402      ; 2.739      ;
; 2.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|rd_ptr[2]           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.408      ; 2.746      ;
; 2.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.405      ; 2.743      ;
; 2.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.405      ; 2.743      ;
; 2.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 2.736      ;
; 2.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.401      ; 2.739      ;
; 2.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.401      ; 2.739      ;
; 2.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_sys_id_control_slave_translator|av_readdata_pre[30]                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 2.736      ;
; 2.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.401      ; 2.739      ;
; 2.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.401      ; 2.739      ;
; 2.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 2.736      ;
; 2.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 2.736      ;
; 2.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.401      ; 2.739      ;
; 2.195 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 2.749      ;
; 2.195 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 2.749      ;
; 2.195 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 2.749      ;
; 2.195 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 2.749      ;
; 2.195 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 2.749      ;
; 2.195 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 2.749      ;
; 2.195 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 2.749      ;
; 2.195 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 2.749      ;
; 2.197 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.408      ; 2.749      ;
; 2.197 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.408      ; 2.749      ;
; 2.197 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.408      ; 2.749      ;
; 2.197 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.408      ; 2.749      ;
; 2.197 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.408      ; 2.749      ;
; 2.197 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.408      ; 2.749      ;
; 2.197 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.408      ; 2.749      ;
; 2.197 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.408      ; 2.749      ;
; 2.197 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.408      ; 2.749      ;
; 2.197 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.408      ; 2.749      ;
; 2.197 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.408      ; 2.749      ;
; 2.197 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.402      ; 2.743      ;
; 2.197 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.404      ; 2.745      ;
; 2.197 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.404      ; 2.745      ;
; 2.197 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.402      ; 2.743      ;
; 2.197 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.404      ; 2.745      ;
; 2.197 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.404      ; 2.745      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 121
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.694
Worst Case Available Settling Time: 13.431 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                    ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 4.163  ; 0.000         ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 15.160 ; 0.000         ;
; EXT_CLK_50M                                  ; 15.801 ; 0.000         ;
; altera_reserved_tck                          ; 48.299 ; 0.000         ;
+----------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                    ;
+----------------------------------------------+-------+---------------+
; Clock                                        ; Slack ; End Point TNS ;
+----------------------------------------------+-------+---------------+
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.145 ; 0.000         ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.147 ; 0.000         ;
; EXT_CLK_50M                                  ; 0.179 ; 0.000         ;
; altera_reserved_tck                          ; 0.179 ; 0.000         ;
+----------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                 ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 7.735  ; 0.000         ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 18.444 ; 0.000         ;
; altera_reserved_tck                          ; 49.333 ; 0.000         ;
+----------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                 ;
+----------------------------------------------+-------+---------------+
; Clock                                        ; Slack ; End Point TNS ;
+----------------------------------------------+-------+---------------+
; altera_reserved_tck                          ; 0.580 ; 0.000         ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 1.058 ; 0.000         ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 1.404 ; 0.000         ;
+----------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                      ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 4.749  ; 0.000         ;
; EXT_CLK_50M                                  ; 9.245  ; 0.000         ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 19.750 ; 0.000         ;
; altera_reserved_tck                          ; 49.314 ; 0.000         ;
+----------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 4.163 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_uncached_done_q                                                                                                                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM851              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.034      ; 5.743      ;
; 4.200 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 5.743      ;
; 4.202 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[76]                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 5.741      ;
; 4.241 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 5.699      ;
; 4.243 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[76]                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 5.697      ;
; 4.255 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 5.680      ;
; 4.257 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[76]                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 5.678      ;
; 4.266 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 5.670      ;
; 4.268 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[76]                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 5.668      ;
; 4.277 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_uncached_done_q                                                                                                                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM849~_Duplicate_1 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.037      ; 5.632      ;
; 4.295 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 5.641      ;
; 4.297 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[76]                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 5.639      ;
; 4.308 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 5.628      ;
; 4.310 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[76]                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 5.626      ;
; 4.315 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[3]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 5.621      ;
; 4.317 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[3]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[76]                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 5.619      ;
; 4.319 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[2]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 5.616      ;
; 4.321 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_uncached_done_q                                                                                                                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM849              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.036      ; 5.587      ;
; 4.321 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[2]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[76]                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 5.614      ;
; 4.330 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.144      ; 5.801      ;
; 4.330 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]                                                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.144      ; 5.801      ;
; 4.330 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.144      ; 5.801      ;
; 4.330 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.144      ; 5.801      ;
; 4.330 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.144      ; 5.801      ;
; 4.330 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.144      ; 5.801      ;
; 4.330 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.144      ; 5.801      ;
; 4.330 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.144      ; 5.801      ;
; 4.330 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.144      ; 5.801      ;
; 4.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.141      ; 5.786      ;
; 4.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]                                                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.141      ; 5.786      ;
; 4.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.141      ; 5.786      ;
; 4.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.141      ; 5.786      ;
; 4.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.141      ; 5.786      ;
; 4.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.141      ; 5.786      ;
; 4.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.141      ; 5.786      ;
; 4.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.141      ; 5.786      ;
; 4.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.141      ; 5.786      ;
; 4.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[10]                                                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.168      ; 5.813      ;
; 4.343 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[12]                                                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.168      ; 5.812      ;
; 4.345 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[31]                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM767              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.043      ; 5.570      ;
; 4.348 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|altsyncram:victim_buffer|altsyncram_46f1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.103      ; 5.764      ;
; 4.351 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.165      ; 5.801      ;
; 4.351 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.165      ; 5.801      ;
; 4.351 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.165      ; 5.801      ;
; 4.351 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.165      ; 5.801      ;
; 4.351 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.165      ; 5.801      ;
; 4.351 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.165      ; 5.801      ;
; 4.351 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.165      ; 5.801      ;
; 4.364 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|M0_exe_result[0]                                                                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM851              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.039      ; 5.547      ;
; 4.370 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                                                                                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.148      ; 5.765      ;
; 4.370 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                                                                                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.148      ; 5.765      ;
; 4.370 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                                                                                                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.148      ; 5.765      ;
; 4.370 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]                                                                                                                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.148      ; 5.765      ;
; 4.370 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                                                                                                                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.148      ; 5.765      ;
; 4.370 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                                                                                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.148      ; 5.765      ;
; 4.370 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                                                                                                                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.148      ; 5.765      ;
; 4.370 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                                                                                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.148      ; 5.765      ;
; 4.370 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fma_multiplier_pipeline_stage_valid[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]                                                                                                                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.148      ; 5.765      ;
; 4.374 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|M0_exe_result[0]                                                                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_alu:alu_inst|Selector29~11_OTERM1075                                                                                                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.153      ; 5.766      ;
; 4.374 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[2]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 5.562      ;
; 4.376 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[2]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[76]                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 5.560      ;
; 4.381 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|Equal5~0_OTERM947                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_alu:alu_inst|Selector29~11_OTERM1075                                                                                                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.148      ; 5.754      ;
; 4.385 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.136      ; 5.738      ;
; 4.385 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]                                                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.136      ; 5.738      ;
; 4.385 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.136      ; 5.738      ;
; 4.385 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.136      ; 5.738      ;
; 4.385 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.136      ; 5.738      ;
; 4.385 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.136      ; 5.738      ;
; 4.385 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.136      ; 5.738      ;
; 4.385 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.136      ; 5.738      ;
; 4.385 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.136      ; 5.738      ;
; 4.387 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_instr_valid                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 5.553      ;
; 4.388 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM767              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.040      ; 5.524      ;
; 4.389 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_instr_valid                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[76]                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 5.551      ;
; 4.390 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.159      ; 5.756      ;
; 4.391 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.159      ; 5.755      ;
; 4.392 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.159      ; 5.754      ;
; 4.394 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.159      ; 5.752      ;
; 4.396 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.137      ; 5.728      ;
; 4.396 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]                                                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.137      ; 5.728      ;
; 4.396 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.137      ; 5.728      ;
; 4.396 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.137      ; 5.728      ;
; 4.396 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.137      ; 5.728      ;
; 4.396 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.137      ; 5.728      ;
; 4.396 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.137      ; 5.728      ;
; 4.396 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.137      ; 5.728      ;
; 4.396 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.137      ; 5.728      ;
; 4.397 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[10]                                                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.160      ; 5.750      ;
; 4.398 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|M0_exe_result[0]                                                                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM821              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.041      ; 5.515      ;
; 4.398 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[12]                                                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.160      ; 5.749      ;
; 4.399 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[21]                                                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.142      ; 5.730      ;
; 4.402 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|state.ST_IDLE                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 5.529      ;
; 4.404 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|state.ST_IDLE                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[76]                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 5.527      ;
; 4.404 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_uncached_done_q                                                                                                                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM851~_Duplicate_1 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.037      ; 5.505      ;
; 4.406 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|M0_exe_result[0]                                                                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_alu:alu_inst|Selector28~10_OTERM1077                                                                                                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.153      ; 5.734      ;
; 4.408 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[10]                                                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.161      ; 5.740      ;
; 4.409 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[12]                                                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.161      ; 5.739      ;
; 4.410 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.155      ; 5.732      ;
; 4.412 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|altsyncram:victim_buffer|altsyncram_46f1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.106      ; 5.703      ;
; 4.413 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|Equal5~0_OTERM947                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_alu:alu_inst|Selector28~10_OTERM1077                                                                                                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.148      ; 5.722      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                           ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 15.160 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 4.759      ;
; 15.204 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 4.715      ;
; 15.279 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[1]                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.070     ; 4.638      ;
; 15.279 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0]                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.070     ; 4.638      ;
; 15.287 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.116      ; 4.816      ;
; 15.287 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.116      ; 4.816      ;
; 15.702 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|packet_in_progress                                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 4.213      ;
; 15.744 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 4.167      ;
; 15.744 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 4.167      ;
; 15.744 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 4.167      ;
; 15.776 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.075     ; 4.136      ;
; 15.776 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.075     ; 4.136      ;
; 15.861 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 4.065      ;
; 15.861 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 4.065      ;
; 15.861 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 4.065      ;
; 15.861 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 4.065      ;
; 15.861 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 4.065      ;
; 15.862 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 4.053      ;
; 15.864 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 4.051      ;
; 15.883 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.059     ; 4.045      ;
; 15.883 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.059     ; 4.045      ;
; 15.883 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.059     ; 4.045      ;
; 15.883 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.059     ; 4.045      ;
; 15.883 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.059     ; 4.045      ;
; 15.883 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.059     ; 4.045      ;
; 15.883 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.059     ; 4.045      ;
; 15.883 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.059     ; 4.045      ;
; 15.883 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.059     ; 4.045      ;
; 15.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.069     ; 4.010      ;
; 15.964 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 3.955      ;
; 15.964 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 3.955      ;
; 15.964 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 3.955      ;
; 15.964 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 3.955      ;
; 15.964 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 3.955      ;
; 16.046 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.130      ; 4.071      ;
; 16.046 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.130      ; 4.071      ;
; 16.046 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.130      ; 4.071      ;
; 16.073 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 3.842      ;
; 16.073 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 3.842      ;
; 16.073 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[3]                                                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 3.842      ;
; 16.073 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 3.842      ;
; 16.093 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[0]                                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.079     ; 3.815      ;
; 16.093 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[2]                                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.079     ; 3.815      ;
; 16.199 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[0][127]                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 3.716      ;
; 16.212 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem_used[1]                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 3.703      ;
; 16.214 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem_used[0]                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 3.701      ;
; 16.251 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 3.672      ;
; 16.251 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 3.672      ;
; 16.345 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 3.574      ;
; 16.377 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[1]                                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.073     ; 3.537      ;
; 16.377 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[3]                                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.073     ; 3.537      ;
; 16.392 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.138      ; 3.733      ;
; 16.429 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.070     ; 3.488      ;
; 16.429 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.070     ; 3.488      ;
; 16.429 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.070     ; 3.488      ;
; 16.429 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.070     ; 3.488      ;
; 16.429 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.070     ; 3.488      ;
; 16.429 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.070     ; 3.488      ;
; 16.429 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.070     ; 3.488      ;
; 16.429 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.070     ; 3.488      ;
; 16.448 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.079     ; 3.460      ;
; 16.448 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.079     ; 3.460      ;
; 16.448 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106]                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.079     ; 3.460      ;
; 16.448 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.079     ; 3.460      ;
; 16.464 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.070     ; 3.453      ;
; 16.464 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.070     ; 3.453      ;
; 16.464 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.070     ; 3.453      ;
; 16.464 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.070     ; 3.453      ;
; 16.487 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|packet_in_progress                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 3.428      ;
; 16.500 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[19] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 3.419      ;
; 16.502 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[20] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 3.417      ;
; 16.509 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][127]                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 3.406      ;
; 16.512 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 3.407      ;
; 16.534 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[10]                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 3.377      ;
; 16.543 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[14] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.059     ; 3.385      ;
; 16.543 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[13] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.059     ; 3.385      ;
; 16.543 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[8]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.059     ; 3.385      ;
; 16.543 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[7]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.059     ; 3.385      ;
; 16.543 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[3]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.059     ; 3.385      ;
; 16.543 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[1]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.059     ; 3.385      ;
; 16.543 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[0]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.059     ; 3.385      ;
; 16.543 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[2]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.059     ; 3.385      ;
; 16.543 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[10] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.059     ; 3.385      ;
; 16.543 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[12] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.059     ; 3.385      ;
; 16.543 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[15] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.059     ; 3.385      ;
; 16.558 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[0][128]                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 3.357      ;
; 16.560 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7]                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 3.349      ;
; 16.560 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[8]                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 3.349      ;
; 16.560 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 3.349      ;
; 16.560 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 3.349      ;
; 16.560 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 3.349      ;
; 16.560 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 3.349      ;
; 16.563 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.069     ; 3.355      ;
; 16.563 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.069     ; 3.355      ;
; 16.563 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 3.360      ;
; 16.563 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 3.360      ;
; 16.564 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.111      ; 3.534      ;
; 16.564 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.111      ; 3.534      ;
; 16.564 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.111      ; 3.534      ;
; 16.564 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.111      ; 3.534      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'EXT_CLK_50M'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.801 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 4.151      ;
; 15.802 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 4.150      ;
; 15.887 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 4.065      ;
; 15.944 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 4.008      ;
; 16.148 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.247     ; 3.592      ;
; 16.165 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.036     ; 3.786      ;
; 16.226 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.036     ; 3.725      ;
; 16.275 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.036     ; 3.676      ;
; 16.371 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 3.581      ;
; 16.371 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 3.581      ;
; 16.372 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 3.580      ;
; 16.372 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 3.580      ;
; 16.457 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 3.495      ;
; 16.457 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 3.495      ;
; 16.494 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|waitrequest_reset_override                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.037     ; 3.456      ;
; 16.514 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 3.438      ;
; 16.514 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 3.438      ;
; 16.636 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                                            ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 3.316      ;
; 16.637 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                                            ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 3.315      ;
; 16.687 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.247     ; 3.053      ;
; 16.687 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.247     ; 3.053      ;
; 16.694 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.036     ; 3.257      ;
; 16.694 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.036     ; 3.257      ;
; 16.722 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                                            ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 3.230      ;
; 16.755 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.036     ; 3.196      ;
; 16.755 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.036     ; 3.196      ;
; 16.779 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                                            ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 3.173      ;
; 16.784 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg               ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 3.168      ;
; 16.784 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]              ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 3.168      ;
; 16.784 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 3.168      ;
; 16.784 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 3.168      ;
; 16.784 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 3.168      ;
; 16.785 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg               ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 3.167      ;
; 16.785 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]              ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 3.167      ;
; 16.785 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 3.167      ;
; 16.785 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 3.167      ;
; 16.785 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 3.167      ;
; 16.796 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; 0.163      ; 3.354      ;
; 16.797 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; 0.163      ; 3.353      ;
; 16.811 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]              ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 3.141      ;
; 16.812 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]              ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 3.140      ;
; 16.839 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.036     ; 3.112      ;
; 16.839 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]            ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.036     ; 3.112      ;
; 16.839 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]            ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.036     ; 3.112      ;
; 16.839 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]            ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.036     ; 3.112      ;
; 16.839 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]            ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.036     ; 3.112      ;
; 16.839 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]              ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.036     ; 3.112      ;
; 16.840 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.036     ; 3.111      ;
; 16.840 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]            ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.036     ; 3.111      ;
; 16.840 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]            ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.036     ; 3.111      ;
; 16.840 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]            ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.036     ; 3.111      ;
; 16.840 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]            ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.036     ; 3.111      ;
; 16.840 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]              ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.036     ; 3.111      ;
; 16.869 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                                            ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 3.083      ;
; 16.870 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg               ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 3.082      ;
; 16.870 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]              ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 3.082      ;
; 16.870 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 3.082      ;
; 16.870 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 3.082      ;
; 16.870 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 3.082      ;
; 16.870 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                                            ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 3.082      ;
; 16.873 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; 0.163      ; 3.277      ;
; 16.874 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; 0.163      ; 3.276      ;
; 16.882 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; 0.163      ; 3.268      ;
; 16.897 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]              ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 3.055      ;
; 16.920 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.036     ; 3.031      ;
; 16.920 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.036     ; 3.031      ;
; 16.922 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 3.030      ;
; 16.923 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 3.029      ;
; 16.925 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.036     ; 3.026      ;
; 16.925 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]            ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.036     ; 3.026      ;
; 16.925 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]            ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.036     ; 3.026      ;
; 16.925 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]            ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.036     ; 3.026      ;
; 16.925 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]            ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.036     ; 3.026      ;
; 16.925 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]              ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.036     ; 3.026      ;
; 16.927 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg               ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 3.025      ;
; 16.927 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]              ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 3.025      ;
; 16.927 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 3.025      ;
; 16.927 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 3.025      ;
; 16.927 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 3.025      ;
; 16.939 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; 0.163      ; 3.211      ;
; 16.952 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                                            ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.247     ; 2.788      ;
; 16.954 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]              ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 2.998      ;
; 16.955 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                                            ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 2.997      ;
; 16.958 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.247     ; 2.782      ;
; 16.959 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                                            ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.036     ; 2.992      ;
; 16.959 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; 0.163      ; 3.191      ;
; 16.975 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                  ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 2.977      ;
; 16.975 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 2.977      ;
; 16.975 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]             ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 2.977      ;
; 16.975 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]             ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 2.977      ;
; 16.975 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]             ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 2.977      ;
; 16.975 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 2.977      ;
; 16.976 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                  ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 2.976      ;
; 16.976 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 2.976      ;
; 16.976 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]             ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 2.976      ;
; 16.976 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]             ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 2.976      ;
; 16.976 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]             ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 2.976      ;
; 16.976 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.035     ; 2.976      ;
; 16.982 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero       ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.036     ; 2.969      ;
; 16.982 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]            ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.036     ; 2.969      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.299 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 2.125      ;
; 48.302 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 2.122      ;
; 48.324 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 2.100      ;
; 48.398 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 1.823      ;
; 48.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.993      ;
; 48.572 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.852      ;
; 48.648 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.776      ;
; 48.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.698      ;
; 48.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 1.694      ;
; 48.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.656      ;
; 48.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.600      ;
; 48.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.591      ;
; 48.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.545      ;
; 48.920 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[0]                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.507      ;
; 48.929 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.495      ;
; 48.998 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.425      ;
; 49.125 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 1.296      ;
; 49.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 1.267      ;
; 49.156 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.267      ;
; 49.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.233      ;
; 49.350 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.079      ;
; 49.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.021      ;
; 49.467 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 0.957      ;
; 49.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 0.930      ;
; 49.963 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 0.461      ;
; 96.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.472      ;
; 96.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.472      ;
; 96.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.472      ;
; 96.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.472      ;
; 96.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.472      ;
; 96.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[6]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.472      ;
; 96.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.472      ;
; 96.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.472      ;
; 96.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.472      ;
; 96.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.472      ;
; 96.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.401      ;
; 96.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.401      ;
; 96.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.401      ;
; 96.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.401      ;
; 96.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.401      ;
; 96.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[6]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.401      ;
; 96.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.401      ;
; 96.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.401      ;
; 96.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.401      ;
; 96.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.401      ;
; 96.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.332      ;
; 96.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.332      ;
; 96.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.332      ;
; 96.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.332      ;
; 96.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.332      ;
; 96.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[6]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.332      ;
; 96.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.332      ;
; 96.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.332      ;
; 96.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.332      ;
; 96.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.332      ;
; 96.752 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.143      ; 3.378      ;
; 96.752 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[29]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.143      ; 3.378      ;
; 96.752 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[30]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.143      ; 3.378      ;
; 96.752 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[28]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.143      ; 3.378      ;
; 96.752 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[31]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.143      ; 3.378      ;
; 96.752 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[21]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.143      ; 3.378      ;
; 96.752 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[22]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.143      ; 3.378      ;
; 96.752 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[17]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.143      ; 3.378      ;
; 96.752 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.143      ; 3.378      ;
; 96.752 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[13]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.143      ; 3.378      ;
; 96.759 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.147      ; 3.375      ;
; 96.759 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[4]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.147      ; 3.375      ;
; 96.759 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.147      ; 3.375      ;
; 96.759 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.147      ; 3.375      ;
; 96.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.141      ;
; 96.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.141      ;
; 96.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.141      ;
; 96.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.141      ;
; 96.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.141      ;
; 96.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[6]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.141      ;
; 96.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.141      ;
; 96.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.141      ;
; 96.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.141      ;
; 96.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.141      ;
; 96.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.138      ;
; 96.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.138      ;
; 96.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.138      ;
; 96.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.138      ;
; 96.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.138      ;
; 96.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[6]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.138      ;
; 96.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.138      ;
; 96.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.138      ;
; 96.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.138      ;
; 96.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.138      ;
; 96.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.143      ; 3.307      ;
; 96.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[29]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.143      ; 3.307      ;
; 96.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[30]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.143      ; 3.307      ;
; 96.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[28]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.143      ; 3.307      ;
; 96.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[31]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.143      ; 3.307      ;
; 96.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[21]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.143      ; 3.307      ;
; 96.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[22]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.143      ; 3.307      ;
; 96.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[17]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.143      ; 3.307      ;
; 96.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.143      ; 3.307      ;
; 96.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[13]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.143      ; 3.307      ;
; 96.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.147      ; 3.304      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                                            ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.145 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|C1_victim_tag[16]                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_ram:non_ecc_tagram.dcache_tag_ram|altsyncram:ram_no_ecc.data_ram|altsyncram_tnj1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.470      ;
; 0.146 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|C1_victim_tag[14]                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_ram:non_ecc_tagram.dcache_tag_ram|altsyncram:ram_no_ecc.data_ram|altsyncram_tnj1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.471      ;
; 0.146 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|C1_victim_tag[15]                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_ram:non_ecc_tagram.dcache_tag_ram|altsyncram:ram_no_ecc.data_ram|altsyncram_tnj1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.471      ;
; 0.146 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|C1_victim_tag[17]                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_ram:non_ecc_tagram.dcache_tag_ram|altsyncram:ram_no_ecc.data_ram|altsyncram_tnj1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.471      ;
; 0.146 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|address_transfer[25]                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|niosv_ram:non_ecc_iram.icache_tag_ram|altsyncram:ram_no_ecc.data_ram|altsyncram_nnj1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.471      ;
; 0.147 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|C1_victim_tag[11]                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_ram:non_ecc_tagram.dcache_tag_ram|altsyncram:ram_no_ecc.data_ram|altsyncram_tnj1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.472      ;
; 0.147 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|address_transfer[24]                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|niosv_ram:non_ecc_iram.icache_tag_ram|altsyncram:ram_no_ecc.data_ram|altsyncram_nnj1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.472      ;
; 0.148 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|redist13_yAddr_uid35_fpSqrtTest_b_7_q[2] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|altsyncram:memoryC0_uid62_sqrtTables_lutmem_dmem|altsyncram_7he1:auto_generated|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.470      ;
; 0.148 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|redist13_yAddr_uid35_fpSqrtTest_b_7_q[5] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|altsyncram:memoryC0_uid62_sqrtTables_lutmem_dmem|altsyncram_7he1:auto_generated|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.473      ;
; 0.150 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|C1_victim_tag[18]                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_ram:non_ecc_tagram.dcache_tag_ram|altsyncram:ram_no_ecc.data_ram|altsyncram_tnj1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.475      ;
; 0.152 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|redist13_yAddr_uid35_fpSqrtTest_b_7_q[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|altsyncram:memoryC0_uid62_sqrtTables_lutmem_dmem|altsyncram_7he1:auto_generated|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.477      ;
; 0.153 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|address_transfer[22]                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|niosv_ram:non_ecc_iram.icache_tag_ram|altsyncram:ram_no_ecc.data_ram|altsyncram_nnj1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.478      ;
; 0.153 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|redist13_yAddr_uid35_fpSqrtTest_b_7_q[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|altsyncram:memoryC0_uid62_sqrtTables_lutmem_dmem|altsyncram_7he1:auto_generated|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.479      ;
; 0.155 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[0]                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.480      ;
; 0.155 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|redist12_yAddr_uid35_fpSqrtTest_b_2_q[6] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|altsyncram:memoryC1_uid65_sqrtTables_lutmem_dmem|altsyncram_2he1:auto_generated|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.480      ;
; 0.156 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|address_transfer[27]                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|niosv_ram:non_ecc_iram.icache_tag_ram|altsyncram:ram_no_ecc.data_ram|altsyncram_nnj1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.481      ;
; 0.157 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|redist12_yAddr_uid35_fpSqrtTest_b_2_q[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|altsyncram:memoryC1_uid65_sqrtTables_lutmem_dmem|altsyncram_2he1:auto_generated|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.479      ;
; 0.157 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|redist12_yAddr_uid35_fpSqrtTest_b_2_q[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|altsyncram:memoryC1_uid65_sqrtTables_lutmem_dmem|altsyncram_2he1:auto_generated|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.482      ;
; 0.158 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[2]                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.483      ;
; 0.162 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[5]                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.487      ;
; 0.163 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|redist13_yAddr_uid35_fpSqrtTest_b_7_q[6] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|altsyncram:memoryC0_uid62_sqrtTables_lutmem_dmem|altsyncram_7he1:auto_generated|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.488      ;
; 0.167 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[4]                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.492      ;
; 0.167 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|redist12_yAddr_uid35_fpSqrtTest_b_2_q[7] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|altsyncram:memoryC1_uid65_sqrtTables_lutmem_dmem|altsyncram_2he1:auto_generated|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 0.490      ;
; 0.170 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|redist12_yAddr_uid35_fpSqrtTest_b_2_q[2] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|altsyncram:memoryC1_uid65_sqrtTables_lutmem_dmem|altsyncram_2he1:auto_generated|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.492      ;
; 0.171 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|write_ptr[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|altsyncram:victim_buffer|altsyncram_46f1:auto_generated|ram_block1a0~porta_address_reg0                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.498      ;
; 0.173 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|write_ptr[2]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|altsyncram:victim_buffer|altsyncram_46f1:auto_generated|ram_block1a0~porta_address_reg0                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.500      ;
; 0.173 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[3]                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.498      ;
; 0.173 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[6]                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.498      ;
; 0.173 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|M0_rd[2]                                                                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_reg_file:gen_fp_reg_file.fp_reg_file_inst|niosv_ram:non_ecc_regfile.gen_reg_file_c.reg_file_c|altsyncram:ram_no_ecc.data_ram|altsyncram_71p1:auto_generated|ram_block1a0~porta_address_reg0                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.495      ;
; 0.176 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|redist13_yAddr_uid35_fpSqrtTest_b_7_q[7] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|altsyncram:memoryC0_uid62_sqrtTables_lutmem_dmem|altsyncram_7he1:auto_generated|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.498      ;
; 0.176 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|redist12_yAddr_uid35_fpSqrtTest_b_2_q[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|altsyncram:memoryC1_uid65_sqrtTables_lutmem_dmem|altsyncram_2he1:auto_generated|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.502      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50]                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50]                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA_input_efifo_module:the_NIOSV_G_SOC_SDRAM_CONTROLLER_DATA_input_efifo_module|entries[1]                                                                                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA_input_efifo_module:the_NIOSV_G_SOC_SDRAM_CONTROLLER_DATA_input_efifo_module|entries[1]                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|packet_in_progress                                                                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|packet_in_progress                                                                                                                                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88]                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88]                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[52]                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[52]                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[8]                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[8]                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|saved_grant[3]                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|saved_grant[3]                                                                                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                                                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|saved_grant[1]                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|saved_grant[1]                                                                                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|saved_grant[0]                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|saved_grant[0]                                                                                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[23]                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[23]                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_arlen_q[0]                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_arlen_q[0]                                                                                                                                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[0]                                                                                                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[0]                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[1]                                                                                                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[1]                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[8]                                                                                                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[8]                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[10]                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[10]                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[11]                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[11]                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[12]                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[12]                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[18]                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[18]                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[19]                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[19]                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[20]                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[20]                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[17]                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[17]                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|saved_grant[0]                                                                                                                                                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|saved_grant[0]                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|saved_grant[1]                                                                                                                                                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|saved_grant[1]                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|packet_in_progress                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|packet_in_progress                                                                                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]                                                                                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                                                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                                                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                                                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                                                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                                                                                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:soc_sys_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:soc_sys_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|altera_avalon_sc_fifo:wr_rsp_status|mem_used[7]                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|altera_avalon_sc_fifo:wr_rsp_status|mem_used[7]                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|altera_avalon_sc_fifo:wr_rsp_status|mem_used[6]                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|altera_avalon_sc_fifo:wr_rsp_status|mem_used[6]                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|altera_avalon_sc_fifo:wr_rsp_status|mem_used[1]                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|altera_avalon_sc_fifo:wr_rsp_status|mem_used[1]                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_adrs|count[3]                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_adrs|count[3]                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_adrs|count[2]                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_adrs|count[2]                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_adrs|count[1]                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_adrs|count[1]                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_adrs|count[0]                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_adrs|count[0]                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6]                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6]                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|sop_enable                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|sop_enable                                                                                                                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[4]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[4]                                                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[3]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[3]                                                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[6]                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[6]                                                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                              ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.147 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[4]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.223      ; 0.474      ;
; 0.148 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.223      ; 0.475      ;
; 0.148 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.223      ; 0.475      ;
; 0.148 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[6]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.223      ; 0.475      ;
; 0.149 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[3]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.223      ; 0.476      ;
; 0.149 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[5]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.223      ; 0.476      ;
; 0.150 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.223      ; 0.477      ;
; 0.153 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.222      ; 0.479      ;
; 0.159 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.222      ; 0.485      ;
; 0.160 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.222      ; 0.486      ;
; 0.162 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|wr_ptr[0]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.222      ; 0.488      ;
; 0.165 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.222      ; 0.491      ;
; 0.166 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|wr_ptr[5]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.222      ; 0.492      ;
; 0.168 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.222      ; 0.494      ;
; 0.168 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|wr_ptr[3]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.222      ; 0.494      ;
; 0.180 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.183 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|streg_datain_reg                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|streg_datain_reg                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|add_msb_reg                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|add_msb_reg                                                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|ncs_reg                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|ncs_reg                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_write_reg                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_write_reg                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_erase_reg                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_erase_reg                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_sppoll_reg                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_sppoll_reg                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_wrpoll_reg                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_wrpoll_reg                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:read_flag_status_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:read_flag_status_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]                                                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                                                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[3]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[3]                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[2]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[2]                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[5]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[5]                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[6]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[6]                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[4]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[4]                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[7]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[7]                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|back_pressured_ctrl                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|back_pressured_ctrl                                                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|read_status_en                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|read_status_en                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_status_reg                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_status_reg                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_prog_avl_mem_translator|end_begintransfer                                                                                                                                                                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_prog_avl_mem_translator|end_begintransfer                                                                                                                                                                                                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][128]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][128]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][127]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][127]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[0]                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[0]                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                                                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_controller_prog_avl_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_controller_prog_avl_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_prog_avl_mem_translator|in_transfer                                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_prog_avl_mem_translator|in_transfer                                                                                                                                                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|empty                                                                                                                                                                                                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|empty                                                                                                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[5]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[5]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[3]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[3]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[4]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[4]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[6]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|rd_ptr[6]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_controller_prog_avl_mem_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_controller_prog_avl_mem_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_controller_prog_avl_mem_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_controller_prog_avl_mem_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_cnt[1]                                                                                                                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_cnt[1]                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_cnt[0]                                                                                                                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_cnt[0]                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|detect_addroffset_reg                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|detect_addroffset_reg                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|dvalid_reg                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|dvalid_reg                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_pgwrop_reg                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_pgwrop_reg                                                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][128]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][128]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][127]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][127]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'EXT_CLK_50M'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_clks_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_clks_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][127]                                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][127]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE               ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS         ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                                              ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][128]                                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][128]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][83]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][83]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][82]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][82]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][84]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][84]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][80]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][80]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][79]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][79]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][78]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][78]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][81]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][81]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][76]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][76]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][77]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][77]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.044      ; 0.316      ;
; 0.193 ; pwrup_timer[0]                                                                                                                                                                                                                                          ; pwrup_timer[0]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_G_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_G_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_G_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_G_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_G_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_G_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                     ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.316      ;
; 0.200 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[1]                                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.320      ;
; 0.204 ; pwrup_timer[7]                                                                                                                                                                                                                                          ; pwrup_timer[7]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.325      ;
; 0.256 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|prev_reset                                                                                                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.376      ;
; 0.257 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                                            ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.377      ;
; 0.261 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.044      ; 0.389      ;
; 0.273 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.393      ;
; 0.296 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                                            ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; pwrup_timer[6]                                                                                                                                                                                                                                          ; pwrup_timer[6]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; pwrup_timer[4]                                                                                                                                                                                                                                          ; pwrup_timer[4]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; pwrup_timer[2]                                                                                                                                                                                                                                          ; pwrup_timer[2]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; pwrup_timer[3]                                                                                                                                                                                                                                          ; pwrup_timer[3]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.044      ; 0.427      ;
; 0.300 ; pwrup_timer[5]                                                                                                                                                                                                                                          ; pwrup_timer[5]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.421      ;
; 0.305 ; pwrup_timer[1]                                                                                                                                                                                                                                          ; pwrup_timer[1]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; pwrup_timer[0]                                                                                                                                                                                                                                          ; pwrup_timer[1]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.426      ;
; 0.315 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|waitrequest_reset_override                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.435      ;
; 0.322 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.442      ;
; 0.327 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.243      ; 0.654      ;
; 0.331 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.246      ; 0.661      ;
; 0.332 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.452      ;
; 0.339 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.459      ;
; 0.339 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.044      ; 0.467      ;
; 0.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.243      ; 0.669      ;
; 0.343 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg               ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.463      ;
; 0.347 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.468      ;
; 0.349 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.246      ; 0.679      ;
; 0.350 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.470      ;
; 0.352 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg               ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.472      ;
; 0.353 ; pwrup_timer[3]                                                                                                                                                                                                                                          ; pwrup_timer[0]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.474      ;
; 0.361 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.044      ; 0.489      ;
; 0.366 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][78]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_clks_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                        ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.486      ;
; 0.372 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][76]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_clks_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                        ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.492      ;
; 0.375 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.044      ; 0.503      ;
; 0.382 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][82]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_clks_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]                                        ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.502      ;
; 0.386 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.507      ;
; 0.386 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][77]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.506      ;
; 0.388 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[9]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.509      ;
; 0.389 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.510      ;
; 0.390 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][80]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_clks_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                        ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.510      ;
; 0.391 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.512      ;
; 0.392 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[10] ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.513      ;
; 0.392 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.044      ; 0.520      ;
; 0.395 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                                                                        ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.233      ; 0.712      ;
; 0.405 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]              ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.035      ; 0.524      ;
; 0.407 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][128]                                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[127]                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.045      ; 0.536      ;
; 0.408 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][77]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][77]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.528      ;
; 0.408 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][83]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][83]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.528      ;
; 0.412 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.532      ;
; 0.413 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                             ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.534      ;
; 0.416 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.044      ; 0.544      ;
; 0.416 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][81]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][81]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.536      ;
; 0.417 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[8]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.538      ;
; 0.417 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][79]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][79]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.537      ;
; 0.418 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.539      ;
; 0.418 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                                              ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.538      ;
; 0.418 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[10] ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.539      ;
; 0.420 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[7]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.541      ;
; 0.420 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[9]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.541      ;
; 0.420 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.541      ;
; 0.420 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][128]                                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][128]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.540      ;
; 0.424 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.545      ;
; 0.425 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.545      ;
; 0.427 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS         ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.547      ;
; 0.428 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.044      ; 0.556      ;
; 0.430 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]            ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; -0.141     ; 0.373      ;
; 0.430 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]              ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; -0.141     ; 0.373      ;
; 0.431 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.552      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[1]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.307      ;
; 0.185 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.313      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[33]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[33]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[32]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[32]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.315      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[17]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.217      ; 0.488      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|dmi_status[0]                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|dmi_status[0]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[6]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[6]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[7]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[7]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[14]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[14]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[15]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[15]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[13]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[13]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[12]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[12]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[31]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[31]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[30]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[30]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[29]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[29]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[26]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[26]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[27]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[27]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[28]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[28]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[23]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[23]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[25]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[25]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[24]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[24]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[22]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[22]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[19]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[19]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[21]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[21]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[20]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[20]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[18]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[18]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[17]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[17]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[16]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[16]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[11]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[11]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[10]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[10]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[9]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[9]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[8]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[8]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[5]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[5]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[4]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[3]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[3]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[2]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|read_rsp_pndg                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|read_rsp_pndg                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.189 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.318      ;
; 0.189 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|full1                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.318      ;
; 0.191 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[4]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.216      ; 0.491      ;
; 0.192 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[20]                                                                                                                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[19]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[5]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[6]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[23]                                                                                                                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[22]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[26]                                                                                                                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[25]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[40]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[40]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[4]                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[30]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[11]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[8]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[6]                                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[4]                                                                                                                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[3]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[17]                                                                                                                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[16]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[18]                                                                                                                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[17]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[21]                                                                                                                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[20]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[22]                                                                                                                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[21]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[42]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[42]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[15]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[15]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[31]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[31]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[30]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[30]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[28]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[28]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[18]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[18]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[14]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[14]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[11]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[11]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[7]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[7]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[15]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[5]                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[17]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[20]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[22]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[23]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[24]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[28]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                   ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 7.735 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[9]                                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.103     ; 2.099      ;
; 7.735 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[7]                                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.105     ; 2.097      ;
; 7.735 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[10]                                                                                                                                                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.103     ; 2.099      ;
; 7.735 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[11]                                                                                                                                                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.103     ; 2.099      ;
; 7.735 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[8]                                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.103     ; 2.099      ;
; 7.735 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[14]                                                                                                                                                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.103     ; 2.099      ;
; 7.735 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[2]                                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.104     ; 2.098      ;
; 7.735 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[13]                                                                                                                                                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.103     ; 2.099      ;
; 7.736 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[12]                                                                                                                                                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.106     ; 2.095      ;
; 7.766 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[1]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 2.099      ;
; 7.766 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[0]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 2.099      ;
; 7.766 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi0_btn_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 2.161      ;
; 7.766 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi0_btn_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 2.161      ;
; 7.766 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi0_btn_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 2.161      ;
; 7.768 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[1]                                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.129     ; 2.041      ;
; 7.768 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[0]                                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.129     ; 2.041      ;
; 7.775 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[9]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 2.105      ;
; 7.775 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[0]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 2.105      ;
; 7.777 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[12]                                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 2.100      ;
; 7.777 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[10]                                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 2.096      ;
; 7.778 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[11]                                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 2.097      ;
; 7.778 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[8]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 2.101      ;
; 7.778 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[3]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 2.097      ;
; 7.780 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[5]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 2.101      ;
; 7.780 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[4]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 2.103      ;
; 7.780 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[2]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 2.102      ;
; 7.780 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[1]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 2.102      ;
; 7.780 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[14]                                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 2.102      ;
; 7.780 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[13]                                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 2.102      ;
; 7.780 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[11]                                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 2.102      ;
; 7.780 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[10]                                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 2.102      ;
; 7.780 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[9]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 2.102      ;
; 7.780 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[8]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 2.102      ;
; 7.780 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[7]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 2.100      ;
; 7.780 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[2]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 2.101      ;
; 7.780 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[3]                                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.119     ; 2.039      ;
; 7.781 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_dqm[1]                                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 2.098      ;
; 7.781 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_dqm[0]                                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 2.098      ;
; 7.781 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_bank[1]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 2.101      ;
; 7.781 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_bank[0]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 2.100      ;
; 7.781 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[7]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 2.098      ;
; 7.781 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[6]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 2.101      ;
; 7.781 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[3]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 2.101      ;
; 7.781 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[12]                                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 2.098      ;
; 7.783 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[15]                                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 2.097      ;
; 7.783 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[4]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 2.097      ;
; 7.784 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[6]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 2.099      ;
; 7.784 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[5]                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 2.099      ;
; 7.785 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[4]                                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.114     ; 2.039      ;
; 7.785 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[15]                                                                                                                                                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.114     ; 2.039      ;
; 7.786 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[6]                                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.111     ; 2.041      ;
; 7.786 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[5]                                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.111     ; 2.041      ;
; 7.790 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[93]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 2.131      ;
; 7.790 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[95]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 2.137      ;
; 7.790 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 2.137      ;
; 7.790 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 2.137      ;
; 7.790 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 2.131      ;
; 7.790 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[80]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 2.131      ;
; 7.790 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[90]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 2.137      ;
; 7.790 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 2.137      ;
; 7.790 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 2.131      ;
; 7.790 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 2.131      ;
; 7.790 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 2.131      ;
; 7.790 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[81]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 2.131      ;
; 7.790 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[82]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 2.131      ;
; 7.790 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 2.131      ;
; 7.790 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 2.143      ;
; 7.791 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[92]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 2.129      ;
; 7.791 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 2.129      ;
; 7.791 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 2.129      ;
; 7.791 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 2.129      ;
; 7.791 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[91]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 2.129      ;
; 7.791 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[127]                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 2.129      ;
; 7.791 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 2.129      ;
; 7.791 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 2.129      ;
; 7.791 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 2.129      ;
; 7.791 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 2.134      ;
; 7.791 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 2.134      ;
; 7.791 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 2.131      ;
; 7.791 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 2.131      ;
; 7.798 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 2.125      ;
; 7.798 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 2.125      ;
; 7.798 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 2.125      ;
; 7.798 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 2.125      ;
; 7.798 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 2.125      ;
; 7.799 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 2.124      ;
; 7.799 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 2.124      ;
; 7.799 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 2.124      ;
; 7.799 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 2.124      ;
; 7.799 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 2.124      ;
; 7.803 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:soc_sys_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.137      ;
; 7.806 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 2.117      ;
; 7.806 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 2.117      ;
; 7.806 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 2.117      ;
; 7.806 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 2.117      ;
; 7.814 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[4] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.100     ; 1.958      ;
; 7.814 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[5] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.100     ; 1.958      ;
; 7.814 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[6] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.100     ; 1.958      ;
; 7.814 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[7] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.100     ; 1.958      ;
; 7.814 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[8] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.100     ; 1.958      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[7]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.010     ; 1.533      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[4]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.010     ; 1.533      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[1]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.010     ; 1.533      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[2]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.010     ; 1.533      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[3]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.010     ; 1.533      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[5]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.010     ; 1.533      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[6]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.010     ; 1.533      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[0]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.010     ; 1.533      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[0]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.011     ; 1.532      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[1]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.011     ; 1.532      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[2]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.011     ; 1.532      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[3]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.011     ; 1.532      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[4]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.011     ; 1.532      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[5]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.011     ; 1.532      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[6]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.011     ; 1.532      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[7]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.011     ; 1.532      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|maxcnt_shift_reg2                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.010     ; 1.533      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.008     ; 1.535      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe1     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.008     ; 1.535      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.008     ; 1.535      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.008     ; 1.535      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_write_reg                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.009     ; 1.534      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_read_reg                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.009     ; 1.534      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.012     ; 1.531      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.012     ; 1.531      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe1     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.012     ; 1.531      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|buf_empty_reg                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.007     ; 1.536      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[3]                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.010     ; 1.533      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[2]                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.010     ; 1.533      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[1]                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.010     ; 1.533      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[0]                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.010     ; 1.533      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[6]                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.010     ; 1.533      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[5]                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.010     ; 1.533      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[4]                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.010     ; 1.533      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[7]                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.010     ; 1.533      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[3]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.007     ; 1.536      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[2]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.007     ; 1.536      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[1]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.007     ; 1.536      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[0]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.007     ; 1.536      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[5]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.007     ; 1.536      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[6]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.007     ; 1.536      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[4]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.007     ; 1.536      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[7]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.007     ; 1.536      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.006     ; 1.537      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|write_prot_reg                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.014     ; 1.529      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|illegal_erase_dly_reg                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.006     ; 1.537      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|illegal_write_dly_reg                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.006     ; 1.537      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_secprot_reg                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.009     ; 1.534      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[3]                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.007     ; 1.536      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[2]                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.007     ; 1.536      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[1]                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.007     ; 1.536      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[0]                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.007     ; 1.536      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[5]                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.007     ; 1.536      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[6]                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.007     ; 1.536      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[4]                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.007     ; 1.536      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[7]                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.007     ; 1.536      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|max_cnt_reg                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.007     ; 1.536      ;
; 18.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_write_reg2                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.010     ; 1.533      ;
; 18.445 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|streg_datain_reg                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.007     ; 1.535      ;
; 18.445 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|add_msb_reg                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.007     ; 1.535      ;
; 18.445 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|shftpgwr_data_reg                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.007     ; 1.535      ;
; 18.445 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end1_cyc_reg                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.017     ; 1.525      ;
; 18.445 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage3_reg                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.007     ; 1.535      ;
; 18.445 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage4_reg                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.007     ; 1.535      ;
; 18.445 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|ncs_reg                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.017     ; 1.525      ;
; 18.445 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage2_reg                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.007     ; 1.535      ;
; 18.445 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.018     ; 1.524      ;
; 18.445 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.018     ; 1.524      ;
; 18.445 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe1     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.018     ; 1.524      ;
; 18.445 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_op_hdlyreg                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.014     ; 1.528      ;
; 18.445 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|cnt_bfend_reg                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.017     ; 1.525      ;
; 18.445 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_det_reg                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.014     ; 1.528      ;
; 18.445 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_read_reg                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.016     ; 1.526      ;
; 18.445 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_sid_reg                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.014     ; 1.528      ;
; 18.445 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|do_wrmemadd_reg                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.007     ; 1.535      ;
; 38.207 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.038     ; 1.742      ;
; 38.207 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[95]                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.038     ; 1.742      ;
; 38.207 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.038     ; 1.742      ;
; 38.207 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.038     ; 1.742      ;
; 38.207 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.038     ; 1.742      ;
; 38.207 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.038     ; 1.742      ;
; 38.207 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.038     ; 1.742      ;
; 38.207 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.038     ; 1.742      ;
; 38.207 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.038     ; 1.742      ;
; 38.207 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.038     ; 1.742      ;
; 38.218 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.048     ; 1.721      ;
; 38.218 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.048     ; 1.721      ;
; 38.218 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.048     ; 1.721      ;
; 38.218 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.048     ; 1.721      ;
; 38.218 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.048     ; 1.721      ;
; 38.218 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.048     ; 1.721      ;
; 38.218 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.048     ; 1.721      ;
; 38.218 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.048     ; 1.721      ;
; 38.218 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.048     ; 1.721      ;
; 38.218 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.048     ; 1.721      ;
; 38.227 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|wr_ptr[4]                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.030     ; 1.730      ;
; 38.227 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|wr_ptr[5]                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.030     ; 1.730      ;
; 38.227 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|wr_ptr[6]                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.030     ; 1.730      ;
; 38.227 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|wr_ptr[3]                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.030     ; 1.730      ;
; 38.227 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|wr_ptr[0]                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.030     ; 1.730      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.333 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.093      ;
; 49.333 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|jupdate                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.093      ;
; 98.627 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.326      ;
; 98.740 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.211      ;
; 98.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.202      ;
; 98.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[6]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.202      ;
; 98.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.202      ;
; 98.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[4]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.202      ;
; 98.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.202      ;
; 98.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.202      ;
; 98.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.202      ;
; 98.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|read                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.099      ;
; 98.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|read_req                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.099      ;
; 98.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.099      ;
; 98.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.099      ;
; 98.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.099      ;
; 98.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.099      ;
; 98.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.099      ;
; 98.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|write                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.099      ;
; 98.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|write_stalled                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.099      ;
; 98.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.099      ;
; 98.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|write_valid                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.099      ;
; 98.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.099      ;
; 98.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.099      ;
; 98.860 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.093      ;
; 98.860 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|state                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.093      ;
; 98.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[2]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.081      ;
; 98.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.081      ;
; 98.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.081      ;
; 98.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[9]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.081      ;
; 98.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[8]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.081      ;
; 98.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[7]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.081      ;
; 98.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.081      ;
; 98.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.081      ;
; 98.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.081      ;
; 98.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.081      ;
; 98.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.081      ;
; 98.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.081      ;
; 98.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.081      ;
; 98.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.081      ;
; 98.874 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.075      ;
; 98.874 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.075      ;
; 98.874 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.075      ;
; 98.874 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.075      ;
; 98.874 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.075      ;
; 98.878 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.074      ;
; 98.878 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.074      ;
; 98.878 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.074      ;
; 98.878 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.074      ;
; 98.878 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.074      ;
; 98.878 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.074      ;
; 98.878 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.074      ;
; 98.878 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.074      ;
; 98.878 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.074      ;
; 98.907 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.044      ;
; 98.907 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.044      ;
; 98.907 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.044      ;
; 98.907 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.044      ;
; 98.907 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.044      ;
; 98.907 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.044      ;
; 98.907 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.044      ;
; 98.907 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.044      ;
; 98.907 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.044      ;
; 99.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.824      ;
; 99.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.824      ;
; 99.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.824      ;
; 99.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.824      ;
; 99.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.824      ;
; 99.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.824      ;
; 99.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.824      ;
; 99.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.824      ;
; 99.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.824      ;
; 99.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.824      ;
; 99.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.824      ;
; 99.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.824      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.580  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.700      ;
; 0.580  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.700      ;
; 0.580  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.700      ;
; 0.580  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.700      ;
; 0.580  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.700      ;
; 0.580  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.700      ;
; 0.580  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.700      ;
; 0.580  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.700      ;
; 0.580  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.700      ;
; 0.580  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.700      ;
; 0.580  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.700      ;
; 0.580  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.700      ;
; 0.808  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.928      ;
; 0.808  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.928      ;
; 0.808  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.928      ;
; 0.808  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.928      ;
; 0.808  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.928      ;
; 0.808  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.928      ;
; 0.808  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.928      ;
; 0.808  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.928      ;
; 0.808  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.928      ;
; 0.826  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.947      ;
; 0.826  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.947      ;
; 0.826  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.947      ;
; 0.826  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.947      ;
; 0.826  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.947      ;
; 0.826  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.947      ;
; 0.826  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.947      ;
; 0.826  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.947      ;
; 0.826  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.947      ;
; 0.827  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[2]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.949      ;
; 0.827  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.949      ;
; 0.827  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.949      ;
; 0.827  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[9]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.949      ;
; 0.827  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[8]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.949      ;
; 0.827  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[7]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.949      ;
; 0.827  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.949      ;
; 0.827  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.949      ;
; 0.827  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.949      ;
; 0.827  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.949      ;
; 0.827  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.949      ;
; 0.827  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.949      ;
; 0.827  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.949      ;
; 0.827  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.949      ;
; 0.827  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.944      ;
; 0.827  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.944      ;
; 0.827  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.944      ;
; 0.827  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.944      ;
; 0.827  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.944      ;
; 0.834  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.957      ;
; 0.834  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|state                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.957      ;
; 0.837  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|read                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.961      ;
; 0.837  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|read_req                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.961      ;
; 0.837  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.961      ;
; 0.837  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.961      ;
; 0.837  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.961      ;
; 0.837  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.961      ;
; 0.837  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.961      ;
; 0.837  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|write                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.961      ;
; 0.837  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|write_stalled                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.961      ;
; 0.837  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.961      ;
; 0.837  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|write_valid                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.961      ;
; 0.837  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.961      ;
; 0.837  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.961      ;
; 0.942  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.063      ;
; 0.942  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[6]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.063      ;
; 0.942  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.063      ;
; 0.942  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[4]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.063      ;
; 0.942  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.063      ;
; 0.942  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.063      ;
; 0.942  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.063      ;
; 0.948  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.068      ;
; 0.999  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.121      ;
; 50.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.516      ; 0.957      ;
; 50.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|jupdate                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.516      ; 0.957      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                                                                                                                               ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 1.058 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.253      ; 1.395      ;
; 1.058 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[95]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.253      ; 1.395      ;
; 1.058 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.253      ; 1.395      ;
; 1.058 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.253      ; 1.395      ;
; 1.058 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.253      ; 1.395      ;
; 1.058 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.253      ; 1.395      ;
; 1.058 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.253      ; 1.395      ;
; 1.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.252      ; 1.396      ;
; 1.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[10] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.252      ; 1.396      ;
; 1.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[9]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.252      ; 1.396      ;
; 1.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.252      ; 1.396      ;
; 1.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.252      ; 1.396      ;
; 1.065 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.244      ; 1.393      ;
; 1.065 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.244      ; 1.393      ;
; 1.065 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.244      ; 1.393      ;
; 1.065 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.244      ; 1.393      ;
; 1.065 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.244      ; 1.393      ;
; 1.065 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.244      ; 1.393      ;
; 1.065 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.244      ; 1.393      ;
; 1.066 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.245      ; 1.395      ;
; 1.066 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.245      ; 1.395      ;
; 1.066 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.245      ; 1.395      ;
; 1.066 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.245      ; 1.395      ;
; 1.066 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.245      ; 1.395      ;
; 1.066 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.245      ; 1.395      ;
; 1.066 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.245      ; 1.395      ;
; 1.066 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[95]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.245      ; 1.395      ;
; 1.066 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.245      ; 1.395      ;
; 1.066 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.236      ; 1.386      ;
; 1.066 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.236      ; 1.386      ;
; 1.066 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.236      ; 1.386      ;
; 1.066 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.236      ; 1.386      ;
; 1.066 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[81]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.236      ; 1.386      ;
; 1.066 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.236      ; 1.386      ;
; 1.066 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.245      ; 1.395      ;
; 1.066 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.236      ; 1.386      ;
; 1.067 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.244      ; 1.395      ;
; 1.067 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.244      ; 1.395      ;
; 1.067 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.244      ; 1.395      ;
; 1.067 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.244      ; 1.395      ;
; 1.067 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.244      ; 1.395      ;
; 1.067 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.244      ; 1.395      ;
; 1.067 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.244      ; 1.395      ;
; 1.067 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.244      ; 1.395      ;
; 1.067 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.244      ; 1.395      ;
; 1.068 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.242      ; 1.394      ;
; 1.068 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.242      ; 1.394      ;
; 1.068 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.242      ; 1.394      ;
; 1.068 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.242      ; 1.394      ;
; 1.068 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.242      ; 1.394      ;
; 1.068 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.242      ; 1.394      ;
; 1.068 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.242      ; 1.394      ;
; 1.068 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.242      ; 1.394      ;
; 1.068 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.242      ; 1.394      ;
; 1.068 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.242      ; 1.394      ;
; 1.068 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.242      ; 1.394      ;
; 1.069 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.243      ; 1.396      ;
; 1.069 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.243      ; 1.396      ;
; 1.069 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.243      ; 1.396      ;
; 1.072 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.240      ; 1.396      ;
; 1.072 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.240      ; 1.396      ;
; 1.072 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.240      ; 1.396      ;
; 1.072 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[127]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.240      ; 1.396      ;
; 1.072 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.240      ; 1.396      ;
; 1.072 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.240      ; 1.396      ;
; 1.074 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.238      ; 1.396      ;
; 1.075 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.243      ; 1.402      ;
; 1.075 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.243      ; 1.402      ;
; 1.079 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.231      ; 1.394      ;
; 1.079 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[127]                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.231      ; 1.394      ;
; 1.079 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.231      ; 1.394      ;
; 1.079 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.231      ; 1.394      ;
; 1.079 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.236      ; 1.399      ;
; 1.079 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.236      ; 1.399      ;
; 1.079 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.236      ; 1.399      ;
; 1.080 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.229      ; 1.393      ;
; 1.080 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.229      ; 1.393      ;
; 1.086 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.221      ; 1.391      ;
; 1.086 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.221      ; 1.391      ;
; 1.086 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.221      ; 1.391      ;
; 1.086 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.221      ; 1.391      ;
; 1.086 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.221      ; 1.391      ;
; 1.086 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.221      ; 1.391      ;
; 1.086 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.221      ; 1.391      ;
; 1.086 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.221      ; 1.391      ;
; 1.086 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.221      ; 1.391      ;
; 1.086 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.221      ; 1.391      ;
; 1.086 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.221      ; 1.391      ;
; 1.086 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.221      ; 1.391      ;
; 1.090 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.224      ; 1.398      ;
; 1.090 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.224      ; 1.398      ;
; 1.090 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.224      ; 1.398      ;
; 1.090 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.224      ; 1.398      ;
; 1.090 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.224      ; 1.398      ;
; 1.090 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.224      ; 1.398      ;
; 1.090 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.224      ; 1.398      ;
; 1.090 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.224      ; 1.398      ;
; 1.090 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[93]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.211      ; 1.385      ;
; 1.090 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[93]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.211      ; 1.385      ;
; 1.090 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[92]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.211      ; 1.385      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                  ; To Node                                                                                                                                                                                                                                           ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 1.404 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosv_g_cpu_instruction_manager_rd_limiter|last_channel[2]                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.263      ; 1.751      ;
; 1.404 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosv_g_cpu_instruction_manager_rd_limiter|last_dest_id[2]                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.263      ; 1.751      ;
; 1.404 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosv_g_cpu_instruction_manager_rd_limiter|last_dest_id[1]                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.263      ; 1.751      ;
; 1.404 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosv_g_cpu_instruction_manager_rd_limiter|last_dest_id[0]                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.263      ; 1.751      ;
; 1.404 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosv_g_cpu_instruction_manager_rd_limiter|last_channel[0]                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.263      ; 1.751      ;
; 1.405 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.250      ; 1.739      ;
; 1.405 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.250      ; 1.739      ;
; 1.405 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.250      ; 1.739      ;
; 1.405 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.250      ; 1.739      ;
; 1.405 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.250      ; 1.739      ;
; 1.406 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.253      ; 1.743      ;
; 1.406 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.253      ; 1.743      ;
; 1.406 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.253      ; 1.743      ;
; 1.406 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.253      ; 1.743      ;
; 1.406 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.253      ; 1.743      ;
; 1.406 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.253      ; 1.743      ;
; 1.406 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.253      ; 1.743      ;
; 1.409 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 1.744      ;
; 1.409 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 1.744      ;
; 1.409 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 1.744      ;
; 1.409 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fetch:instr_fetch_inst|pc_fetch_stop[6]                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.253      ; 1.746      ;
; 1.410 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 1.738      ;
; 1.410 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 1.738      ;
; 1.410 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 1.738      ;
; 1.410 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28]       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 1.738      ;
; 1.410 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 1.738      ;
; 1.410 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 1.738      ;
; 1.410 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.248      ; 1.742      ;
; 1.410 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.248      ; 1.742      ;
; 1.410 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.248      ; 1.742      ;
; 1.410 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.248      ; 1.742      ;
; 1.410 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.248      ; 1.742      ;
; 1.410 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.248      ; 1.742      ;
; 1.410 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.248      ; 1.742      ;
; 1.410 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.248      ; 1.742      ;
; 1.410 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 1.738      ;
; 1.410 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|saved_grant[1]                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.257      ; 1.751      ;
; 1.410 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.257      ; 1.751      ;
; 1.410 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|saved_grant[0]                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.257      ; 1.751      ;
; 1.410 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.257      ; 1.751      ;
; 1.410 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.257      ; 1.751      ;
; 1.410 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|saved_grant[3]                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.257      ; 1.751      ;
; 1.410 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13]                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.252      ; 1.746      ;
; 1.410 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_010|saved_grant[1]                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.248      ; 1.742      ;
; 1.410 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_010|saved_grant[0]                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.248      ; 1.742      ;
; 1.410 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_data|bc_eq_0                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.253      ; 1.747      ;
; 1.410 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:read_cmd|bc_eq_0                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.252      ; 1.746      ;
; 1.410 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:read_cmd|state[0]_OTERM313                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.252      ; 1.746      ;
; 1.411 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_004|packet_in_progress                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.254      ; 1.749      ;
; 1.411 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.249      ; 1.744      ;
; 1.411 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_adrs|count[3]                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.254      ; 1.749      ;
; 1.411 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_adrs|count[2]                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.254      ; 1.749      ;
; 1.411 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_adrs|count[1]                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.254      ; 1.749      ;
; 1.411 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_adrs|count[0]                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.254      ; 1.749      ;
; 1.411 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_adrs|state[0]_OTERM301                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.254      ; 1.749      ;
; 1.411 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 1.739      ;
; 1.411 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 1.739      ;
; 1.411 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 1.739      ;
; 1.411 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 1.739      ;
; 1.411 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.246      ; 1.741      ;
; 1.411 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.246      ; 1.741      ;
; 1.411 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.246      ; 1.741      ;
; 1.411 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.246      ; 1.741      ;
; 1.411 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_adrs|state[0]_OTERM299                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.254      ; 1.749      ;
; 1.411 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_adrs|state[0]_OTERM305                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.254      ; 1.749      ;
; 1.411 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[127]                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.246      ; 1.741      ;
; 1.412 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 1.733      ;
; 1.412 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.736      ;
; 1.412 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.736      ;
; 1.412 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.736      ;
; 1.412 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.736      ;
; 1.412 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.736      ;
; 1.412 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_sys_id_control_slave_translator|av_readdata_pre[30]                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 1.733      ;
; 1.412 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.736      ;
; 1.412 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.736      ;
; 1.412 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.736      ;
; 1.412 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 1.733      ;
; 1.412 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 1.733      ;
; 1.412 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.736      ;
; 1.412 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.736      ;
; 1.414 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.734      ;
; 1.414 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.734      ;
; 1.414 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106]      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.734      ;
; 1.414 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.734      ;
; 1.414 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.734      ;
; 1.414 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.737      ;
; 1.414 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.737      ;
; 1.414 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.737      ;
; 1.414 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19]       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.737      ;
; 1.414 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.737      ;
; 1.414 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17]       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.734      ;
; 1.414 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.737      ;
; 1.414 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.737      ;
; 1.414 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.734      ;
; 1.414 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.734      ;
; 1.414 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 1.742      ;
; 1.414 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 1.742      ;
; 1.415 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_011|saved_grant[1]                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 1.736      ;
; 1.415 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_011|saved_grant[0]                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 1.736      ;
; 1.416 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.245      ; 1.745      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 121
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.694
Worst Case Available Settling Time: 15.766 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                       ;
+-----------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                         ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                              ; -0.102 ; 0.145 ; 6.152    ; 0.580   ; 4.660               ;
;  EXT_CLK_50M                                  ; 12.599 ; 0.179 ; N/A      ; N/A     ; 9.245               ;
;  NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; -0.102 ; 0.145 ; 6.152    ; 1.404   ; 4.660               ;
;  NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 11.603 ; 0.147 ; 17.334   ; 1.058   ; 19.739              ;
;  altera_reserved_tck                          ; 46.440 ; 0.179 ; 48.297   ; 0.580   ; 49.314              ;
; Design-wide TNS                               ; -0.203 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  EXT_CLK_50M                                  ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; -0.203 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                          ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-----------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                                                                                                                                                                                                                                                                                                                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SDRAM_ADDR[0]                                                                                                                                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[1]                                                                                                                                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[2]                                                                                                                                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[3]                                                                                                                                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[4]                                                                                                                                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[5]                                                                                                                                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[6]                                                                                                                                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[7]                                                                                                                                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[8]                                                                                                                                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[9]                                                                                                                                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[10]                                                                                                                                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[11]                                                                                                                                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[12]                                                                                                                                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA[0]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA[1]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CAS_n                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CKE                                                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CLK                                                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CS_n                                                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQM[0]                                                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQM[1]                                                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_RAS_n                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_WE_n                                                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD                                                                                                                                                                                                                                                                                                            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[0]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[1]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[2]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[3]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[4]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[5]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[6]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[7]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[8]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[9]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[10]                                                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[11]                                                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[12]                                                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[13]                                                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[14]                                                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[15]                                                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Transition Times                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+-----------------+
; Pin                                                                                                                                                                                                                                                                                                                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+-----------------+
; SDRAM_DQ[0]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[1]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[2]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[3]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[4]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[5]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[6]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[7]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[8]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[9]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[10]                                                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[11]                                                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[12]                                                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[13]                                                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[14]                                                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[15]                                                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EXT_CLK_50M                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BTN_RESET_n                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BTN_USER_n                                                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DIPSW[0]                                                                                                                                                                                                                                                                                                            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DIPSW[1]                                                                                                                                                                                                                                                                                                            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DIPSW[3]                                                                                                                                                                                                                                                                                                            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DIPSW[2]                                                                                                                                                                                                                                                                                                            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD                                                                                                                                                                                                                                                                                                            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck                                                                                                                                                                                                                                                                                                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                                                                                                                                                                                                                                                                                                                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_ADDR[0]                                                                                                                                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[1]                                                                                                                                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[2]                                                                                                                                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[3]                                                                                                                                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[4]                                                                                                                                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[5]                                                                                                                                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[6]                                                                                                                                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[7]                                                                                                                                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[8]                                                                                                                                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[9]                                                                                                                                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[10]                                                                                                                                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[11]                                                                                                                                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[12]                                                                                                                                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; SDRAM_BA[0]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_BA[1]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_CAS_n                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_CKE                                                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_CLK                                                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_CS_n                                                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; SDRAM_DQM[0]                                                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQM[1]                                                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_RAS_n                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_WE_n                                                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LEDG[0]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LEDG[1]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LEDG[2]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LEDG[3]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LEDG[4]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LEDG[5]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LEDG[6]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LEDG[7]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; UART_TXD                                                                                                                                                                                                                                                                                                            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[0]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[1]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[2]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[3]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[4]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[5]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[6]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[7]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[8]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[9]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[10]                                                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[11]                                                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[12]                                                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[13]                                                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[14]                                                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[15]                                                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.07e-08 V                   ; 3.12 V              ; -0.0141 V           ; 0.213 V                              ; 0.204 V                              ; 6.63e-10 s                  ; 1.57e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.07e-08 V                  ; 3.12 V             ; -0.0141 V          ; 0.213 V                             ; 0.204 V                             ; 6.63e-10 s                 ; 1.57e-09 s                 ; Yes                       ; No                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                                                                                                                                                                                                                                                                                                                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_ADDR[0]                                                                                                                                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[1]                                                                                                                                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[2]                                                                                                                                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[3]                                                                                                                                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[4]                                                                                                                                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[5]                                                                                                                                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[6]                                                                                                                                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[7]                                                                                                                                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[8]                                                                                                                                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; SDRAM_ADDR[9]                                                                                                                                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[10]                                                                                                                                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[11]                                                                                                                                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[12]                                                                                                                                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; SDRAM_BA[0]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_BA[1]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_CAS_n                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_CKE                                                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_CLK                                                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_CS_n                                                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; SDRAM_DQM[0]                                                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQM[1]                                                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_RAS_n                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_WE_n                                                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[0]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LEDG[1]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LEDG[2]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LEDG[3]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LEDG[4]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[5]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LEDG[6]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LEDG[7]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; UART_TXD                                                                                                                                                                                                                                                                                                            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; SDRAM_DQ[0]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[1]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[2]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[3]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; SDRAM_DQ[4]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[5]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[6]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[7]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[8]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[9]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[10]                                                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[11]                                                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[12]                                                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[13]                                                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[14]                                                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[15]                                                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.88e-06 V                   ; 3.1 V               ; -0.00497 V          ; 0.088 V                              ; 0.154 V                              ; 8.34e-10 s                  ; 1.96e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.88e-06 V                  ; 3.1 V              ; -0.00497 V         ; 0.088 V                             ; 0.154 V                             ; 8.34e-10 s                 ; 1.96e-09 s                 ; Yes                       ; Yes                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                                                                                                                                                                                                                                                                                                                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_ADDR[0]                                                                                                                                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[1]                                                                                                                                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[2]                                                                                                                                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[3]                                                                                                                                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[4]                                                                                                                                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[5]                                                                                                                                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[6]                                                                                                                                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[7]                                                                                                                                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[8]                                                                                                                                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[9]                                                                                                                                                                                                                                                                                                       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[10]                                                                                                                                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[11]                                                                                                                                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[12]                                                                                                                                                                                                                                                                                                      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SDRAM_BA[0]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_BA[1]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_CAS_n                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_CKE                                                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_CLK                                                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_CS_n                                                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SDRAM_DQM[0]                                                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQM[1]                                                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_RAS_n                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_WE_n                                                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LEDG[0]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[1]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[2]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[3]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[4]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LEDG[5]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LEDG[6]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LEDG[7]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; UART_TXD                                                                                                                                                                                                                                                                                                            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; SDRAM_DQ[0]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[1]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[2]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[3]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[4]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[5]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[6]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[7]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[8]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[9]                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[10]                                                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[11]                                                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[12]                                                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[13]                                                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[14]                                                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[15]                                                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                                                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+----------------------------------------------+----------------------------------------------+------------+------------+----------+----------+
; From Clock                                   ; To Clock                                     ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+----------------------------------------------+----------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                          ; altera_reserved_tck                          ; 5245       ; 0          ; 43       ; 2        ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; altera_reserved_tck                          ; false path ; 0          ; 0        ; 0        ;
; EXT_CLK_50M                                  ; EXT_CLK_50M                                  ; 4402       ; 0          ; 0        ; 0        ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; EXT_CLK_50M                                  ; 48         ; 0          ; 0        ; 0        ;
; altera_reserved_tck                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; false path ; false path ; 0        ; 0        ;
; EXT_CLK_50M                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 7          ; 0          ; 0        ; 0        ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 5778907    ; 0          ; 0        ; 0        ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 90         ; 0          ; 0        ; 0        ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 226        ; 0          ; 0        ; 0        ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 583422     ; 1708       ; 1094     ; 201      ;
+----------------------------------------------+----------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+----------------------------------------------+----------------------------------------------+------------+------------+----------+----------+
; From Clock                                   ; To Clock                                     ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+----------------------------------------------+----------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                          ; altera_reserved_tck                          ; 5245       ; 0          ; 43       ; 2        ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; altera_reserved_tck                          ; false path ; 0          ; 0        ; 0        ;
; EXT_CLK_50M                                  ; EXT_CLK_50M                                  ; 4402       ; 0          ; 0        ; 0        ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; EXT_CLK_50M                                  ; 48         ; 0          ; 0        ; 0        ;
; altera_reserved_tck                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; false path ; false path ; 0        ; 0        ;
; EXT_CLK_50M                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 7          ; 0          ; 0        ; 0        ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 5778907    ; 0          ; 0        ; 0        ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 90         ; 0          ; 0        ; 0        ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 226        ; 0          ; 0        ; 0        ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 583422     ; 1708       ; 1094     ; 201      ;
+----------------------------------------------+----------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                        ;
+----------------------------------------------+----------------------------------------------+------------+----------+----------+----------+
; From Clock                                   ; To Clock                                     ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------+----------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                          ; altera_reserved_tck                          ; 73         ; 0        ; 2        ; 0        ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; altera_reserved_tck                          ; false path ; 0        ; 0        ; 0        ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 3804       ; 0        ; 0        ; 0        ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 1133       ; 0        ; 75       ; 0        ;
+----------------------------------------------+----------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                         ;
+----------------------------------------------+----------------------------------------------+------------+----------+----------+----------+
; From Clock                                   ; To Clock                                     ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------+----------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                          ; altera_reserved_tck                          ; 73         ; 0        ; 2        ; 0        ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; altera_reserved_tck                          ; false path ; 0        ; 0        ; 0        ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 3804       ; 0        ; 0        ; 0        ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 1133       ; 0        ; 75       ; 0        ;
+----------------------------------------------+----------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 25    ; 25   ;
; Unconstrained Input Port Paths  ; 266   ; 266  ;
; Unconstrained Output Ports      ; 51    ; 51   ;
; Unconstrained Output Port Paths ; 79    ; 79   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                  ;
+----------------------------------------------+----------------------------------------------+-----------+-------------+
; Target                                       ; Clock                                        ; Type      ; Status      ;
+----------------------------------------------+----------------------------------------------+-----------+-------------+
; EXT_CLK_50M                                  ; EXT_CLK_50M                                  ; Base      ; Constrained ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; Generated ; Constrained ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[1] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[1] ; Generated ; Constrained ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; Generated ; Constrained ;
; altera_reserved_tck                          ; altera_reserved_tck                          ; Base      ; Constrained ;
+----------------------------------------------+----------------------------------------------+-----------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; Input Port                                                                                                                                                                                                                                                                                                                       ; Comment                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; BTN_RESET_n                                                                                                                                                                                                                                                                                                                      ; Partially constrained                                                                ;
; BTN_USER_n                                                                                                                                                                                                                                                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIPSW[0]                                                                                                                                                                                                                                                                                                                         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIPSW[1]                                                                                                                                                                                                                                                                                                                         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIPSW[2]                                                                                                                                                                                                                                                                                                                         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIPSW[3]                                                                                                                                                                                                                                                                                                                         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DATA0 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[0]                                                                                                                                                                                                                                                                                                                      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[1]                                                                                                                                                                                                                                                                                                                      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[2]                                                                                                                                                                                                                                                                                                                      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[3]                                                                                                                                                                                                                                                                                                                      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[4]                                                                                                                                                                                                                                                                                                                      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[5]                                                                                                                                                                                                                                                                                                                      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[6]                                                                                                                                                                                                                                                                                                                      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[7]                                                                                                                                                                                                                                                                                                                      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[8]                                                                                                                                                                                                                                                                                                                      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[9]                                                                                                                                                                                                                                                                                                                      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[10]                                                                                                                                                                                                                                                                                                                     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[11]                                                                                                                                                                                                                                                                                                                     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[12]                                                                                                                                                                                                                                                                                                                     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[13]                                                                                                                                                                                                                                                                                                                     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[14]                                                                                                                                                                                                                                                                                                                     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[15]                                                                                                                                                                                                                                                                                                                     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; Output Port                                                                                                                                                                                                                                                                                                                     ; Comment                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; LEDG[0]                                                                                                                                                                                                                                                                                                                         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]                                                                                                                                                                                                                                                                                                                         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]                                                                                                                                                                                                                                                                                                                         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]                                                                                                                                                                                                                                                                                                                         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]                                                                                                                                                                                                                                                                                                                         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[5]                                                                                                                                                                                                                                                                                                                         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[6]                                                                                                                                                                                                                                                                                                                         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[7]                                                                                                                                                                                                                                                                                                                         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DCLK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_SCE  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_SDO  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[0]                                                                                                                                                                                                                                                                                                                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[1]                                                                                                                                                                                                                                                                                                                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[2]                                                                                                                                                                                                                                                                                                                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[3]                                                                                                                                                                                                                                                                                                                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[4]                                                                                                                                                                                                                                                                                                                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[5]                                                                                                                                                                                                                                                                                                                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[6]                                                                                                                                                                                                                                                                                                                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[7]                                                                                                                                                                                                                                                                                                                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[8]                                                                                                                                                                                                                                                                                                                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[9]                                                                                                                                                                                                                                                                                                                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[10]                                                                                                                                                                                                                                                                                                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[11]                                                                                                                                                                                                                                                                                                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[12]                                                                                                                                                                                                                                                                                                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_BA[0]                                                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_BA[1]                                                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CAS_n                                                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CLK                                                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CS_n                                                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQM[0]                                                                                                                                                                                                                                                                                                                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQM[1]                                                                                                                                                                                                                                                                                                                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[0]                                                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[1]                                                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[2]                                                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[3]                                                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[4]                                                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[5]                                                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[6]                                                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[7]                                                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[8]                                                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[9]                                                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[10]                                                                                                                                                                                                                                                                                                                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[11]                                                                                                                                                                                                                                                                                                                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[12]                                                                                                                                                                                                                                                                                                                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[13]                                                                                                                                                                                                                                                                                                                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[14]                                                                                                                                                                                                                                                                                                                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[15]                                                                                                                                                                                                                                                                                                                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_RAS_n                                                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_WE_n                                                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD                                                                                                                                                                                                                                                                                                                        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                                                             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; Input Port                                                                                                                                                                                                                                                                                                                       ; Comment                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; BTN_RESET_n                                                                                                                                                                                                                                                                                                                      ; Partially constrained                                                                ;
; BTN_USER_n                                                                                                                                                                                                                                                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIPSW[0]                                                                                                                                                                                                                                                                                                                         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIPSW[1]                                                                                                                                                                                                                                                                                                                         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIPSW[2]                                                                                                                                                                                                                                                                                                                         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIPSW[3]                                                                                                                                                                                                                                                                                                                         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DATA0 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[0]                                                                                                                                                                                                                                                                                                                      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[1]                                                                                                                                                                                                                                                                                                                      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[2]                                                                                                                                                                                                                                                                                                                      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[3]                                                                                                                                                                                                                                                                                                                      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[4]                                                                                                                                                                                                                                                                                                                      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[5]                                                                                                                                                                                                                                                                                                                      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[6]                                                                                                                                                                                                                                                                                                                      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[7]                                                                                                                                                                                                                                                                                                                      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[8]                                                                                                                                                                                                                                                                                                                      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[9]                                                                                                                                                                                                                                                                                                                      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[10]                                                                                                                                                                                                                                                                                                                     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[11]                                                                                                                                                                                                                                                                                                                     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[12]                                                                                                                                                                                                                                                                                                                     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[13]                                                                                                                                                                                                                                                                                                                     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[14]                                                                                                                                                                                                                                                                                                                     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[15]                                                                                                                                                                                                                                                                                                                     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; Output Port                                                                                                                                                                                                                                                                                                                     ; Comment                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; LEDG[0]                                                                                                                                                                                                                                                                                                                         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]                                                                                                                                                                                                                                                                                                                         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]                                                                                                                                                                                                                                                                                                                         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]                                                                                                                                                                                                                                                                                                                         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]                                                                                                                                                                                                                                                                                                                         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[5]                                                                                                                                                                                                                                                                                                                         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[6]                                                                                                                                                                                                                                                                                                                         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[7]                                                                                                                                                                                                                                                                                                                         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DCLK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_SCE  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_SDO  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[0]                                                                                                                                                                                                                                                                                                                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[1]                                                                                                                                                                                                                                                                                                                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[2]                                                                                                                                                                                                                                                                                                                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[3]                                                                                                                                                                                                                                                                                                                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[4]                                                                                                                                                                                                                                                                                                                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[5]                                                                                                                                                                                                                                                                                                                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[6]                                                                                                                                                                                                                                                                                                                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[7]                                                                                                                                                                                                                                                                                                                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[8]                                                                                                                                                                                                                                                                                                                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[9]                                                                                                                                                                                                                                                                                                                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[10]                                                                                                                                                                                                                                                                                                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[11]                                                                                                                                                                                                                                                                                                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[12]                                                                                                                                                                                                                                                                                                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_BA[0]                                                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_BA[1]                                                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CAS_n                                                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CLK                                                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CS_n                                                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQM[0]                                                                                                                                                                                                                                                                                                                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQM[1]                                                                                                                                                                                                                                                                                                                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[0]                                                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[1]                                                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[2]                                                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[3]                                                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[4]                                                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[5]                                                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[6]                                                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[7]                                                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[8]                                                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[9]                                                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[10]                                                                                                                                                                                                                                                                                                                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[11]                                                                                                                                                                                                                                                                                                                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[12]                                                                                                                                                                                                                                                                                                                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[13]                                                                                                                                                                                                                                                                                                                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[14]                                                                                                                                                                                                                                                                                                                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[15]                                                                                                                                                                                                                                                                                                                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_RAS_n                                                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_WE_n                                                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD                                                                                                                                                                                                                                                                                                                        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                                                             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition
    Info: Processing started: Sun Dec  1 18:51:35 2024
Info: Command: quartus_sta niosv_g_soc_epcs_sdram_iic -c niosv_g_soc_epcs_sdram_iic_top
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '../qsys/NIOSV_G_SOC/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: '../qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: '../constraints/timing_de0nano_brd.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]} {NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|inclk[0]} -multiply_by 2 -phase -60.00 -duty_cycle 50.00 -name {NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[1]} {NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[1]}
    Info (332110): create_generated_clock -source {NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]} {NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.102
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.102              -0.203 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):    11.603               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):    12.599               0.000 EXT_CLK_50M 
    Info (332119):    46.440               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.299
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.299               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):     0.312               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):     0.343               0.000 EXT_CLK_50M 
    Info (332119):     0.344               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 6.152
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.152               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):    17.334               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):    48.297               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.076
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.076               0.000 altera_reserved_tck 
    Info (332119):     1.796               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):     2.432               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.660
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.660               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):     9.578               0.000 EXT_CLK_50M 
    Info (332119):    19.739               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):    49.553               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 121 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 121
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.694
    Info (332114): Worst Case Available Settling Time: 12.704 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.868
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.868               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):    12.470               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):    13.362               0.000 EXT_CLK_50M 
    Info (332119):    46.876               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.289               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):     0.298               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):     0.298               0.000 altera_reserved_tck 
    Info (332119):     0.299               0.000 EXT_CLK_50M 
Info (332146): Worst-case recovery slack is 6.559
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.559               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):    17.632               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):    48.532               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.980
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.980               0.000 altera_reserved_tck 
    Info (332119):     1.595               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):     2.178               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.686
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.686               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):     9.587               0.000 EXT_CLK_50M 
    Info (332119):    19.741               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):    49.504               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 121 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 121
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.694
    Info (332114): Worst Case Available Settling Time: 13.431 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 4.163
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.163               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):    15.160               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):    15.801               0.000 EXT_CLK_50M 
    Info (332119):    48.299               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.145
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.145               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):     0.147               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):     0.179               0.000 EXT_CLK_50M 
    Info (332119):     0.179               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 7.735
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.735               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):    18.444               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):    49.333               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.580
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.580               0.000 altera_reserved_tck 
    Info (332119):     1.058               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):     1.404               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.749
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.749               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):     9.245               0.000 EXT_CLK_50M 
    Info (332119):    19.750               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):    49.314               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 121 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 121
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.694
    Info (332114): Worst Case Available Settling Time: 15.766 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 5108 megabytes
    Info: Processing ended: Sun Dec  1 18:51:40 2024
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:08


