Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Apr 11 19:36:57 2024
| Host         : eddard.hfe.rwth-aachen.de running 64-bit Rocky Linux release 8.8 (Green Obsidian)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7vx485t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   177 |
|    Minimum number of control sets                        |   177 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   102 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   177 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |    20 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |   139 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             102 |           55 |
| No           | No                    | Yes                    |              15 |            4 |
| No           | Yes                   | No                     |              57 |           15 |
| Yes          | No                    | No                     |             137 |           39 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             451 |          208 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+------------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|      Clock Signal      |                  Enable Signal                 |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+------------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  clk_gen/inst/CLK_OUT1 | trx/div/counter_reg_2_sn_1                     | trx/div/dataSend4_out                 |                1 |              1 |         1.00 |
|  clk_gen/inst/CLK_OUT1 | SYNCING/PLLSync/O_PLL_sync_i_1_n_0             | SYNCING/r_syncTrigger                 |                1 |              1 |         1.00 |
|  clk_gen/inst/CLK_OUT1 | r_dacconfig                                    |                                       |                2 |              3 |         1.50 |
|  clk_gen/inst/CLK_OUT1 | DAC_SPI/r_bitCount[4]_i_1__0_n_0               | DAC_SPI/r_bitCount[7]_i_1__0_n_0      |                1 |              4 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | r_dacDataLength_msb                            | r_dacDataLength_msb[3]_i_1_n_0        |                2 |              4 |         2.00 |
|  clk_gen/inst/CLK_OUT1 | r_dac_I_msb                                    | r_dac_I_msb[3]_i_1_n_0                |                3 |              4 |         1.33 |
|  clk_gen/inst/CLK_OUT1 | r_dac_Q_msb[3]_i_2_n_0                         | r_dac_Q_msb[3]_i_1_n_0                |                2 |              4 |         2.00 |
|  clk_gen/inst/CLK_OUT1 | rcv/FSM_sequential_r_state[3]_i_1_n_0          |                                       |                2 |              4 |         2.00 |
|  clk_gen/inst/CLK_OUT1 | PLL_SPI/r_bitCount[4]_i_1_n_0                  |                                       |                1 |              4 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | DAC_SPI/r_bitCount[4]_i_1__0_n_0               |                                       |                2 |              4 |         2.00 |
|  clk_gen/inst/CLK_OUT1 | PLL_SPI/r_bitCount[4]_i_1_n_0                  | PLL_SPI/r_bitCount[7]_i_1_n_0         |                1 |              4 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | r_delayValue_CLK2[4]_i_2_n_0                   | r_delayValue_CLK2[4]_i_1_n_0          |                2 |              5 |         2.50 |
|  clk_gen/inst/CLK_OUT1 | SYNCING/PLLSync/r_counter[5]_i_1_n_0           | SYNCING/r_syncTrigger                 |                1 |              6 |         6.00 |
|  clk_gen/inst/CLK_OUT1 | rcv/r_count                                    |                                       |                2 |              6 |         3.00 |
|  clk_gen/inst/CLK_OUT1 | PLL_SPI/r_counter[15]_i_2_n_0                  |                                       |                3 |              6 |         2.00 |
|  clk_gen/inst/CLK_OUT1 | DAC_SPI/r_counter[15]_i_2__0_n_0               |                                       |                3 |              6 |         2.00 |
|  clk_gen/inst/CLK_OUT1 | r_dacMode                                      | r_dacMode[7]_i_1_n_0                  |                2 |              8 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | r_dacDataLength_lsb                            | r_dacDataLength_lsb[7]_i_1_n_0        |                2 |              8 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | r_dacWRTConfig                                 | r_dacWRTConfig[7]_i_1_n_0             |                4 |              8 |         2.00 |
|  clk_gen/inst/CLK_OUT1 | r_dacActiveCore                                | r_dacActiveCore[7]_i_1_n_0            |                3 |              8 |         2.67 |
|  clk_gen/inst/CLK_OUT1 | r_dac_I_lsb                                    | r_dac_I_lsb[7]_i_1_n_0                |                5 |              8 |         1.60 |
|  clk_gen/inst/CLK_OUT1 | r_dac_Q_lsb                                    | r_dac_Q_lsb[7]_i_1_n_0                |                3 |              8 |         2.67 |
|  clk_gen/inst/CLK_OUT1 | DAC_SPI/O_CSB[7]_i_1__0_n_0                    |                                       |                2 |              8 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | r_spiACTDAC                                    |                                       |                2 |              8 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | r_spiACTPLL                                    |                                       |                2 |              8 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | r_spiTXLSB                                     | r_spiTXLSB[7]_i_1_n_0                 |                3 |              8 |         2.67 |
|  clk_gen/inst/CLK_OUT1 | r_spiREGADDR                                   | r_spiREGADDR[7]_i_1_n_0               |                2 |              8 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | r_spiTXMSB                                     | r_spiTXMSB[7]_i_1_n_0                 |                1 |              8 |         8.00 |
|  clk_gen/inst/CLK_OUT1 | trx/div/counter                                | trx/div/clkBTemp_reg                  |                2 |              8 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | rcv/E[0]                                       |                                       |                2 |              8 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | rcv/r_regaddr__0                               | rcv/FSM_sequential_r_state_reg[2]_0   |                3 |              8 |         2.67 |
|  clk_gen/inst/CLK_OUT1 | rcv/r_ledval                                   |                                       |                1 |              8 |         8.00 |
|  clk_gen/inst/CLK_OUT1 | rcv/data_recv[7]_i_1_n_0                       |                                       |                2 |              8 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | PLL_SPI/O_CSB[7]_i_1_n_0                       |                                       |                3 |              8 |         2.67 |
|  clk_gen/inst/CLK_OUT1 | PLL_SPI/r_counter[15]_i_2_n_0                  | PLL_SPI/r_counter[15]_i_1_n_0         |                4 |              9 |         2.25 |
|  clk_gen/inst/CLK_OUT1 | DAC_SPI/r_counter[15]_i_2__0_n_0               | DAC_SPI/r_counter[15]_i_1__0_n_0      |                4 |              9 |         2.25 |
|  clk_gen/inst/CLK_OUT1 | rcv/r_count                                    | rcv/r_count[15]_i_1_n_0               |                4 |             10 |         2.50 |
|  clk_gen/inst/CLK_OUT1 |                                                | trx/rst_reg_n_0                       |                4 |             15 |         3.75 |
|  clk_gen/inst/CLK_OUT1 | r_resetCounter                                 | r_resetCounter[0]_i_1_n_0             |                6 |             21 |         3.50 |
|  clk_gen/inst/CLK_OUT1 | DAC_SPI/r_address                              |                                       |                5 |             24 |         4.80 |
|  clk_gen/inst/CLK_OUT1 | PLL_SPI/r_address                              |                                       |                5 |             24 |         4.80 |
|  clk_gen/inst/CLK_OUT1 |                                                | tenhz_mod/counter_reg[0]_i_1_n_0      |                7 |             25 |         3.57 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_3456_3519_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_1024_1087_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_1152_1215_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_256_319_0_2_i_1_n_0   |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_2624_2687_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_2688_2751_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_2752_2815_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_1216_1279_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_1088_1151_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_128_191_0_2_i_1_n_0   |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_1280_1343_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_1408_1471_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_1600_1663_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_2816_2879_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_0_63_0_2_i_1_n_0      |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_192_255_0_2_i_1_n_0   |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_1856_1919_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_1792_1855_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_2560_2623_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_2496_2559_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_2304_2367_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_1664_1727_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_1728_1791_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_1536_1599_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_1344_1407_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_1472_1535_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_3264_3327_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_704_767_0_2_i_1_n_0   |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_5120_5183_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_512_575_0_2_i_1_n_0   |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_4928_4991_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_4864_4927_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_5056_5119_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_4992_5055_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_4800_4863_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_3904_3967_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_3776_3839_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_3712_3775_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_3584_3647_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_6976_7039_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_5312_5375_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_6848_6911_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_6912_6975_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_6720_6783_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_5824_5887_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_6016_6079_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_576_639_0_2_i_1_n_0   |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_7360_7423_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_4608_4671_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_7168_7231_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_7104_7167_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_7040_7103_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_2880_2943_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_6336_6399_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_448_511_0_2_i_1_n_0   |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_4480_4543_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_4544_4607_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_4416_4479_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_7936_7999_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_7744_7807_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_768_831_0_2_i_1_n_0   |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_7616_7679_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_7552_7615_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_5248_5311_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_6272_6335_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_6208_6271_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_6144_6207_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_6080_6143_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_4032_4095_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_3968_4031_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_384_447_0_2_i_1_n_0   |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_3840_3903_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_1984_2047_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_7680_7743_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 |                                                | adjustable_clock/clear                |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_5504_5567_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_5760_5823_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_3648_3711_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_3392_3455_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_7232_7295_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_7296_7359_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_7424_7487_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_7488_7551_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_4160_4223_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_7872_7935_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_7808_7871_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_8064_8127_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_8000_8063_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_8256_8319_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_896_959_0_2_i_1_n_0   |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_960_1023_0_2_i_1_n_0  |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_5184_5247_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_5440_5503_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_5952_6015_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_6528_6591_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_6784_6847_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_3520_3583_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_6400_6463_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_640_703_0_2_i_1_n_0   |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_64_127_0_2_i_1_n_0    |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_3136_3199_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_3328_3391_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_5888_5951_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_2176_2239_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_3200_3263_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_320_383_0_2_i_1_n_0   |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_3008_3071_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_3072_3135_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_4352_4415_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_4288_4351_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_4096_4159_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_4224_4287_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_5376_5439_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_6464_6527_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_2240_2303_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_2368_2431_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_2432_2495_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_4736_4799_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_4672_4735_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_8128_8191_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_8192_8255_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_832_895_0_2_i_1_n_0   |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_8320_8383_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_5568_5631_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_5632_5695_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_5696_5759_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_2112_2175_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_2048_2111_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_1920_1983_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_2944_3007_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_6656_6719_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/r_memory_I_reg_6592_6655_0_2_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_gen/inst/CLK_OUT1 | signalgen/uart_data_count[13]_i_2_n_0          | signalgen/uart_data_count[13]_i_1_n_0 |               30 |             68 |         2.27 |
|  clk_gen/inst/CLK_OUT1 |                                                |                                       |               55 |            102 |         1.85 |
|  clk_gen/inst/CLK_OUT1 | adjustable_clock/clk_out_reg_0                 | signalgen/O_DAC_I[11]_i_1_n_0         |              116 |            213 |         1.84 |
+------------------------+------------------------------------------------+---------------------------------------+------------------+----------------+--------------+


