<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2021" />
<meta name="DC.rights.owner" content="(C) Copyright 2021" />
<meta name="DC.Type" content="CommandRefTopic" />
<meta name="DC.Title" content="PEX Resistance Parameters" />
<meta name="abstract" content="Specifies layer-specific parameters for resistance calculations." />
<meta name="description" content="Specifies layer-specific parameters for resistance calculations." />
<meta name="prodname" content="Standard Verification Rule Format (SVRF) Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Siemens Industry Software 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2021-03-26" />
<meta name="Topline" content="Siemens EDA" />
<meta name="VariantPrefix" content="none" />
<meta name="IncludeDraftCommentsInChangeLog" content="21.2" />
<meta name="HighlightColor" content="mgc_yellow_129_50" />
<meta name="HighlightChanges" content="yes" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="none" />
<meta name="SourceHandle" content="svrf_ur" />
<meta name="SoftwareVersionNum" content="2021.2" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="14" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="calbr_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="3/25/21" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Standard Verification Rule Format (SVRF) Manual" />
<meta name="CSHelp" content="No" />
<meta name="CSDSearchKeywords" content="doc.type.documentation.ref,product.version.v2021.2,product.id.P10089,product.id.P10099,product.id.P10119,product.id.P10101,product.id.P11427,product.id.P10115,product.id.P11426,product.id.P10122,product.id.P11493" />
<meta name="ConditionFiltering" content="XML" />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ChecklinksRelease" content="calibre" />
<meta name="BookcaseHandle" content="none" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id2ada144f-3472-46ae-af41-4617fefd9d61" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>PEX Resistance Parameters</title>
<link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles-disw/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="PEX Resistance Parameters" />
<meta name="attributes" content="doc.type.documentation.ref,product.version.v2021.2,product.id.P10089,product.id.P10099,product.id.P10119,product.id.P10101,product.id.P11427,product.id.P10115,product.id.P11426,product.id.P10122,product.id.P11493" />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.3.000" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body class="usa-arg" id="id2ada144f-3472-46ae-af41-4617fefd9d61">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">PEX Resistance Parameters</h1>
<div class="body refbody CommandRefBody"><div class="abstract CommandRefAbstract"><p class="p ContextMGC">Parasitic
extraction</p>
<p class="shortdesc">Specifies layer-specific parameters
for resistance calculations. </p>
</div>
<div class="section Usages"><h2 class="title Subheading sectiontitle">Usage</h2><div class="section UsageSet"><p class="lines UsageLine"><span class="keyword ParameterName Required">PEX RESISTANCE PARAMETERS</span> <span class="keyword ParameterName RequiredReplaceable">layer</span> [<span class="keyword ParameterName OptionalReplaceable">layer</span>]<br />
[<span class="keyword ParameterName Optional">TC1</span> <span class="keyword ParameterName OptionalReplaceable">value</span>] [<span class="keyword ParameterName Optional">TC2</span> <span class="keyword ParameterName OptionalReplaceable">value</span>]<br />
[<span class="keyword ParameterName Optional">MAXLENGTH</span> <span class="keyword ParameterName OptionalReplaceable">length</span>] <br />
[<span class="keyword ParameterName Optional">MAXAREA</span> <span class="keyword ParameterName OptionalReplaceable">area</span>] <br />
[<span class="keyword ParameterName Optional">MAXRATIO</span> <span class="keyword ParameterName OptionalReplaceable">value</span>]<br />
[<span class="keyword ParameterName Optional">BULKRESISTANCE</span> <span class="keyword ParameterName OptionalReplaceable">sheetres</span>]<br />
[<span class="keyword ParameterName Optional">BULKMINWIDTH</span> <span class="keyword ParameterName OptionalReplaceable">minwidth</span>]</p>
</div>
</div>
<div class="section Arguments"><h2 class="title Subheading sectiontitle">Arguments</h2><div class="section ArgumentSet"><dl class="dl ArgumentList"><dt class="dt ArgumentName dlterm" id="id2ada144f-3472-46ae-af41-4617fefd9d61__id6698e6bc-4a2b-43c4-a1b4-d1f367d7a062"><span class="keyword ParameterName RequiredReplaceable">layer</span> </dt>
<dd class="dd ArgumentDescription"><p class="p">A required original layer or
a derived polygon layer. The layer argument can appear once or twice.
When two layers are present, the parameters are applied to vias
between the two layers and to non-via overlapped connections for
the two layers.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id2ada144f-3472-46ae-af41-4617fefd9d61__id9e2b56f9-a7b8-493d-a0ba-c583179c0c65"><span class="keyword ParameterName Optional">TC1</span> <span class="keyword ParameterName OptionalReplaceable">value</span> </dt>
<dd class="dd ArgumentDescription"><p class="p">An optional keyword set specifying
the first-order temperature coefficient of resistance for the layer.
Units are degrees Celsius. The default value is 0. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id2ada144f-3472-46ae-af41-4617fefd9d61__id593e9fcb-b3ef-47a8-89ea-b47126ad0f83"><span class="keyword ParameterName Optional">TC2</span> <span class="keyword ParameterName OptionalReplaceable">value</span> </dt>
<dd class="dd ArgumentDescription"><p class="p">An optional keyword set specifying
the second-order temperature coefficient of resistance for the layer.
Units are degrees Celsius. The default value is 0. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id2ada144f-3472-46ae-af41-4617fefd9d61__id42bafa92-ca77-4c76-8f54-9d66cd182660"><span class="keyword ParameterName Optional">MAXLENGTH</span> <span class="keyword ParameterName OptionalReplaceable">length</span></dt>
<dd class="dd ArgumentDescription"><p class="p">An optional keyword set that
defines a maximum dimension. The <span class="keyword ParameterName OptionalReplaceable">length</span> argument
is a non-negative real number in units set by <a class="xref fm:HeadingOnly" href="Command_UnitLength_id96e7a16c.html#id96e7a16c-c837-4d37-b7b6-9a6b438ac336__Command_UnitLength_id96e7a16c.xml#id96e7a16c-c837-4d37-b7b6-9a6b438ac336" title="Provides the length scale factor for device calculations. This statement has no effect on the rule file precision or upon layer operation measurement constraints. Used only by Calibre nmLVS.">Unit Length</a>. </p>
<p class="p">When used with one layer, it
is interpreted as the maximum length of the rectangular Manhattan
elements on the layer. If this option is not set either with PEX
Resistance Parameters, <a class="xref fm:HeadingOnly" href="Command_ResistanceRho_id21f4117b.html#id21f4117b-84ae-474e-a604-33e319000608__Command_ResistanceRho_id21f4117b.xml#id21f4117b-84ae-474e-a604-33e319000608" title="Defines the rho (bulk resistivity) of a layer, and is used for computing resistance variation due to in-die width and thickness variation.">Resistance Rho</a>, or <a class="xref fm:HeadingOnly" href="Command_ResistanceSheet_ide1abd489.html#ide1abd489-4663-43c3-a662-86793b6fd941__Command_ResistanceSheet_ide1abd489.xml#ide1abd489-4663-43c3-a662-86793b6fd941" title="Defines the proportionality constants for computing the resistance of current flowing within a conductor layer. Used only in Calibre xRC and the Calibre xACT 3D PDB flow.">Resistance Sheet</a>, resistors are split every 100
microns. If there is a polygon in the design that is wider than
MAXLENGTH, then it is broken into a two dimensional array of parasitic
resistors.</p>
<p class="p">When used with two layers,
it defines the distance used to control the distribution of reduced vias.
The distance between the distributed vias will not exceed this limit.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id2ada144f-3472-46ae-af41-4617fefd9d61__ida2525490-917b-4991-be9e-5bba9e019c6f"><span class="keyword ParameterName Optional">MAXAREA</span> <span class="keyword ParameterName OptionalReplaceable">area</span> </dt>
<dd class="dd ArgumentDescription"><p class="p">An optional keyword set specifying
an area threshold for large area via and non-via connections. MAXAREA
can only be used with the two-layer format for this statement. Via and
non-via connections with areas greater than this value are modeled
as a set of distributed connectors.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id2ada144f-3472-46ae-af41-4617fefd9d61__id37a3d3ba-71bf-4162-a4c9-5ed35161b20b"><span class="keyword ParameterName Optional">MAXRATIO</span> <span class="keyword ParameterName OptionalReplaceable">value</span> </dt>
<dd class="dd ArgumentDescription"><p class="p">An optional keyword set that
specifies the ratio of fracturing length to wire width. The <span class="keyword ParameterName OptionalReplaceable">value</span> argument
is a floating point or integer number greater than or equal to 1.
If both MAXLENGTH and MAXRATIO are specified, MAXRATIO takes precedence
for long wire fracturing. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id2ada144f-3472-46ae-af41-4617fefd9d61__id08c370cb-1540-474d-8ae3-2e168baaa300"><span class="keyword ParameterName Optional">BULKRESISTANCE</span> <span class="keyword ParameterName OptionalReplaceable">sheetres</span> </dt>
<dd class="dd ArgumentDescription"><p class="p">An optional keyword set specifying
the sheet resistance of the bulk layer. The <span class="keyword ParameterName OptionalReplaceable">sheetres</span> parameter
is a non-negative, floating-point number specifying the sheet resistance
in ohms. BULKRESISTANCE cannot be used for resistive layers that
have specified values for Resistance Sheet, Resistance Rho, or PEX
Table NOM_RSH and PEX Table NOM_RHO.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id2ada144f-3472-46ae-af41-4617fefd9d61__id29bf5f86-fc62-48c6-91f5-a1db8755804a"><span class="keyword ParameterName Optional">BULKMINWIDTH</span> <span class="keyword ParameterName OptionalReplaceable">minwidth</span></dt>
<dd class="dd ArgumentDescription"><p class="p">An optional keyword set specifying
the minimum width of the bulk layer. The <span class="keyword ParameterName OptionalReplaceable">minwidth</span> parameter
is a non-negative, floating-point number specifying the minimum
width in microns. If BULKMINWIDTH is not defined for a layer, then
bulk resistors for the layer are set to a minimum resistance value
of 1e-6 ohms.</p>
</dd>
</dl>
</div>
</div>
<div class="section Descriptions"><h2 class="title Subheading sectiontitle">Description</h2><p class="p">Specifies layer-specific parameters
for resistance calculations. The commands that specify maximum element
length and temperature coefficients have this order of priority:</p>
<ol class="ol"><li class="li" id="id2ada144f-3472-46ae-af41-4617fefd9d61__ida0264230-74bf-47ea-ae89-bbc8925dba7e"><p class="p">PEX Table </p>
</li>
<li class="li" id="id2ada144f-3472-46ae-af41-4617fefd9d61__id26916c18-e5f3-41a4-947a-45bf30cde7b5"><p class="p"><a class="xref fm:HeadingOnly" href="Command_ParasiticVariation_idd3f8a8bf.html#idd3f8a8bf-8e46-49de-ae00-5dcfc38fc3a1__Command_ParasiticVariation_idd3f8a8bf.xml#idd3f8a8bf-8e46-49de-ae00-5dcfc38fc3a1" title="This optional statement allows you to modify nominal resistance calculations to more accurately model your fabrication process and account for in-die variations.">Parasitic Variation</a></p>
</li>
<li class="li" id="id2ada144f-3472-46ae-af41-4617fefd9d61__id07ca9dbe-fb25-4d3d-9a4c-42024360b72a"><p class="p"><a class="xref fm:HeadingOnly" href="#id2ada144f-3472-46ae-af41-4617fefd9d61" title="Specifies layer-specific parameters for resistance calculations.">PEX Resistance Parameters</a></p>
</li>
<li class="li" id="id2ada144f-3472-46ae-af41-4617fefd9d61__idbcb6a5ba-e394-443a-9067-0d3b9f054368"><p class="p"><a class="xref fm:HeadingOnly" href="Command_ResistanceRho_id21f4117b.html#id21f4117b-84ae-474e-a604-33e319000608__Command_ResistanceRho_id21f4117b.xml#id21f4117b-84ae-474e-a604-33e319000608" title="Defines the rho (bulk resistivity) of a layer, and is used for computing resistance variation due to in-die width and thickness variation.">Resistance Rho</a></p>
</li>
<li class="li" id="id2ada144f-3472-46ae-af41-4617fefd9d61__idd6ddc49b-e0d3-4ec6-a200-4c98caae057d"><p class="p"><a class="xref fm:HeadingOnly" href="Command_ResistanceSheet_ide1abd489.html#ide1abd489-4663-43c3-a662-86793b6fd941__Command_ResistanceSheet_ide1abd489.xml#ide1abd489-4663-43c3-a662-86793b6fd941" title="Defines the proportionality constants for computing the resistance of current flowing within a conductor layer. Used only in Calibre xRC and the Calibre xACT 3D PDB flow.">Resistance Sheet</a></p>
</li>
</ol>
<p class="p">PEX Table and Parasitic Variation
statements may affect TC1 and TC2. They do not affect MAXLENGTH
or MAXAREA. </p>
<p class="p">The temperature coefficients
specified by TC1 and TC2 are used with <a class="xref fm:HeadingOnly" href="Command_PexThicknessEqn_idb90f373a.html#idb90f373a-c1ef-4423-8918-07d930b862f3__Command_PexThicknessEqn_idb90f373a.xml#idb90f373a-c1ef-4423-8918-07d930b862f3" title="Specifies the thickness equation as a function of drawn width and local density.">PEX Thickness EQN</a> to modify extracted resistance.
TC1 and TC2 may be overridden based on drawn width using <a class="xref fm:HeadingOnly" href="Command_ParasiticVariation_idd3f8a8bf.html#idd3f8a8bf-8e46-49de-ae00-5dcfc38fc3a1__Command_ParasiticVariation_idd3f8a8bf.xml#idd3f8a8bf-8e46-49de-ae00-5dcfc38fc3a1" title="This optional statement allows you to modify nominal resistance calculations to more accurately model your fabrication process and account for in-die variations.">Parasitic Variation</a> or PEX Table rules.</p>
<div class="section Subsection" id="id2ada144f-3472-46ae-af41-4617fefd9d61__id59ace633-20d9-4363-ade2-5b233c2a7971"><h2 class="title Subheading sectiontitle">MAXLENGTH
Keyword</h2><p class="p">When used with one layer, the
MAXLENGTH setting specifies the maximum length of a segment. After
fracturing, rectangular conductive shapes aligned along the design’s
axes on <span class="keyword ParameterName RequiredReplaceable">layer</span> with
an edge longer than <span class="keyword ParameterName OptionalReplaceable">length</span> are
split into smaller rectangles of equal size. These are then represented
by a parasitic resistor. Angled and non-rectangular shapes are not
split, regardless of size. Generally, 100 microns ensures that interconnect
wires are only fractured along their length and not also their width.
Setting <span class="keyword ParameterName OptionalReplaceable">length</span> to
a value less than the width of standard interconnect causes excessive
fracturing which leads to longer run times. The default setting
for Calibre xRC is MAXLENGTH 100. </p>
<p class="p">When MAXLENGTH is used with two
layers, it specifies the maximum dimension of the via or non-via
area in x or y. If either the x or y dimension of the bounding box
of a connection is greater than MAXLENGTH, the connection is cut
into segments, each with dimensions less than MAXLENGTH.</p>
<p class="p">For consistent fracturing during
extraction, the <span class="keyword ParameterName OptionalReplaceable">area</span> value
of <span class="keyword ParameterName Optional">MAXAREA</span> should
be set to <span class="keyword ParameterName OptionalReplaceable">length</span> squared. </p>
</div>
<div class="section Subsection" id="id2ada144f-3472-46ae-af41-4617fefd9d61__id0bfddb53-1696-4ea5-81d7-7c59c255b6d5"><h2 class="title Subheading sectiontitle">MAXRATIO
Keyword</h2><p class="p">The MAXRATIO setting specifies
the ratio of the maximum fracture length to wire width:</p>
<pre class="pre codeblock"><code>MAXRATIO = fracture_length / wire_width</code></pre><p class="p">MAXRATIO may only be specified
for one layer. Specifying it with two layers generates an error. </p>
<p class="p">MAXRATIO controls the maximum
length of a fractured segment, however it does not guarantee that
the segment will be precisely this length. Wires are fractured into
an odd number of identical length segments whose maximum length
does not exceed fracture length. The length of the fractured segments
may not be less than the wire width, consequently the value of MAXRATIO
must be greater than or equal to one. The default setting for Calibre
xACT is MAXRATIO 100. </p>
</div>
<div class="section Subsection" id="id2ada144f-3472-46ae-af41-4617fefd9d61__id0be32633-e655-442c-ab8d-1ad076af0e7e"><h2 class="title Subheading sectiontitle">BULKRESISTANCE
Keyword</h2><p class="p">The BULKRESISTANCE setting is
used to calculate resistance between the bulk pin of a transistor
and the nearest substrate or well connection. The bulk pin of a
transistor is normally shorted to a power or ground potential. However,
to increase the accuracy of modeling the IR drop to a transistor’s
bulk pin, specify BULKRESISTANCE to connect the pin to the nearest substrate
or well tap through an extracted resistor. The following table shows
the outcome of extraction when sheet resistance and BULKRESISTANCE
are set for bulk or well layers. </p>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="id2ada144f-3472-46ae-af41-4617fefd9d61__id0cb981ba-d56d-4e0c-af34-9c77ad708f1a" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 1. </span>Specifying Sheet Resistance and BULKRESISTANCE</span></caption><colgroup><col style="width:2.433in" /><col style="width:2.033in" /><col style="width:2.033in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d396394e441"><p class="p">Bulk Layer Sheet Resistance</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d396394e444"><p class="p">BULKRESISTANCE</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d396394e447"><p class="p">Effect</p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d396394e441 "><p class="p">Not specified </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d396394e444 "><p class="p">Not specified</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d396394e447 "><p class="p">Bulk pin of MOSFET is connected
to an arbitrary point on power or ground nets.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d396394e441 "><p class="p">Not specified</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d396394e444 "><p class="p">Set to 0</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d396394e447 "><p class="p">Bulk pin of MOSFET is connected
to nearest bulk tap.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d396394e441 "><p class="p">Not specified</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d396394e444 "><p class="p">Set to non-zero value</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d396394e447 "><p class="p">Bulk bin of MOSFET is connect
to nearest tap through resistor. </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d396394e441 "><p class="p">Specified</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d396394e444 "><p class="p">Not specified</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d396394e447 "><p class="p">Bulk layer resistance
is extracted. </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d396394e441 "><p class="p">Specified</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d396394e444 "><p class="p">Set to 0 or greater value</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d396394e447 "><p class="p">Error Generated. </p>
</td>
</tr>
</tbody>
</table>
</div>
<p class="p"> </p>
<p class="p">Transistors with a bulk connection
must have a pin named “b” or “bulk.” The bulk pin must be connected
to the same net as the nearest bulk tap. For example, if the bulk
pin of an NMOS transistor is connected to net VSS:1, then the p-substrate
tap must also be connected to VSS:1 to be considered as the nearest
connection.</p>
<p class="p">It is possible for bulk or well
layers to be serially connected with similar layers through <a class="xref fm:HeadingOnly" href="Command_Connect_idad14388e.html#idad14388e-13c4-4ed2-ba74-d731e8dcdebb__Command_Connect_idad14388e.xml#idad14388e-13c4-4ed2-ba74-d731e8dcdebb" title="Defines electrical connections on input layers.">Connect</a> statements. Multiple layers connected
like this can be used to connect a transistor bulk pin to a bulk
or well tap. In this case, use BULKRESISTANCE to define all of the
layers included in the connection. </p>
<p class="p">For multi-corner extraction,
the bulk resistance value does not change. Corners are not applied to
the bulk resistance value.</p>
</div>
</div>
<div class="section Examples"><h2 class="title Subheading sectiontitle">Examples</h2><div class="section Subsection" id="id2ada144f-3472-46ae-af41-4617fefd9d61__idd8ac1dfe-719b-41c8-a9e2-3df942a09e5f"><h2 class="title Subheading sectiontitle">Example 1</h2><p class="p">These statements show how to use
Resistance Sheet to specify resistivity for metal1 layer and PEX
Resistance Parameters to add temperature sensitivity.</p>
<pre class="pre codeblock"><code>RESISTANCE SHEET metal1 [0.03 80]
PEX RESISTANCE PARAMETERS metal1 TC1 0.003 TC2 0.012</code></pre></div>
<div class="section Subsection" id="id2ada144f-3472-46ae-af41-4617fefd9d61__id5643443f-4849-4a9f-8bde-9958d2ae4321"><h2 class="title Subheading sectiontitle">Example 2</h2><p class="p">The following lines show an example
of extracting resistance for large area vias. The unit length is
set to microns.</p>
<pre class="pre codeblock"><code>UNIT LENGTH U
PEX RESISTANCE PARAMETERS Metal6 Metal7 MAXLENGTH 100 MAXAREA 10000</code></pre><p class="p">In this example, a via is defined
between Metal6 and Metal7. The threshold for x or y dimensions of
the via bounding box, as set by MAXLENGTH, is 100 microns. The area threshold
for breaking up the via into smaller sections is set by MAXAREA
to be 10000 square microns, or MAXLENGTH squared.</p>
</div>
<div class="section Subsection" id="id2ada144f-3472-46ae-af41-4617fefd9d61__idc9e43135-db6b-4dc8-88d3-dcb65a4f39cc"><h2 class="title Subheading sectiontitle">Example 3</h2><p class="p">To specify a fracturing length of
1.0 micron for 45nm wires on layer M4, include the following statement
in your rule file: </p>
<pre class="pre codeblock"><code>PEX RESISTANCE PARAMETERS M4 MAXRATIO 22.222222
//
// MAXRATIO * WIRE WIDTH = FRACTURE LENGTH
//
// 22.222222 * 0.045u ~= 1.000000u</code></pre></div>
<div class="section Subsection" id="id2ada144f-3472-46ae-af41-4617fefd9d61__id40fab54d-80c4-47d6-9f8d-d7f4032a64ae"><h2 class="title Subheading sectiontitle">Example 4</h2><p class="p">This example shows how to use the
BULKRESISTANCE parameter. The following figure shows an inverter
schematic and its layout. </p>
<div class="fig fignone" id="id2ada144f-3472-46ae-af41-4617fefd9d61__id46db1881-42b1-4957-80e2-01c3bc2ba64e"><span class="figcap"><span class="fig--title-label">Figure 1. </span>Inverter Cell With Ideal
Bulk and N-Well Taps</span><br /><div class="imagecenter"><img class="image imagecenter fmdpi:130" src="../graphics/PexResParam_Fig1_updated.gif" /></div><br /></div>
<p class="p">The SPICE netlist for this inverter
is as follows:</p>
<pre class="pre codeblock"><code>* Inverter 
* Pin Order: Mxx Drain Gate Source [Bulk] Length Width Model
XM1 VSS IN OUT VSS L=1 W=5 NMOS
XM2 VDD IN OUT VDD L=1 W=5 PMOS</code></pre><p class="p">The P+ contact on VSS and N+ contact
on VDD are typical of a cell-level layout and are considered close
power and ground taps to N-Well and p-substrate, respectively. The
cross section of the NMOS transistor M1 is shown in the following
figure. In this case, it is not necessary to account for a resistance
between the substrate tap and bulk pin because the pins are close.</p>
<div class="fig fignone" id="id2ada144f-3472-46ae-af41-4617fefd9d61__id93bbf985-14a6-412e-82bb-b497422c8d6e"><span class="figcap"><span class="fig--title-label">Figure 2. </span>Cross-Section of Ideal
PSUB Tap to NMOS Bulk Pin</span><br /><div class="imagecenter"><img class="image imagecenter" height="135" src="../graphics/PexResParam_Fig3.gif" width="263" /></div><br /></div>
<p class="p">The following figure shows a non-ideal
case, where the nearest substrate connection is found in a different
cell.</p>
<div class="fig fignone" id="id2ada144f-3472-46ae-af41-4617fefd9d61__idf5efcadc-b089-4927-8edf-5d6afe8d24db"><span class="figcap"><span class="fig--title-label">Figure 3. </span>Non-Ideal PSUB Tap Found
in CELL_1</span><br /><div class="imagecenter"><img class="image imagecenter" height="180" src="../graphics/PexResParam_Fig2.gif" width="346" /></div><br /></div>
<p class="p">The <a class="xref fm:Figure" href="#id2ada144f-3472-46ae-af41-4617fefd9d61__idc863fb45-0092-452d-8801-5d42544ab8b8">Figure 4</a> shows the
extracted network in close proximity to M1 if the BULKRESISTANCE
parameter is not used. By default, the bulk pin b is connected to
VSS or to any arbitrary node such as VSS:1 or VSS:2. In this example,
it is shown connected to VSS.</p>
<div class="fig fignone" id="id2ada144f-3472-46ae-af41-4617fefd9d61__idc863fb45-0092-452d-8801-5d42544ab8b8"><span class="figcap"><span class="fig--title-label">Figure 4. </span>Extracted Network Without
Using BULKRESISTANCE</span><br /><div class="imagecenter"><img class="image imagecenter" height="133" src="../graphics/PexResParam_Fig4.gif" width="460" /></div><br /></div>
<p class="p">The extracted netlist is as follows:</p>
<pre class="pre codeblock"><code>* Inverter 
XM1 OUT IN VSS:2 VSS L=1 W=5 NMOS
XM2 OUT IN VDD VDD L=1 W=5 PMOS</code></pre><pre class="pre codeblock"><code>** Parasitic Resistors
** Pin Order: POS NEG Value
R1 VSS:2 M1:s 1
R2 VSS:2 VSS:1 2
* R3 is considered a dangling resistor, will not appear in netlist
R4 VSS:1 VSS 2
* R5 is considered a dangling resistor, will not appear in netlist</code></pre><p class="p">To connect the M1 bulk pin and the
nplus substrate contact in CELL_1, include the following SVRF statement
in the rule file:</p>
<pre class="pre codeblock"><code>PEX RESISTANCE PARAMETERS psub BULKRESISTANCE 0</code></pre><p class="p">The following figure shows that
the bulk pin of M1 is shorted to R3 (nearest substrate tap) through
the net M1:b.</p>
<div class="fig fignone" id="id2ada144f-3472-46ae-af41-4617fefd9d61__id4c3c8357-0439-4097-b962-cec72e5b008d"><span class="figcap"><span class="fig--title-label">Figure 5. </span>Extracted Network With
BULKRESISTANCE Set to 0</span><br /><div class="imagecenter"><img class="image imagecenter" height="135" src="../graphics/PexResParam_Fig5.gif" width="459" /></div><br /></div>
<p class="p">The extracted netlist is as follows:</p>
<pre class="pre codeblock"><code>* Inverter 
XM1 OUT IN R1:NEG <span class="keyword ParameterName RequiredReplaceable">XM1:b</span> L=1 W=5 NMOS
XM2 OUT IN VDD <span class="keyword ParameterName RequiredReplaceable">XM2:b</span> L=1 W=5 PMOS</code></pre><pre class="pre codeblock"><code>* Parasitic Resistors
R1 VSS:2 XM1:s 1
R2 VSS:2 VSS:1 2
R3 VSS:1 <span class="keyword ParameterName RequiredReplaceable">XM1:b </span>1
R4 VSS:1 VSS 2
* R5 is considered a dangling resistor, will not appear in netlist</code></pre><p class="p">To include substrate resistance
between the bulk pin and substrate contact, include the following
SVRF statement in the rule file:</p>
<pre class="pre codeblock"><code>PEX RESISTANCE PARAMETERS psub BULKRESISTANCE 109.1</code></pre><p class="p">The following figure shows how the
extracted resistor is connected between the M1 bulk pin and the
nearest nplus substrate tap in CELL_1.</p>
<div class="fig fignone" id="id2ada144f-3472-46ae-af41-4617fefd9d61__idf6d4e08a-22b1-48a3-ad3c-3487c29d79e4"><span class="figcap"><span class="fig--title-label">Figure 6. </span>Extracted Network With
Non-Zero BULKRESISTANCE</span><br /><div class="imagecenter"><img class="image imagecenter" height="147" src="../graphics/PexResParam_Fig6.gif" width="459" /></div><br /></div>
<p class="p">The extracted netlist is as follows:</p>
<pre class="pre codeblock"><code>* Inverter 
XM1 OUT IN R1:NEG <span class="keyword ParameterName RequiredReplaceable">XM1:b</span> L=1 W=5 NMOS
XM2 OUT IN VDD<span class="keyword ParameterName RequiredReplaceable"> XM2:b</span> L=1 W=5 PMOS</code></pre><pre class="pre codeblock"><code>* Parasitic Resistors
R1 VSS:2 XM1:s 1
R2 VSS:2 VSS:1 2
R3 VSS:1 <span class="keyword ParameterName RequiredReplaceable">Net_1</span> 1
R4 VSS:1 VSS 2
<span class="ph FontProperty emphasis">Rsub XM1:b Net_1 36</span>
* R5 is considered a dangling resistor, will not appear in netlist</code></pre></div>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_PexCommands_id5a637066.html" title="The commands in this section start with “PEX.”">PEX … Commands</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "svrf_ur"
                DocTitle = "Standard Verification Rule Format (SVRF) Manual"
                PageTitle = "PEX Resistance Parameters"
                Copyright = "2021"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Command_PexResistanceParameters_id2ada144f.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Standard Verification Rule Format (SVRF) Manual, v2021.2<br />Unpublished work. © 2021 Siemens 
                <br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>