{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 03 22:21:23 2018 " "Info: Processing started: Wed Oct 03 22:21:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CombinedBlocks -c CombinedBlocks " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CombinedBlocks -c CombinedBlocks" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "CombinedBlocks EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design CombinedBlocks" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab2/" 0 { } { { 0 { 0 ""} 0 60 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 19 " "Critical Warning: No exact pin location assignment(s) for 19 pins of 19 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[15\] " "Info: Pin DCa\[15\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { DCa[15] } } } { "CombinedBlocks.bdf" "" { Schematic "C:/Quartus/lab2/CombinedBlocks.bdf" { { 824 1472 1648 840 "DCa\[15..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab2/" 0 { } { { 0 { 0 ""} 0 15 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[14\] " "Info: Pin DCa\[14\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { DCa[14] } } } { "CombinedBlocks.bdf" "" { Schematic "C:/Quartus/lab2/CombinedBlocks.bdf" { { 824 1472 1648 840 "DCa\[15..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab2/" 0 { } { { 0 { 0 ""} 0 16 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[13\] " "Info: Pin DCa\[13\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { DCa[13] } } } { "CombinedBlocks.bdf" "" { Schematic "C:/Quartus/lab2/CombinedBlocks.bdf" { { 824 1472 1648 840 "DCa\[15..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab2/" 0 { } { { 0 { 0 ""} 0 17 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[12\] " "Info: Pin DCa\[12\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { DCa[12] } } } { "CombinedBlocks.bdf" "" { Schematic "C:/Quartus/lab2/CombinedBlocks.bdf" { { 824 1472 1648 840 "DCa\[15..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab2/" 0 { } { { 0 { 0 ""} 0 18 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[11\] " "Info: Pin DCa\[11\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { DCa[11] } } } { "CombinedBlocks.bdf" "" { Schematic "C:/Quartus/lab2/CombinedBlocks.bdf" { { 824 1472 1648 840 "DCa\[15..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab2/" 0 { } { { 0 { 0 ""} 0 19 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[10\] " "Info: Pin DCa\[10\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { DCa[10] } } } { "CombinedBlocks.bdf" "" { Schematic "C:/Quartus/lab2/CombinedBlocks.bdf" { { 824 1472 1648 840 "DCa\[15..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab2/" 0 { } { { 0 { 0 ""} 0 20 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[9\] " "Info: Pin DCa\[9\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { DCa[9] } } } { "CombinedBlocks.bdf" "" { Schematic "C:/Quartus/lab2/CombinedBlocks.bdf" { { 824 1472 1648 840 "DCa\[15..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab2/" 0 { } { { 0 { 0 ""} 0 21 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[8\] " "Info: Pin DCa\[8\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { DCa[8] } } } { "CombinedBlocks.bdf" "" { Schematic "C:/Quartus/lab2/CombinedBlocks.bdf" { { 824 1472 1648 840 "DCa\[15..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab2/" 0 { } { { 0 { 0 ""} 0 22 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[7\] " "Info: Pin DCa\[7\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { DCa[7] } } } { "CombinedBlocks.bdf" "" { Schematic "C:/Quartus/lab2/CombinedBlocks.bdf" { { 824 1472 1648 840 "DCa\[15..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab2/" 0 { } { { 0 { 0 ""} 0 23 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[6\] " "Info: Pin DCa\[6\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { DCa[6] } } } { "CombinedBlocks.bdf" "" { Schematic "C:/Quartus/lab2/CombinedBlocks.bdf" { { 824 1472 1648 840 "DCa\[15..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab2/" 0 { } { { 0 { 0 ""} 0 24 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[5\] " "Info: Pin DCa\[5\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { DCa[5] } } } { "CombinedBlocks.bdf" "" { Schematic "C:/Quartus/lab2/CombinedBlocks.bdf" { { 824 1472 1648 840 "DCa\[15..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab2/" 0 { } { { 0 { 0 ""} 0 25 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[4\] " "Info: Pin DCa\[4\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { DCa[4] } } } { "CombinedBlocks.bdf" "" { Schematic "C:/Quartus/lab2/CombinedBlocks.bdf" { { 824 1472 1648 840 "DCa\[15..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab2/" 0 { } { { 0 { 0 ""} 0 26 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[3\] " "Info: Pin DCa\[3\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { DCa[3] } } } { "CombinedBlocks.bdf" "" { Schematic "C:/Quartus/lab2/CombinedBlocks.bdf" { { 824 1472 1648 840 "DCa\[15..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab2/" 0 { } { { 0 { 0 ""} 0 27 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[2\] " "Info: Pin DCa\[2\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { DCa[2] } } } { "CombinedBlocks.bdf" "" { Schematic "C:/Quartus/lab2/CombinedBlocks.bdf" { { 824 1472 1648 840 "DCa\[15..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab2/" 0 { } { { 0 { 0 ""} 0 28 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[1\] " "Info: Pin DCa\[1\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { DCa[1] } } } { "CombinedBlocks.bdf" "" { Schematic "C:/Quartus/lab2/CombinedBlocks.bdf" { { 824 1472 1648 840 "DCa\[15..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab2/" 0 { } { { 0 { 0 ""} 0 29 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[0\] " "Info: Pin DCa\[0\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { DCa[0] } } } { "CombinedBlocks.bdf" "" { Schematic "C:/Quartus/lab2/CombinedBlocks.bdf" { { 824 1472 1648 840 "DCa\[15..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab2/" 0 { } { { 0 { 0 ""} 0 30 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mod\[1\] " "Info: Pin mod\[1\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { mod[1] } } } { "CombinedBlocks.bdf" "" { Schematic "C:/Quartus/lab2/CombinedBlocks.bdf" { { 904 504 672 920 "mod\[1..0\]" "" } { 872 704 960 888 "mod\[0\]" "" } { 896 704 1344 912 "mod\[1\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { mod[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab2/" 0 { } { { 0 { 0 ""} 0 47 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { clk } } } { "CombinedBlocks.bdf" "" { Schematic "C:/Quartus/lab2/CombinedBlocks.bdf" { { 784 432 600 800 "clk" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab2/" 0 { } { { 0 { 0 ""} 0 49 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mod\[0\] " "Info: Pin mod\[0\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { mod[0] } } } { "CombinedBlocks.bdf" "" { Schematic "C:/Quartus/lab2/CombinedBlocks.bdf" { { 904 504 672 920 "mod\[1..0\]" "" } { 872 704 960 888 "mod\[0\]" "" } { 896 704 1344 912 "mod\[1\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { mod[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab2/" 0 { } { { 0 { 0 ""} 0 48 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "16dmux:inst4\|33~0 " "Info: Destination node 16dmux:inst4\|33~0" {  } { { "16dmux.bdf" "" { Schematic "c:/quartus/quartus/libraries/others/maxplus2/16dmux.bdf" { { 1120 464 528 1192 "33" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16dmux:inst4|33~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab2/" 0 { } { { 0 { 0 ""} 0 50 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "16dmux:inst4\|33~1 " "Info: Destination node 16dmux:inst4\|33~1" {  } { { "16dmux.bdf" "" { Schematic "c:/quartus/quartus/libraries/others/maxplus2/16dmux.bdf" { { 1120 464 528 1192 "33" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16dmux:inst4|33~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab2/" 0 { } { { 0 { 0 ""} 0 51 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "16dmux:inst4\|33~2 " "Info: Destination node 16dmux:inst4\|33~2" {  } { { "16dmux.bdf" "" { Schematic "c:/quartus/quartus/libraries/others/maxplus2/16dmux.bdf" { { 1120 464 528 1192 "33" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16dmux:inst4|33~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab2/" 0 { } { { 0 { 0 ""} 0 52 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { clk } } } { "CombinedBlocks.bdf" "" { Schematic "C:/Quartus/lab2/CombinedBlocks.bdf" { { 784 432 600 800 "clk" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab2/" 0 { } { { 0 { 0 ""} 0 49 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "18 unused 3.3V 2 16 0 " "Info: Number of I/O pins in group: 18 (unused VREF, 3.3V VCCIO, 2 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.660 ns register register " "Info: Estimated most critical path is register to register delay of 0.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74191:inst1\|f74191:sub\|19 1 REG LAB_X19_Y13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X19_Y13; Fanout = 4; REG Node = '74191:inst1\|f74191:sub\|19'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74191:inst1|f74191:sub|19 } "NODE_NAME" } } { "f74191.bdf" "" { Schematic "c:/quartus/quartus/libraries/others/maxplus2/f74191.bdf" { { 1264 1032 1096 1344 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.378 ns) 0.505 ns 74191:inst1\|f74191:sub\|19~0 2 COMB LAB_X19_Y13 1 " "Info: 2: + IC(0.127 ns) + CELL(0.378 ns) = 0.505 ns; Loc. = LAB_X19_Y13; Fanout = 1; COMB Node = '74191:inst1\|f74191:sub\|19~0'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { 74191:inst1|f74191:sub|19 74191:inst1|f74191:sub|19~0 } "NODE_NAME" } } { "f74191.bdf" "" { Schematic "c:/quartus/quartus/libraries/others/maxplus2/f74191.bdf" { { 1264 1032 1096 1344 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.660 ns 74191:inst1\|f74191:sub\|19 3 REG LAB_X19_Y13 4 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.660 ns; Loc. = LAB_X19_Y13; Fanout = 4; REG Node = '74191:inst1\|f74191:sub\|19'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { 74191:inst1|f74191:sub|19~0 74191:inst1|f74191:sub|19 } "NODE_NAME" } } { "f74191.bdf" "" { Schematic "c:/quartus/quartus/libraries/others/maxplus2/f74191.bdf" { { 1264 1032 1096 1344 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.533 ns ( 80.76 % ) " "Info: Total cell delay = 0.533 ns ( 80.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.127 ns ( 19.24 % ) " "Info: Total interconnect delay = 0.127 ns ( 19.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { 74191:inst1|f74191:sub|19 74191:inst1|f74191:sub|19~0 74191:inst1|f74191:sub|19 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Warning: Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCa\[15\] 0 " "Info: Pin \"DCa\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCa\[14\] 0 " "Info: Pin \"DCa\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCa\[13\] 0 " "Info: Pin \"DCa\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCa\[12\] 0 " "Info: Pin \"DCa\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCa\[11\] 0 " "Info: Pin \"DCa\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCa\[10\] 0 " "Info: Pin \"DCa\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCa\[9\] 0 " "Info: Pin \"DCa\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCa\[8\] 0 " "Info: Pin \"DCa\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCa\[7\] 0 " "Info: Pin \"DCa\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCa\[6\] 0 " "Info: Pin \"DCa\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCa\[5\] 0 " "Info: Pin \"DCa\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCa\[4\] 0 " "Info: Pin \"DCa\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCa\[3\] 0 " "Info: Pin \"DCa\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCa\[2\] 0 " "Info: Pin \"DCa\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCa\[1\] 0 " "Info: Pin \"DCa\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCa\[0\] 0 " "Info: Pin \"DCa\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "312 " "Info: Peak virtual memory: 312 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 03 22:21:27 2018 " "Info: Processing ended: Wed Oct 03 22:21:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
