Loading plugins phase: Elapsed time ==> 0s.156ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\ayman\OneDrive\Desktop\academics\MonashUni\bachelor of biomed_eng\4th year 2024\TRC3500\assignments\Ultrasonic_distance_sensor\assignment3.cydsn\assignment3.cyprj -d CY8C5888LTI-LP097 -s C:\Users\ayman\OneDrive\Desktop\academics\MonashUni\bachelor of biomed_eng\4th year 2024\TRC3500\assignments\Ultrasonic_distance_sensor\assignment3.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.055ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.046ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  assignment3.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ayman\OneDrive\Desktop\academics\MonashUni\bachelor of biomed_eng\4th year 2024\TRC3500\assignments\Ultrasonic_distance_sensor\assignment3.cydsn\assignment3.cyprj -dcpsoc3 assignment3.v -verilog
======================================================================

======================================================================
Compiling:  assignment3.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ayman\OneDrive\Desktop\academics\MonashUni\bachelor of biomed_eng\4th year 2024\TRC3500\assignments\Ultrasonic_distance_sensor\assignment3.cydsn\assignment3.cyprj -dcpsoc3 assignment3.v -verilog
======================================================================

======================================================================
Compiling:  assignment3.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ayman\OneDrive\Desktop\academics\MonashUni\bachelor of biomed_eng\4th year 2024\TRC3500\assignments\Ultrasonic_distance_sensor\assignment3.cydsn\assignment3.cyprj -dcpsoc3 -verilog assignment3.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed May 08 16:34:05 2024


======================================================================
Compiling:  assignment3.v
Program  :   vpp
Options  :    -yv2 -q10 assignment3.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed May 08 16:34:05 2024

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bSegLCD_v3_40\bSegLCD_v3_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'assignment3.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  assignment3.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ayman\OneDrive\Desktop\academics\MonashUni\bachelor of biomed_eng\4th year 2024\TRC3500\assignments\Ultrasonic_distance_sensor\assignment3.cydsn\assignment3.cyprj -dcpsoc3 -verilog assignment3.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed May 08 16:34:05 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\ayman\OneDrive\Desktop\academics\MonashUni\bachelor of biomed_eng\4th year 2024\TRC3500\assignments\Ultrasonic_distance_sensor\assignment3.cydsn\codegentemp\assignment3.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\ayman\OneDrive\Desktop\academics\MonashUni\bachelor of biomed_eng\4th year 2024\TRC3500\assignments\Ultrasonic_distance_sensor\assignment3.cydsn\codegentemp\assignment3.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bSegLCD_v3_40\bSegLCD_v3_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  assignment3.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ayman\OneDrive\Desktop\academics\MonashUni\bachelor of biomed_eng\4th year 2024\TRC3500\assignments\Ultrasonic_distance_sensor\assignment3.cydsn\assignment3.cyprj -dcpsoc3 -verilog assignment3.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed May 08 16:34:06 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\ayman\OneDrive\Desktop\academics\MonashUni\bachelor of biomed_eng\4th year 2024\TRC3500\assignments\Ultrasonic_distance_sensor\assignment3.cydsn\codegentemp\assignment3.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\ayman\OneDrive\Desktop\academics\MonashUni\bachelor of biomed_eng\4th year 2024\TRC3500\assignments\Ultrasonic_distance_sensor\assignment3.cydsn\codegentemp\assignment3.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bSegLCD_v3_40\bSegLCD_v3_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_685
	\Comp_1:Net_9\
	\LCD_Seg_1:Net_256\
	\LCD_Seg_1:Net_80\
	\LCD_Seg_1:Net_260\
	\LCD_Seg_1:Net_98\


Deleted 6 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing zero to \Timer_1:Net_260\
Aliasing Net_12 to \Timer_1:Net_260\
Aliasing tmpOE__Pin_8_net_0 to \Timer_1:Net_102\
Aliasing one to \Timer_1:Net_102\
Aliasing tmpOE__Pin_5_net_0 to \Timer_1:Net_102\
Aliasing \Comp_1:clock\ to \Timer_1:Net_260\
Aliasing \PGA_1:Net_37\ to \Timer_1:Net_260\
Aliasing \PGA_1:Net_40\ to \Timer_1:Net_260\
Aliasing \PGA_1:Net_38\ to \Timer_1:Net_260\
Aliasing \PGA_1:Net_39\ to \Timer_1:Net_260\
Aliasing \VDAC8_1:Net_83\ to \Timer_1:Net_260\
Aliasing \VDAC8_1:Net_81\ to \Timer_1:Net_260\
Aliasing \VDAC8_1:Net_82\ to \Timer_1:Net_260\
Aliasing tmpOE__Pin_1_net_0 to \Timer_1:Net_102\
Aliasing tmpOE__Pin_4_net_0 to \Timer_1:Net_102\
Aliasing tmpOE__Pin_6_net_0 to \Timer_1:Net_102\
Aliasing tmpOE__Pin_7_net_0 to \Timer_1:Net_102\
Aliasing tmpOE__Pin_2_net_0 to \Timer_1:Net_102\
Aliasing \LCD_Seg_1:tmpOE__Com_net_0\ to \Timer_1:Net_260\
Aliasing \LCD_Seg_1:tmpOE__Seg_net_0\ to \Timer_1:Net_260\
Aliasing \LCD_Seg_1:Net_1049\ to \Timer_1:Net_260\
Aliasing \LCD_Seg_1:Net_971\ to \Timer_1:Net_260\
Aliasing \LCD_Seg_1:bLCDDSD:NoSleep:bSegLCDdp:cs_addr_2\ to \Timer_1:Net_260\
Aliasing \LCD_Seg_1:bLCDDSD:NoSleep:bSegLCDdp:cs_addr_1\ to \Timer_1:Net_260\
Removing Rhs of wire \Timer_1:Net_266\[3] = \Timer_1:Net_102\[11]
Removing Rhs of wire zero[4] = \Timer_1:Net_260\[2]
Removing Lhs of wire Net_12[5] = zero[4]
Removing Rhs of wire Net_684[9] = \Timer_1:Net_57\[8]
Removing Rhs of wire tmpOE__Pin_8_net_0[13] = \Timer_1:Net_266\[3]
Removing Lhs of wire one[19] = tmpOE__Pin_8_net_0[13]
Removing Lhs of wire tmpOE__Pin_5_net_0[34] = tmpOE__Pin_8_net_0[13]
Removing Rhs of wire Net_582[35] = \Comp_1:Net_1\[45]
Removing Lhs of wire \Comp_1:clock\[44] = zero[4]
Removing Lhs of wire \PGA_1:Net_37\[50] = zero[4]
Removing Lhs of wire \PGA_1:Net_40\[51] = zero[4]
Removing Lhs of wire \PGA_1:Net_38\[52] = zero[4]
Removing Lhs of wire \PGA_1:Net_39\[53] = zero[4]
Removing Lhs of wire \VDAC8_1:Net_83\[61] = zero[4]
Removing Lhs of wire \VDAC8_1:Net_81\[62] = zero[4]
Removing Lhs of wire \VDAC8_1:Net_82\[63] = zero[4]
Removing Lhs of wire tmpOE__Pin_1_net_0[68] = tmpOE__Pin_8_net_0[13]
Removing Lhs of wire tmpOE__Pin_4_net_0[74] = tmpOE__Pin_8_net_0[13]
Removing Lhs of wire tmpOE__Pin_6_net_0[80] = tmpOE__Pin_8_net_0[13]
Removing Lhs of wire tmpOE__Pin_7_net_0[87] = tmpOE__Pin_8_net_0[13]
Removing Lhs of wire tmpOE__Pin_2_net_0[94] = tmpOE__Pin_8_net_0[13]
Removing Rhs of wire \LCD_Seg_1:Net_1186\[108] = \LCD_Seg_1:Net_1199\[119]
Removing Rhs of wire \LCD_Seg_1:Net_1186\[108] = \LCD_Seg_1:bLCDDSD:ctrl_lcd_frame\[133]
Removing Rhs of wire \LCD_Seg_1:Net_1186\[108] = \LCD_Seg_1:bLCDDSD:control_7\[134]
Removing Lhs of wire \LCD_Seg_1:tmpOE__Com_net_0\[111] = zero[4]
Removing Lhs of wire \LCD_Seg_1:tmpOE__Seg_net_0\[113] = zero[4]
Removing Rhs of wire \LCD_Seg_1:Net_1173\[115] = \LCD_Seg_1:bLCDDSD:pre_lcd_clk\[151]
Removing Lhs of wire \LCD_Seg_1:Net_1049\[120] = zero[4]
Removing Lhs of wire \LCD_Seg_1:Net_971\[121] = zero[4]
Removing Rhs of wire \LCD_Seg_1:bLCDDSD:ctrl_lcd_clk_enable\[131] = \LCD_Seg_1:bLCDDSD:control_0\[132]
Removing Rhs of wire \LCD_Seg_1:bLCDDSD:ctrl_lcd_mode1\[135] = \LCD_Seg_1:bLCDDSD:control_1\[136]
Removing Rhs of wire \LCD_Seg_1:bLCDDSD:ctrl_lcd_mode2\[137] = \LCD_Seg_1:bLCDDSD:control_2\[138]
Removing Rhs of wire \LCD_Seg_1:bLCDDSD:ctrl_lcd_frame_done\[139] = \LCD_Seg_1:bLCDDSD:control_3\[140]
Removing Lhs of wire \LCD_Seg_1:bLCDDSD:NoSleep:bSegLCDdp:cs_addr_2\[153] = zero[4]
Removing Lhs of wire \LCD_Seg_1:bLCDDSD:NoSleep:bSegLCDdp:cs_addr_1\[154] = zero[4]

------------------------------------------------------
Aliased 0 equations, 35 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for '\LCD_Seg_1:bLCDDSD:tc_fin\' (cost = 2):
\LCD_Seg_1:bLCDDSD:tc_fin\ <= ((\LCD_Seg_1:bLCDDSD:ctrl_lcd_clk_enable\ and \LCD_Seg_1:bLCDDSD:tc\));


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 1 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------

Last attempt to remove unused logic - pass 1:


Last attempt to remove unused logic - pass 2:


topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\ayman\OneDrive\Desktop\academics\MonashUni\bachelor of biomed_eng\4th year 2024\TRC3500\assignments\Ultrasonic_distance_sensor\assignment3.cydsn\assignment3.cyprj" -dcpsoc3 assignment3.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.518ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Wednesday, 08 May 2024 16:34:06
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ayman\OneDrive\Desktop\academics\MonashUni\bachelor of biomed_eng\4th year 2024\TRC3500\assignments\Ultrasonic_distance_sensor\assignment3.cydsn\assignment3.cyprj -d CY8C5888LTI-LP097 assignment3.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
Assigning clock LCD_Seg_1_MasterClock to clock BUS_CLK because it is a pass-through
Assigning clock LCD_Seg_1_MasterClock_2 to clock ILO because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'LCD_Seg_1_Int_Clock'. Fanout=2, Signal=\LCD_Seg_1:Net_78\
    Digital Clock 1: Automatic-assigning  clock 'timer_clock'. Fanout=1, Signal=Net_10
    Digital Clock 2: Automatic-assigning  clock 'Clock_1'. Fanout=2, Signal=Net_778
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \LCD_Seg_1:bLCDDSD:CtlClkSync\: with output requested to be synchronous
        ClockIn: LCD_Seg_1_Int_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: LCD_Seg_1_Int_Clock, EnableOut: Constant 1
    UDB Clk/Enable \LCD_Seg_1:bLCDDSD:UdbClkSync\: with output requested to be synchronous
        ClockIn: LCD_Seg_1_Int_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \LCD_Seg_1:bLCDDSD:CtrlReg\:controlcell.control_0 was determined to be synchronous to ClockIn
        ClockOut: LCD_Seg_1_Int_Clock, EnableOut: \LCD_Seg_1:bLCDDSD:CtrlReg\:controlcell.control_0
</CYPRESSTAG>
Info: plm.M0038: The pin named Pin_6(0) at location P0[0] prevents usage of special purposes: OpAmp:out. (App=cydsfit)

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_8(0)__PA ,
            pin_input => Net_778_local ,
            annotation => Net_739 ,
            pad => Pin_8(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_5(0)__PA ,
            pin_input => Net_582 ,
            annotation => Net_671 ,
            pad => Pin_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            analog_term => Net_581 ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_4(0)__PA ,
            analog_term => Net_699 ,
            annotation => Net_693 ,
            pad => Pin_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_6(0)__PA ,
            analog_term => Net_705 ,
            pad => Pin_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_7(0)__PA ,
            pin_input => Net_749 ,
            annotation => Net_738 ,
            pad => Pin_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_2(0)__PA ,
            analog_term => Net_715 ,
            annotation => Net_616 ,
            pad => Pin_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD_Seg_1:Com(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Seg_1:Com(0)\__PA ,
            pad => \LCD_Seg_1:Com(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Seg_1:Com(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Seg_1:Com(1)\__PA ,
            pad => \LCD_Seg_1:Com(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Seg_1:Com(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Seg_1:Com(2)\__PA ,
            pad => \LCD_Seg_1:Com(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Seg_1:Com(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Seg_1:Com(3)\__PA ,
            pad => \LCD_Seg_1:Com(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Seg_1:Seg(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: SEGMENT
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Seg_1:Seg(0)\__PA ,
            pad => \LCD_Seg_1:Seg(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Seg_1:Seg(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: SEGMENT
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Seg_1:Seg(1)\__PA ,
            pad => \LCD_Seg_1:Seg(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Seg_1:Seg(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: SEGMENT
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Seg_1:Seg(2)\__PA ,
            pad => \LCD_Seg_1:Seg(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Seg_1:Seg(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: SEGMENT
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Seg_1:Seg(3)\__PA ,
            pad => \LCD_Seg_1:Seg(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Seg_1:Seg(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: SEGMENT
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Seg_1:Seg(4)\__PA ,
            pad => \LCD_Seg_1:Seg(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Seg_1:Seg(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: SEGMENT
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Seg_1:Seg(5)\__PA ,
            pad => \LCD_Seg_1:Seg(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Seg_1:Seg(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: SEGMENT
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Seg_1:Seg(6)\__PA ,
            pad => \LCD_Seg_1:Seg(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Seg_1:Seg(7)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: SEGMENT
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Seg_1:Seg(7)\__PA ,
            pad => \LCD_Seg_1:Seg(7)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_749, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_778_local
        );
        Output = Net_749 (fanout=1)

    MacroCell: Name=\LCD_Seg_1:Net_1045\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\LCD_Seg_1:bLCDDSD:ctrl_lcd_mode1\ * 
              !\LCD_Seg_1:bLCDDSD:n_mode_sel\
        );
        Output = \LCD_Seg_1:Net_1045\ (fanout=1)

    MacroCell: Name=\LCD_Seg_1:Net_979\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\LCD_Seg_1:bLCDDSD:ctrl_lcd_mode2\ * 
              !\LCD_Seg_1:bLCDDSD:n_mode_sel\
        );
        Output = \LCD_Seg_1:Net_979\ (fanout=1)

    MacroCell: Name=\LCD_Seg_1:Net_1159\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LCD_Seg_1:bLCDDSD:pwm_enable\ * !\LCD_Seg_1:bLCDDSD:n_drive\
        );
        Output = \LCD_Seg_1:Net_1159\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=\LCD_Seg_1:Net_1173\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD_Seg_1:Net_78\) => Global
            Clock Enable: PosEdge(\LCD_Seg_1:bLCDDSD:ctrl_lcd_clk_enable\)
        Main Equation            : 1 pterm
        (
              \LCD_Seg_1:bLCDDSD:ctrl_lcd_clk_enable\ * 
              \LCD_Seg_1:bLCDDSD:tc\
        );
        Output = \LCD_Seg_1:Net_1173\ (fanout=2)

    MacroCell: Name=\LCD_Seg_1:bLCDDSD:pwm_enable\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD_Seg_1:Net_78\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \LCD_Seg_1:bLCDDSD:ctrl_lcd_clk_enable\ * 
              !\LCD_Seg_1:bLCDDSD:ctrl_lcd_frame_done\ * 
              \LCD_Seg_1:bLCDDSD:tc\
            + !\LCD_Seg_1:bLCDDSD:ctrl_lcd_frame_done\ * 
              !\LCD_Seg_1:bLCDDSD:pwm_enable\
        );
        Output = \LCD_Seg_1:bLCDDSD:pwm_enable\ (fanout=3)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\LCD_Seg_1:bLCDDSD:NoSleep:bSegLCDdp:u0\
        PORT MAP (
            clock => \LCD_Seg_1:Net_78\ ,
            cs_addr_0 => \LCD_Seg_1:bLCDDSD:pwm_enable\ ,
            cl0_comb => \LCD_Seg_1:bLCDDSD:n_mode_sel\ ,
            z0_comb => \LCD_Seg_1:bLCDDSD:tc\ ,
            cl1_comb => \LCD_Seg_1:bLCDDSD:n_drive\ ,
            clk_en => \LCD_Seg_1:bLCDDSD:ctrl_lcd_clk_enable\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1110110001000000010000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101001001110101000000100000000000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\LCD_Seg_1:bLCDDSD:ctrl_lcd_clk_enable\)
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\LCD_Seg_1:bLCDDSD:CtrlReg\
        PORT MAP (
            clock => \LCD_Seg_1:Net_78\ ,
            control_7 => \LCD_Seg_1:Net_1186\ ,
            control_6 => \LCD_Seg_1:bLCDDSD:control_6\ ,
            control_5 => \LCD_Seg_1:bLCDDSD:control_5\ ,
            control_4 => \LCD_Seg_1:bLCDDSD:control_4\ ,
            control_3 => \LCD_Seg_1:bLCDDSD:ctrl_lcd_frame_done\ ,
            control_2 => \LCD_Seg_1:bLCDDSD:ctrl_lcd_mode2\ ,
            control_1 => \LCD_Seg_1:bLCDDSD:ctrl_lcd_mode1\ ,
            control_0 => \LCD_Seg_1:bLCDDSD:ctrl_lcd_clk_enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "10001111"
            cy_ctrl_mode_1 = "00001000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\LCD_Seg_1:Lcd_Dma\
        PORT MAP (
            dmareq => \LCD_Seg_1:Net_1186\ ,
            termin => zero ,
            termout => \LCD_Seg_1:Net_1163\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\LCD_Seg_1:Frame_Dma\
        PORT MAP (
            dmareq => \LCD_Seg_1:Net_1173\ ,
            termin => zero ,
            termout => \LCD_Seg_1:Net_249\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_684 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\LCD_Seg_1:TD_DoneInt\
        PORT MAP (
            interrupt => \LCD_Seg_1:Net_1163\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\LCD_Seg_1:Wakeup\
        PORT MAP (
            interrupt => \LCD_Seg_1:Net_988\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   22 :   26 :   48 : 45.83 %
Segment LCD                   :    1 :    0 :    1 : 100.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    2 :   22 :   24 :  8.33 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :    7 :  185 :  192 :  3.65 %
  Unique P-terms              :    7 :  377 :  384 :  1.82 %
  Total P-terms               :    7 :      :      :        
  Datapath Cells              :    1 :   23 :   24 :  4.17 %
  Status Cells                :    0 :   24 :   24 :  0.00 %
  Control Cells               :    1 :   23 :   24 :  4.17 %
    Control Registers         :    1 :      :      :        
Opamp                         :    1 :    3 :    4 : 25.00 %
Comparator                    :    1 :    3 :    4 : 25.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    1 :    3 :    4 : 25.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.094ms
Tech Mapping phase: Elapsed time ==> 0s.172ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "\LCD_Seg_1:Net_250_0\" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "\LCD_Seg_1:Net_250_1\" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "\LCD_Seg_1:Net_250_2\" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "\LCD_Seg_1:Net_250_3\" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "\LCD_Seg_1:Net_250_4\" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_1@[IOP=(3)][IoId=(1)] : Pin_1(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Pin_2(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Pin_4(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Pin_5(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Pin_6(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Pin_7(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Pin_8(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : \LCD_Seg_1:Com(0)\ (fixed)
IO_5@[IOP=(1)][IoId=(5)] : \LCD_Seg_1:Com(1)\ (fixed)
IO_2@[IOP=(1)][IoId=(2)] : \LCD_Seg_1:Com(2)\ (fixed)
IO_5@[IOP=(3)][IoId=(5)] : \LCD_Seg_1:Com(3)\ (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD_Seg_1:Seg(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD_Seg_1:Seg(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD_Seg_1:Seg(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD_Seg_1:Seg(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD_Seg_1:Seg(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD_Seg_1:Seg(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD_Seg_1:Seg(6)\ (fixed)
IO_7@[IOP=(2)][IoId=(7)] : \LCD_Seg_1:Seg(7)\ (fixed)
Comparator[0]@[FFB(Comparator,0)] : \Comp_1:ctComp\
LCD[0]@[FFB(LCD,0)] : \LCD_Seg_1:LCD\
OpAmp[3]@[FFB(OpAmp,3)] : \Opamp_1:ABuf\ (OPAMP-GPIO)
SC[0]@[FFB(SC,0)] : \PGA_1:SC\
VIDAC[3]@[FFB(VIDAC,3)] : \VDAC8_1:viDAC8\
Vref[1]@[FFB(Vref,1)] : vRef_1
IO_7@[IOP=(3)][IoId=(7)] : Dedicated_Output (OPAMP-GPIO)
Log: apr.M0058: The analog placement iterative improvement is 35% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 72% done. (App=cydsfit)
Analog Placement Results:
IO_1@[IOP=(3)][IoId=(1)] : Pin_1(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Pin_2(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Pin_4(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Pin_5(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Pin_6(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Pin_7(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Pin_8(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : \LCD_Seg_1:Com(0)\ (fixed)
IO_5@[IOP=(1)][IoId=(5)] : \LCD_Seg_1:Com(1)\ (fixed)
IO_2@[IOP=(1)][IoId=(2)] : \LCD_Seg_1:Com(2)\ (fixed)
IO_5@[IOP=(3)][IoId=(5)] : \LCD_Seg_1:Com(3)\ (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD_Seg_1:Seg(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD_Seg_1:Seg(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD_Seg_1:Seg(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD_Seg_1:Seg(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD_Seg_1:Seg(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD_Seg_1:Seg(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD_Seg_1:Seg(6)\ (fixed)
IO_7@[IOP=(2)][IoId=(7)] : \LCD_Seg_1:Seg(7)\ (fixed)
Comparator[1]@[FFB(Comparator,1)] : \Comp_1:ctComp\
LCD[0]@[FFB(LCD,0)] : \LCD_Seg_1:LCD\
OpAmp[3]@[FFB(OpAmp,3)] : \Opamp_1:ABuf\ (OPAMP-GPIO)
SC[2]@[FFB(SC,2)] : \PGA_1:SC\
VIDAC[3]@[FFB(VIDAC,3)] : \VDAC8_1:viDAC8\
Vref[1]@[FFB(Vref,1)] : vRef_1
IO_7@[IOP=(3)][IoId=(7)] : Dedicated_Output (OPAMP-GPIO)

Analog Placement phase: Elapsed time ==> 1s.489ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Net "Net_581" overuses wire "AGL[6]"
Net "Net_715" overuses wire "AGL[6]"
Analog Routing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_581 {
    sc_2_vout
    sc_2_vout_x_sc_3_vin
    sc_3_vin
    agr6_x_sc_3_vin
    agr6
    agr6_x_comp_1_vplus
    comp_1_vplus
    agr5_x_sc_3_vin
    agr5
    agr5_x_p3_1
    p3_1
  }
  Net: Net_715 {
    sc_2_vin
    agl6_x_sc_2_vin
    agl6
    agl6_x_p0_6
    p0_6
  }
  Net: Net_699 {
    sc_2_vref
    agl7_x_sc_2_vref
    agl7
    agl7_x_agr7
    agr7
    agr7_x_opamp_3_vminus
    opamp_3_vminus
    agr7_x_p3_7
    p3_7
    agr7_x_p3_3
    p3_3
  }
  Net: Net_705 {
    vidac_3_vout
    abusr2_x_vidac_3_vout
    abusr2
    abusr2_x_comp_1_vminus
    comp_1_vminus
    agr4_x_vidac_3_vout
    agr4
    agl4_x_agr4
    agl4
    agl4_x_p0_0
    p0_0
  }
  Net: \LCD_Seg_1:Net_250_0\ {
  }
  Net: \LCD_Seg_1:Net_250_1\ {
  }
  Net: \LCD_Seg_1:Net_250_2\ {
  }
  Net: \LCD_Seg_1:Net_250_3\ {
  }
  Net: \LCD_Seg_1:Net_250_4\ {
  }
  Net: Net_587 {
    common_Vdda/2
    common_Vdda/2_x_comp_vref_vdda
    comp_vref_vdda
    abusl0_x_comp_vref_vdda
    abusl0
    abusl0_x_abusr0
    abusr0
    abusr0_x_opamp_3_vplus
    opamp_3_vplus
  }
  Net: \VDAC8_1:Net_77\ {
  }
}
Map of item to net {
  sc_2_vout                                        -> Net_581
  sc_2_vout_x_sc_3_vin                             -> Net_581
  sc_3_vin                                         -> Net_581
  agr6_x_sc_3_vin                                  -> Net_581
  agr6                                             -> Net_581
  agr6_x_comp_1_vplus                              -> Net_581
  comp_1_vplus                                     -> Net_581
  agr5_x_sc_3_vin                                  -> Net_581
  agr5                                             -> Net_581
  agr5_x_p3_1                                      -> Net_581
  p3_1                                             -> Net_581
  sc_2_vin                                         -> Net_715
  agl6_x_sc_2_vin                                  -> Net_715
  agl6                                             -> Net_715
  agl6_x_p0_6                                      -> Net_715
  p0_6                                             -> Net_715
  sc_2_vref                                        -> Net_699
  agl7_x_sc_2_vref                                 -> Net_699
  agl7                                             -> Net_699
  agl7_x_agr7                                      -> Net_699
  agr7                                             -> Net_699
  agr7_x_opamp_3_vminus                            -> Net_699
  opamp_3_vminus                                   -> Net_699
  agr7_x_p3_7                                      -> Net_699
  p3_7                                             -> Net_699
  agr7_x_p3_3                                      -> Net_699
  p3_3                                             -> Net_699
  vidac_3_vout                                     -> Net_705
  abusr2_x_vidac_3_vout                            -> Net_705
  abusr2                                           -> Net_705
  abusr2_x_comp_1_vminus                           -> Net_705
  comp_1_vminus                                    -> Net_705
  agr4_x_vidac_3_vout                              -> Net_705
  agr4                                             -> Net_705
  agl4_x_agr4                                      -> Net_705
  agl4                                             -> Net_705
  agl4_x_p0_0                                      -> Net_705
  p0_0                                             -> Net_705
  common_Vdda/2                                    -> Net_587
  common_Vdda/2_x_comp_vref_vdda                   -> Net_587
  comp_vref_vdda                                   -> Net_587
  abusl0_x_comp_vref_vdda                          -> Net_587
  abusl0                                           -> Net_587
  abusl0_x_abusr0                                  -> Net_587
  abusr0                                           -> Net_587
  abusr0_x_opamp_3_vplus                           -> Net_587
  opamp_3_vplus                                    -> Net_587
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = True
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.234ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.6 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    3 :   45 :   48 :   6.25%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.67
                   Pterms :            2.33
               Macrocells :            2.33
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          2 :       4.50 :       3.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_749, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_778_local
        );
        Output = Net_749 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\LCD_Seg_1:bLCDDSD:pwm_enable\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD_Seg_1:Net_78\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \LCD_Seg_1:bLCDDSD:ctrl_lcd_clk_enable\ * 
              !\LCD_Seg_1:bLCDDSD:ctrl_lcd_frame_done\ * 
              \LCD_Seg_1:bLCDDSD:tc\
            + !\LCD_Seg_1:bLCDDSD:ctrl_lcd_frame_done\ * 
              !\LCD_Seg_1:bLCDDSD:pwm_enable\
        );
        Output = \LCD_Seg_1:bLCDDSD:pwm_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD_Seg_1:Net_1159\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LCD_Seg_1:bLCDDSD:pwm_enable\ * !\LCD_Seg_1:bLCDDSD:n_drive\
        );
        Output = \LCD_Seg_1:Net_1159\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LCD_Seg_1:Net_1045\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\LCD_Seg_1:bLCDDSD:ctrl_lcd_mode1\ * 
              !\LCD_Seg_1:bLCDDSD:n_mode_sel\
        );
        Output = \LCD_Seg_1:Net_1045\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LCD_Seg_1:Net_979\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\LCD_Seg_1:bLCDDSD:ctrl_lcd_mode2\ * 
              !\LCD_Seg_1:bLCDDSD:n_mode_sel\
        );
        Output = \LCD_Seg_1:Net_979\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\LCD_Seg_1:Net_1173\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD_Seg_1:Net_78\) => Global
            Clock Enable: PosEdge(\LCD_Seg_1:bLCDDSD:ctrl_lcd_clk_enable\)
        Main Equation            : 1 pterm
        (
              \LCD_Seg_1:bLCDDSD:ctrl_lcd_clk_enable\ * 
              \LCD_Seg_1:bLCDDSD:tc\
        );
        Output = \LCD_Seg_1:Net_1173\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\LCD_Seg_1:bLCDDSD:NoSleep:bSegLCDdp:u0\
    PORT MAP (
        clock => \LCD_Seg_1:Net_78\ ,
        cs_addr_0 => \LCD_Seg_1:bLCDDSD:pwm_enable\ ,
        cl0_comb => \LCD_Seg_1:bLCDDSD:n_mode_sel\ ,
        z0_comb => \LCD_Seg_1:bLCDDSD:tc\ ,
        cl1_comb => \LCD_Seg_1:bLCDDSD:n_drive\ ,
        clk_en => \LCD_Seg_1:bLCDDSD:ctrl_lcd_clk_enable\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1110110001000000010000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101001001110101000000100000000000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\LCD_Seg_1:bLCDDSD:ctrl_lcd_clk_enable\)

controlcell: Name =\LCD_Seg_1:bLCDDSD:CtrlReg\
    PORT MAP (
        clock => \LCD_Seg_1:Net_78\ ,
        control_7 => \LCD_Seg_1:Net_1186\ ,
        control_6 => \LCD_Seg_1:bLCDDSD:control_6\ ,
        control_5 => \LCD_Seg_1:bLCDDSD:control_5\ ,
        control_4 => \LCD_Seg_1:bLCDDSD:control_4\ ,
        control_3 => \LCD_Seg_1:bLCDDSD:ctrl_lcd_frame_done\ ,
        control_2 => \LCD_Seg_1:bLCDDSD:ctrl_lcd_mode2\ ,
        control_1 => \LCD_Seg_1:bLCDDSD:ctrl_lcd_mode1\ ,
        control_0 => \LCD_Seg_1:bLCDDSD:ctrl_lcd_clk_enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "10001111"
        cy_ctrl_mode_1 = "00001000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\LCD_Seg_1:TD_DoneInt\
        PORT MAP (
            interrupt => \LCD_Seg_1:Net_1163\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\LCD_Seg_1:Wakeup\
        PORT MAP (
            interrupt => \LCD_Seg_1:Net_988\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_684 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\LCD_Seg_1:Lcd_Dma\
        PORT MAP (
            dmareq => \LCD_Seg_1:Net_1186\ ,
            termin => zero ,
            termout => \LCD_Seg_1:Net_1163\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\LCD_Seg_1:Frame_Dma\
        PORT MAP (
            dmareq => \LCD_Seg_1:Net_1173\ ,
            termin => zero ,
            termout => \LCD_Seg_1:Net_249\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_6(0)__PA ,
        analog_term => Net_705 ,
        pad => Pin_6(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_2(0)__PA ,
        analog_term => Net_715 ,
        annotation => Net_616 ,
        pad => Pin_2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_5(0)__PA ,
        pin_input => Net_582 ,
        annotation => Net_671 ,
        pad => Pin_5(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = \LCD_Seg_1:Com(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Seg_1:Com(2)\__PA ,
        pad => \LCD_Seg_1:Com(2)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD_Seg_1:Com(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Seg_1:Com(0)\__PA ,
        pad => \LCD_Seg_1:Com(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD_Seg_1:Com(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Seg_1:Com(1)\__PA ,
        pad => \LCD_Seg_1:Com(1)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_7(0)__PA ,
        pin_input => Net_749 ,
        annotation => Net_738 ,
        pad => Pin_7(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_8(0)__PA ,
        pin_input => Net_778_local ,
        annotation => Net_739 ,
        pad => Pin_8(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD_Seg_1:Seg(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: SEGMENT
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Seg_1:Seg(0)\__PA ,
        pad => \LCD_Seg_1:Seg(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD_Seg_1:Seg(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: SEGMENT
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Seg_1:Seg(1)\__PA ,
        pad => \LCD_Seg_1:Seg(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD_Seg_1:Seg(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: SEGMENT
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Seg_1:Seg(2)\__PA ,
        pad => \LCD_Seg_1:Seg(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD_Seg_1:Seg(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: SEGMENT
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Seg_1:Seg(3)\__PA ,
        pad => \LCD_Seg_1:Seg(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD_Seg_1:Seg(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: SEGMENT
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Seg_1:Seg(4)\__PA ,
        pad => \LCD_Seg_1:Seg(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD_Seg_1:Seg(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: SEGMENT
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Seg_1:Seg(5)\__PA ,
        pad => \LCD_Seg_1:Seg(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD_Seg_1:Seg(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: SEGMENT
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Seg_1:Seg(6)\__PA ,
        pad => \LCD_Seg_1:Seg(6)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \LCD_Seg_1:Seg(7)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: SEGMENT
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Seg_1:Seg(7)\__PA ,
        pad => \LCD_Seg_1:Seg(7)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=1]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        analog_term => Net_581 ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_4(0)__PA ,
        analog_term => Net_699 ,
        annotation => Net_693 ,
        pad => Pin_4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD_Seg_1:Com(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Seg_1:Com(3)\__PA ,
        pad => \LCD_Seg_1:Com(3)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Dedicated_Output
    Attributes:
        In Group/Port: False
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Dedicated_Output__PA ,
        analog_term => Net_699 );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \LCD_Seg_1:Net_78\ ,
            dclk_0 => \LCD_Seg_1:Net_78_local\ ,
            dclk_glb_1 => Net_10 ,
            dclk_1 => Net_10_local ,
            dclk_glb_2 => Net_778 ,
            dclk_2 => Net_778_local );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,1): 
    comparatorcell: Name =\Comp_1:ctComp\
        PORT MAP (
            vplus => Net_581 ,
            vminus => Net_705 ,
            out => Net_582 );
        Properties:
        {
            cy_registers = ""
        }
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: 
    LCD Ctrl Block @ F(LCD,0): 
    lcdctrlcell: Name =\LCD_Seg_1:LCD\
        PORT MAP (
            drive_en => \LCD_Seg_1:Net_1159\ ,
            frame => \LCD_Seg_1:Net_1186\ ,
            data_clk => \LCD_Seg_1:Net_1173\ ,
            mode_1 => \LCD_Seg_1:Net_1045\ ,
            mode_2 => \LCD_Seg_1:Net_979\ ,
            interrupt => \LCD_Seg_1:Net_988\ ,
            V4 => \LCD_Seg_1:Net_250_4\ ,
            V3 => \LCD_Seg_1:Net_250_3\ ,
            V2 => \LCD_Seg_1:Net_250_2\ ,
            V1 => \LCD_Seg_1:Net_250_1\ ,
            V0 => \LCD_Seg_1:Net_250_0\ );
        Properties:
        {
            cy_registers = ""
            global_bias = 0
        }
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: 
    SC Block @ F(SC,2): 
    sccell: Name =\PGA_1:SC\
        PORT MAP (
            vref => Net_699 ,
            vin => Net_715 ,
            modout => \PGA_1:Net_41\ ,
            vout => Net_581 );
        Properties:
        {
            cy_registers = ""
        }
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Timer_1:TimerHW\
        PORT MAP (
            clock => Net_10 ,
            enable => __ONE__ ,
            tc => \Timer_1:Net_51\ ,
            cmp => \Timer_1:Net_261\ ,
            irq => Net_684 );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,3): 
    vidaccell: Name =\VDAC8_1:viDAC8\
        PORT MAP (
            vout => Net_705 ,
            iout => \VDAC8_1:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: 
    Opamp Block @ F(OpAmp,3): 
    abufcell: Name =\Opamp_1:ABuf\
        PORT MAP (
            vplus => Net_587 ,
            vminus => Net_699 ,
            vout => Net_699 );
        Properties:
        {
            cy_registers = ""
        }
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,1): 
    vrefcell: Name =vRef_1
        PORT MAP (
            vout => Net_587 );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                    | 
Port | Pin | Fixed |      Type |       Drive Mode |               Name | Connections
-----+-----+-------+-----------+------------------+--------------------+------------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |           Pin_6(0) | Analog(Net_705)
     |   6 |     * |      NONE |      HI_Z_ANALOG |           Pin_2(0) | Analog(Net_715)
     |   7 |     * |      NONE |         CMOS_OUT |           Pin_5(0) | In(Net_582)
-----+-----+-------+-----------+------------------+--------------------+------------------
   1 |   2 |     * |      NONE |      HI_Z_ANALOG | \LCD_Seg_1:Com(2)\ | 
     |   4 |     * |      NONE |      HI_Z_ANALOG | \LCD_Seg_1:Com(0)\ | 
     |   5 |     * |      NONE |      HI_Z_ANALOG | \LCD_Seg_1:Com(1)\ | 
     |   6 |     * |      NONE |         CMOS_OUT |           Pin_7(0) | In(Net_749)
     |   7 |     * |      NONE |         CMOS_OUT |           Pin_8(0) | In(Net_778_local)
-----+-----+-------+-----------+------------------+--------------------+------------------
   2 |   0 |     * |      NONE |      HI_Z_ANALOG | \LCD_Seg_1:Seg(0)\ | 
     |   1 |     * |      NONE |      HI_Z_ANALOG | \LCD_Seg_1:Seg(1)\ | 
     |   2 |     * |      NONE |      HI_Z_ANALOG | \LCD_Seg_1:Seg(2)\ | 
     |   3 |     * |      NONE |      HI_Z_ANALOG | \LCD_Seg_1:Seg(3)\ | 
     |   4 |     * |      NONE |      HI_Z_ANALOG | \LCD_Seg_1:Seg(4)\ | 
     |   5 |     * |      NONE |      HI_Z_ANALOG | \LCD_Seg_1:Seg(5)\ | 
     |   6 |     * |      NONE |      HI_Z_ANALOG | \LCD_Seg_1:Seg(6)\ | 
     |   7 |     * |      NONE |      HI_Z_ANALOG | \LCD_Seg_1:Seg(7)\ | 
-----+-----+-------+-----------+------------------+--------------------+------------------
   3 |   1 |     * |      NONE |      HI_Z_ANALOG |           Pin_1(0) | Analog(Net_581)
     |   3 |     * |      NONE |      HI_Z_ANALOG |           Pin_4(0) | Analog(Net_699)
     |   5 |     * |      NONE |      HI_Z_ANALOG | \LCD_Seg_1:Com(3)\ | 
     |   7 |       |      NONE |      HI_Z_ANALOG |   Dedicated_Output | Analog(Net_699)
------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.046ms
Digital Placement phase: Elapsed time ==> 1s.085ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "assignment3_r.vh2" --pcf-path "assignment3.pco" --des-name "assignment3" --dsf-path "assignment3.dsf" --sdc-path "assignment3.sdc" --lib-path "assignment3_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.287ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.219ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.047ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in assignment3_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.364ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.205ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.217ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.217ms
API generation phase: Elapsed time ==> 1s.509ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.000ms
