INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Happend Outerwall/NJUlocal/fft64_sim/sim/fft64_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twiddle_rom_64
INFO: [VRFC 10-311] analyzing module cmult_std
INFO: [VRFC 10-311] analyzing module input_reorder_buffer
INFO: [VRFC 10-311] analyzing module dit_sdf_stage
INFO: [VRFC 10-311] analyzing module fft64_dit_sdf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Happend Outerwall/NJUlocal/fft64_sim/sim/tb_fft64.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fft64_dit_sdf
