Tools for generating traces used in a computer architecture pipeline simulator assignment
originally at https://www.cs.virginia.edu/~cr4bd/3330/S2023/pipeline-sim.html .

make_trace.py takes output from hclrs (https://www.cs.virginia.edu/~cr4bd/3330/S2023/hclrs.html)
make_trace_rv.py takes output from spike from riscv-isa-sim (https://github.com/riscv-software-src/riscv-isa-sim.git):w
