CLK_DIVIDER,FUNC_0
CLK_DIVIDER_MASK,VAR_0
COMPUTE_ENGINE_PLL_PARAM,VAR_1
PD_SCLK_DIVIDER,FUNC_1
PD_SCLK_DIVIDER_MASK,VAR_2
RREG32_SMC,FUNC_2
SMU_SCLK_DPM_STATE_0_CNTL_0,VAR_3
SMU_SCLK_DPM_STATE_0_PG_CNTL,VAR_4
TRINITY_SIZEOF_DPM_STATE_TABLE,VAR_5
WREG32_SMC,FUNC_3
radeon_atom_get_clock_dividers,FUNC_4
trinity_set_divider_value,FUNC_5
rdev,VAR_6
index,VAR_7
sclk,VAR_8
dividers,VAR_9
ret,VAR_10
value,VAR_11
ix,VAR_12
