ğŸ‘‹ Hi, Iâ€™m @Harsora-deep

ğŸ”§ VLSI | Digital Design | Hardware Engineering

ğŸ‘€ Iâ€™m interested in VLSI design, Digital System Design, RTL design, Verification, and Chip-level architectures.

ğŸŒ± Iâ€™m currently learning Verilog/SystemVerilog, ASIC/FPGA design, Synthesis, and Timing Analysis.

ğŸ’¡ I work on HDL projects, digital circuits, finite state machines, and much more.

ğŸ’ï¸ Iâ€™m looking to collaborate on VLSI/FPGA-based projects, RTL design, and hardwareâ€“software co-design.

ğŸ“« Reach me on LinkedIn: linkedin.com/in/deepharsora
<!---
Harsora-deep/Harsora-deep is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
