/*
 * calypso_inth.h — Calypso INTH (Interrupt Handler) QOM device
 *
 * Two-level interrupt controller with 32 IRQ lines,
 * priority-based arbitration, and IRQ/FIQ routing.
 *
 * SPDX-License-Identifier: GPL-2.0-or-later
 */

#ifndef HW_INTC_CALYPSO_INTH_H
#define HW_INTC_CALYPSO_INTH_H

#include "hw/sysbus.h"
#include "qom/object.h"

#define TYPE_CALYPSO_INTH "calypso-inth"
OBJECT_DECLARE_SIMPLE_TYPE(CalypsoINTHState, CALYPSO_INTH)

#define CALYPSO_INTH_NUM_IRQS  32

struct CalypsoINTHState {
    /*< private >*/
    SysBusDevice parent_obj;

    /*< public >*/
    MemoryRegion iomem;

    /* Output lines to CPU */
    qemu_irq parent_irq;   /* CPU IRQ line */
    qemu_irq parent_fiq;   /* CPU FIQ line */

    /* Interrupt Level Registers: bits[4:0]=priority, bit[8]=FIQ */
    uint16_t ilr[CALYPSO_INTH_NUM_IRQS];

    uint16_t ith_v;        /* Current highest-priority active IRQ number */
    uint16_t fiq_v;        /* Current highest-priority active FIQ number
                            * (separate channel from ith_v — see audit fix
                            * 2026-05-08 night in calypso_inth_update). */
    int irq_in_service;    /* IRQ being serviced (-1 = none). Set on IRQ_NUM read,
                            * cleared on IRQ_CTRL write. Prevents ith_v update
                            * so IRQ_CTRL acks the correct interrupt. */
    uint32_t levels;       /* Bitmask of current input levels (level-sensitive) */
    uint32_t mask;         /* Bitmask: 1 = masked (disabled) */
    int rr_start;          /* Round-robin: start scan from here next time */
};

#endif /* HW_INTC_CALYPSO_INTH_H */
