{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 04 04:26:57 2014 " "Info: Processing started: Fri Apr 04 04:26:57 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab4 -c g01_YMD_Counter " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab4 -c g01_YMD_Counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "g01_YMD_Counter EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"g01_YMD_Counter\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 746 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 747 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 748 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "43 46 " "Critical Warning: No exact pin location assignment(s) for 43 pins of 46 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Years\[0\] " "Info: Pin Years\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Years[0] } } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Years[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 54 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Years\[1\] " "Info: Pin Years\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Years[1] } } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Years[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 55 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Years\[2\] " "Info: Pin Years\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Years[2] } } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Years[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 56 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Years\[3\] " "Info: Pin Years\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Years[3] } } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Years[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 57 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Years\[4\] " "Info: Pin Years\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Years[4] } } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Years[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 58 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Years\[5\] " "Info: Pin Years\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Years[5] } } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Years[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 59 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Years\[6\] " "Info: Pin Years\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Years[6] } } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Years[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 60 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Years\[7\] " "Info: Pin Years\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Years[7] } } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Years[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 61 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Years\[8\] " "Info: Pin Years\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Years[8] } } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Years[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 62 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Years\[9\] " "Info: Pin Years\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Years[9] } } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Years[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 63 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Years\[10\] " "Info: Pin Years\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Years[10] } } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Years[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 64 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Years\[11\] " "Info: Pin Years\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Years[11] } } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Years[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 65 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Months\[0\] " "Info: Pin Months\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Months[0] } } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Months[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 66 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Months\[1\] " "Info: Pin Months\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Months[1] } } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Months[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 67 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Months\[2\] " "Info: Pin Months\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Months[2] } } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Months[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 68 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Months\[3\] " "Info: Pin Months\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Months[3] } } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Months[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 69 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Days\[0\] " "Info: Pin Days\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Days[0] } } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Days[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 70 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Days\[1\] " "Info: Pin Days\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Days[1] } } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Days[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 71 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Days\[2\] " "Info: Pin Days\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Days[2] } } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Days[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 72 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Days\[3\] " "Info: Pin Days\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Days[3] } } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Days[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 73 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Days\[4\] " "Info: Pin Days\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Days[4] } } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Days[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 74 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y_Set\[0\] " "Info: Pin Y_Set\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Y_Set[0] } } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Y_Set[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 33 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "day_count_en " "Info: Pin day_count_en not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { day_count_en } } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { day_count_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 90 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y_Set\[1\] " "Info: Pin Y_Set\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Y_Set[1] } } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Y_Set[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 34 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y_Set\[2\] " "Info: Pin Y_Set\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Y_Set[2] } } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Y_Set[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 35 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y_Set\[3\] " "Info: Pin Y_Set\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Y_Set[3] } } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Y_Set[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 36 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y_Set\[4\] " "Info: Pin Y_Set\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Y_Set[4] } } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Y_Set[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 37 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y_Set\[5\] " "Info: Pin Y_Set\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Y_Set[5] } } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Y_Set[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 38 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y_Set\[6\] " "Info: Pin Y_Set\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Y_Set[6] } } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Y_Set[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 39 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y_Set\[7\] " "Info: Pin Y_Set\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Y_Set[7] } } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Y_Set[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 40 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y_Set\[8\] " "Info: Pin Y_Set\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Y_Set[8] } } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Y_Set[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 41 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y_Set\[9\] " "Info: Pin Y_Set\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Y_Set[9] } } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Y_Set[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 42 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y_Set\[10\] " "Info: Pin Y_Set\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Y_Set[10] } } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Y_Set[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 43 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y_Set\[11\] " "Info: Pin Y_Set\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Y_Set[11] } } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Y_Set[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 44 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_Set\[0\] " "Info: Pin M_Set\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { M_Set[0] } } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M_Set[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 45 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_Set\[1\] " "Info: Pin M_Set\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { M_Set[1] } } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M_Set[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 46 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_Set\[2\] " "Info: Pin M_Set\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { M_Set[2] } } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M_Set[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 47 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_Set\[3\] " "Info: Pin M_Set\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { M_Set[3] } } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M_Set[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 48 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_Set\[0\] " "Info: Pin D_Set\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { D_Set[0] } } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D_Set[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 49 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_Set\[1\] " "Info: Pin D_Set\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { D_Set[1] } } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D_Set[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 50 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_Set\[2\] " "Info: Pin D_Set\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { D_Set[2] } } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D_Set[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 51 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_Set\[3\] " "Info: Pin D_Set\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { D_Set[3] } } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D_Set[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 52 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_Set\[4\] " "Info: Pin D_Set\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { D_Set[4] } } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D_Set[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 53 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { clock } } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 88 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN L22 (CLK4, LVDSCLK2p, Input)) " "Info: Automatically promoted node reset (placed in PIN L22 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "year_count_en " "Info: Destination node year_count_en" {  } { { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 35 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { year_count_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 87 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "month_count_en " "Info: Destination node month_count_en" {  } { { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { month_count_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 85 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { reset } } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 89 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "43 unused 3.3V 22 21 0 " "Info: Number of I/O pins in group: 43 (unused VREF, 3.3V VCCIO, 22 input, 21 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 41 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 30 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 37 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "enable " "Warning: Node \"enable\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enable" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "input\[0\] " "Warning: Node \"input\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "input\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "input\[1\] " "Warning: Node \"input\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "input\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "input\[2\] " "Warning: Node \"input\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "input\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "input\[3\] " "Warning: Node \"input\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "input\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "input\[4\] " "Warning: Node \"input\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "input\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "input\[5\] " "Warning: Node \"input\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "input\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led0\[0\] " "Warning: Node \"led0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led0\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led0\[1\] " "Warning: Node \"led0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led0\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led0\[2\] " "Warning: Node \"led0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led0\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led0\[3\] " "Warning: Node \"led0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led0\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led0\[4\] " "Warning: Node \"led0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led0\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led0\[5\] " "Warning: Node \"led0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led0\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led0\[6\] " "Warning: Node \"led0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led0\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led1\[0\] " "Warning: Node \"led1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led1\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led1\[1\] " "Warning: Node \"led1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led1\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led1\[2\] " "Warning: Node \"led1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led1\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led1\[3\] " "Warning: Node \"led1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led1\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led1\[4\] " "Warning: Node \"led1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led1\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led1\[5\] " "Warning: Node \"led1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led1\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led1\[6\] " "Warning: Node \"led1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led1\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led2\[0\] " "Warning: Node \"led2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led2\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led2\[1\] " "Warning: Node \"led2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led2\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led2\[2\] " "Warning: Node \"led2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led2\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led2\[3\] " "Warning: Node \"led2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led2\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led2\[4\] " "Warning: Node \"led2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led2\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led2\[5\] " "Warning: Node \"led2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led2\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led2\[6\] " "Warning: Node \"led2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led2\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led3\[0\] " "Warning: Node \"led3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led3\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led3\[1\] " "Warning: Node \"led3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led3\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led3\[2\] " "Warning: Node \"led3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led3\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led3\[3\] " "Warning: Node \"led3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led3\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led3\[4\] " "Warning: Node \"led3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led3\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led3\[5\] " "Warning: Node \"led3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led3\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led3\[6\] " "Warning: Node \"led3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led3\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "s0 " "Warning: Node \"s0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "s1 " "Warning: Node \"s1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "26.048 ns register register " "Info: Estimated most critical path is register to register delay of 26.048 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns int_years\[7\] 1 REG LAB_X30_Y20 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X30_Y20; Fanout = 11; REG Node = 'int_years\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { int_years[7] } "NODE_NAME" } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.537 ns) + CELL(0.517 ns) 1.054 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_6_result_int\[2\]~1 2 COMB LAB_X30_Y20 2 " "Info: 2: + IC(0.537 ns) + CELL(0.517 ns) = 1.054 ns; Loc. = LAB_X30_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_6_result_int\[2\]~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.054 ns" { int_years[7] lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[2]~1 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 70 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.134 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_6_result_int\[3\]~3 3 COMB LAB_X30_Y20 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.134 ns; Loc. = LAB_X30_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_6_result_int\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[2]~1 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[3]~3 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 70 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.214 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_6_result_int\[4\]~5 4 COMB LAB_X30_Y20 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.214 ns; Loc. = LAB_X30_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_6_result_int\[4\]~5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[3]~3 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 70 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.294 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_6_result_int\[5\]~7 5 COMB LAB_X30_Y20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.294 ns; Loc. = LAB_X30_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_6_result_int\[5\]~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[4]~5 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 70 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.374 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_6_result_int\[6\]~9 6 COMB LAB_X30_Y20 1 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.374 ns; Loc. = LAB_X30_Y20; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_6_result_int\[6\]~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[5]~7 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 70 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 1.832 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_6_result_int\[7\]~10 7 COMB LAB_X30_Y20 17 " "Info: 7: + IC(0.000 ns) + CELL(0.458 ns) = 1.832 ns; Loc. = LAB_X30_Y20; Fanout = 17; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_6_result_int\[7\]~10'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[6]~9 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[7]~10 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 70 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.521 ns) 3.067 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|StageOut\[76\]~120 8 COMB LAB_X25_Y20 2 " "Info: 8: + IC(0.714 ns) + CELL(0.521 ns) = 3.067 ns; Loc. = LAB_X25_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|StageOut\[76\]~120'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.235 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[7]~10 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[76]~120 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 102 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.517 ns) 4.624 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_7_result_int\[5\]~7 9 COMB LAB_X29_Y20 2 " "Info: 9: + IC(1.040 ns) + CELL(0.517 ns) = 4.624 ns; Loc. = LAB_X29_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_7_result_int\[5\]~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.557 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[76]~120 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 75 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.704 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_7_result_int\[6\]~9 10 COMB LAB_X29_Y20 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 4.704 ns; Loc. = LAB_X29_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_7_result_int\[6\]~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[5]~7 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 75 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.784 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_7_result_int\[7\]~11 11 COMB LAB_X29_Y20 1 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 4.784 ns; Loc. = LAB_X29_Y20; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_7_result_int\[7\]~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[6]~9 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[7]~11 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 75 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.242 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_7_result_int\[8\]~12 12 COMB LAB_X29_Y20 20 " "Info: 12: + IC(0.000 ns) + CELL(0.458 ns) = 5.242 ns; Loc. = LAB_X29_Y20; Fanout = 20; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_7_result_int\[8\]~12'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[7]~11 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[8]~12 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 75 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.392 ns) + CELL(0.178 ns) 6.812 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|StageOut\[91\]~187 13 COMB LAB_X27_Y22 3 " "Info: 13: + IC(1.392 ns) + CELL(0.178 ns) = 6.812 ns; Loc. = LAB_X27_Y22; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|StageOut\[91\]~187'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.570 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[8]~12 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[91]~187 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 102 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.517 ns) 8.390 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_8_result_int\[8\]~13 14 COMB LAB_X27_Y20 1 " "Info: 14: + IC(1.061 ns) + CELL(0.517 ns) = 8.390 ns; Loc. = LAB_X27_Y20; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_8_result_int\[8\]~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.578 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[91]~187 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_8_result_int[8]~13 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 80 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 8.848 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_8_result_int\[9\]~14 15 COMB LAB_X27_Y20 23 " "Info: 15: + IC(0.000 ns) + CELL(0.458 ns) = 8.848 ns; Loc. = LAB_X27_Y20; Fanout = 23; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_8_result_int\[9\]~14'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_8_result_int[8]~13 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_8_result_int[9]~14 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 80 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.392 ns) + CELL(0.178 ns) 10.418 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|StageOut\[99\]~192 16 COMB LAB_X25_Y22 3 " "Info: 16: + IC(1.392 ns) + CELL(0.178 ns) = 10.418 ns; Loc. = LAB_X25_Y22; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|StageOut\[99\]~192'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.570 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_8_result_int[9]~14 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[99]~192 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 102 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.084 ns) + CELL(0.517 ns) 12.019 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[4\]~5 17 COMB LAB_X26_Y20 2 " "Info: 17: + IC(1.084 ns) + CELL(0.517 ns) = 12.019 ns; Loc. = LAB_X26_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[4\]~5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.601 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[99]~192 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 85 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.099 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[5\]~7 18 COMB LAB_X26_Y20 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 12.099 ns; Loc. = LAB_X26_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[5\]~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[4]~5 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 85 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.179 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[6\]~9 19 COMB LAB_X26_Y20 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 12.179 ns; Loc. = LAB_X26_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[6\]~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[5]~7 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 85 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.259 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[7\]~11 20 COMB LAB_X26_Y20 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 12.259 ns; Loc. = LAB_X26_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[7\]~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[6]~9 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[7]~11 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 85 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.339 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[8\]~13 21 COMB LAB_X26_Y20 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 12.339 ns; Loc. = LAB_X26_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[8\]~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[7]~11 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[8]~13 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 85 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.419 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[9\]~15 22 COMB LAB_X26_Y20 1 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 12.419 ns; Loc. = LAB_X26_Y20; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[9\]~15'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[8]~13 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[9]~15 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 85 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 12.877 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[10\]~16 23 COMB LAB_X26_Y20 28 " "Info: 23: + IC(0.000 ns) + CELL(0.458 ns) = 12.877 ns; Loc. = LAB_X26_Y20; Fanout = 28; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[10\]~16'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[9]~15 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[10]~16 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 85 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.457 ns) 14.079 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|StageOut\[109\]~155 24 COMB LAB_X26_Y23 2 " "Info: 24: + IC(0.745 ns) + CELL(0.457 ns) = 14.079 ns; Loc. = LAB_X26_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|StageOut\[109\]~155'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.202 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[10]~16 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[109]~155 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 102 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.096 ns) + CELL(0.495 ns) 15.670 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[2\]~1 25 COMB LAB_X26_Y22 2 " "Info: 25: + IC(1.096 ns) + CELL(0.495 ns) = 15.670 ns; Loc. = LAB_X26_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[2\]~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.591 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[109]~155 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[2]~1 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 40 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.750 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[3\]~3 26 COMB LAB_X26_Y22 2 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 15.750 ns; Loc. = LAB_X26_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[2]~1 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[3]~3 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 40 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.830 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[4\]~5 27 COMB LAB_X26_Y22 2 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 15.830 ns; Loc. = LAB_X26_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[4\]~5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[3]~3 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 40 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.910 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[5\]~7 28 COMB LAB_X26_Y22 2 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 15.910 ns; Loc. = LAB_X26_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[5\]~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[4]~5 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 40 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.990 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[6\]~9 29 COMB LAB_X26_Y22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 15.990 ns; Loc. = LAB_X26_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[6\]~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[5]~7 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 40 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 16.070 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[7\]~11 30 COMB LAB_X26_Y22 2 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 16.070 ns; Loc. = LAB_X26_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[7\]~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[6]~9 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[7]~11 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 40 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 16.150 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[8\]~13 31 COMB LAB_X26_Y22 2 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 16.150 ns; Loc. = LAB_X26_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[8\]~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[7]~11 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[8]~13 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 40 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 16.230 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[9\]~15 32 COMB LAB_X26_Y22 2 " "Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 16.230 ns; Loc. = LAB_X26_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[9\]~15'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[8]~13 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[9]~15 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 40 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 16.310 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[10\]~17 33 COMB LAB_X26_Y22 1 " "Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 16.310 ns; Loc. = LAB_X26_Y22; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[10\]~17'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[9]~15 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[10]~17 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 40 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 16.768 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[11\]~18 34 COMB LAB_X26_Y22 23 " "Info: 34: + IC(0.000 ns) + CELL(0.458 ns) = 16.768 ns; Loc. = LAB_X26_Y22; Fanout = 23; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[11\]~18'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[10]~17 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[11]~18 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 40 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.177 ns) 17.443 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|StageOut\[121\]~168 35 COMB LAB_X26_Y22 2 " "Info: 35: + IC(0.498 ns) + CELL(0.177 ns) = 17.443 ns; Loc. = LAB_X26_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|StageOut\[121\]~168'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.675 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[11]~18 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[121]~168 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 102 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.495 ns) 18.999 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_11_result_int\[2\]~1 36 COMB LAB_X24_Y22 2 " "Info: 36: + IC(1.061 ns) + CELL(0.495 ns) = 18.999 ns; Loc. = LAB_X24_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_11_result_int\[2\]~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.556 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[121]~168 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_11_result_int[2]~1 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 45 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 19.079 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_11_result_int\[3\]~3 37 COMB LAB_X24_Y22 2 " "Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 19.079 ns; Loc. = LAB_X24_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_11_result_int\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_11_result_int[2]~1 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_11_result_int[3]~3 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 45 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 19.537 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_11_result_int\[4\]~4 38 COMB LAB_X24_Y22 1 " "Info: 38: + IC(0.000 ns) + CELL(0.458 ns) = 19.537 ns; Loc. = LAB_X24_Y22; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_11_result_int\[4\]~4'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_11_result_int[3]~3 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_11_result_int[4]~4 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 45 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.545 ns) 20.447 ns leap_year~10 39 COMB LAB_X23_Y22 1 " "Info: 39: + IC(0.365 ns) + CELL(0.545 ns) = 20.447 ns; Loc. = LAB_X23_Y22; Fanout = 1; COMB Node = 'leap_year~10'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.910 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_11_result_int[4]~4 leap_year~10 } "NODE_NAME" } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.178 ns) 21.357 ns leap_year~11 40 COMB LAB_X24_Y22 1 " "Info: 40: + IC(0.732 ns) + CELL(0.178 ns) = 21.357 ns; Loc. = LAB_X24_Y22; Fanout = 1; COMB Node = 'leap_year~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.910 ns" { leap_year~10 leap_year~11 } "NODE_NAME" } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 22.033 ns leap_year~12 41 COMB LAB_X24_Y22 1 " "Info: 41: + IC(0.354 ns) + CELL(0.322 ns) = 22.033 ns; Loc. = LAB_X24_Y22; Fanout = 1; COMB Node = 'leap_year~12'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.676 ns" { leap_year~11 leap_year~12 } "NODE_NAME" } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 22.709 ns leap_year~13 42 COMB LAB_X24_Y22 1 " "Info: 42: + IC(0.498 ns) + CELL(0.178 ns) = 22.709 ns; Loc. = LAB_X24_Y22; Fanout = 1; COMB Node = 'leap_year~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.676 ns" { leap_year~12 leap_year~13 } "NODE_NAME" } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.713 ns) + CELL(0.178 ns) 24.600 ns last_day_of_month~3 43 COMB LAB_X32_Y23 7 " "Info: 43: + IC(1.713 ns) + CELL(0.178 ns) = 24.600 ns; Loc. = LAB_X32_Y23; Fanout = 7; COMB Node = 'last_day_of_month~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.891 ns" { leap_year~13 last_day_of_month~3 } "NODE_NAME" } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 25.276 ns int_days~0 44 COMB LAB_X32_Y23 1 " "Info: 44: + IC(0.498 ns) + CELL(0.178 ns) = 25.276 ns; Loc. = LAB_X32_Y23; Fanout = 1; COMB Node = 'int_days~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.676 ns" { last_day_of_month~3 int_days~0 } "NODE_NAME" } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 25.952 ns int_days~1 45 COMB LAB_X32_Y23 1 " "Info: 45: + IC(0.354 ns) + CELL(0.322 ns) = 25.952 ns; Loc. = LAB_X32_Y23; Fanout = 1; COMB Node = 'int_days~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.676 ns" { int_days~0 int_days~1 } "NODE_NAME" } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 26.048 ns int_days\[0\] 46 REG LAB_X32_Y23 7 " "Info: 46: + IC(0.000 ns) + CELL(0.096 ns) = 26.048 ns; Loc. = LAB_X32_Y23; Fanout = 7; REG Node = 'int_days\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.096 ns" { int_days~1 int_days[0] } "NODE_NAME" } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.914 ns ( 41.90 % ) " "Info: Total cell delay = 10.914 ns ( 41.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.134 ns ( 58.10 % ) " "Info: Total interconnect delay = 15.134 ns ( 58.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "26.048 ns" { int_years[7] lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[2]~1 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[3]~3 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[4]~5 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[5]~7 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[6]~9 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[7]~10 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[76]~120 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[5]~7 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[6]~9 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[7]~11 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[8]~12 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[91]~187 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_8_result_int[8]~13 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_8_result_int[9]~14 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[99]~192 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[4]~5 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[5]~7 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[6]~9 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[7]~11 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[8]~13 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[9]~15 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[10]~16 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[109]~155 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[2]~1 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[3]~3 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[4]~5 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[5]~7 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[6]~9 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[7]~11 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[8]~13 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[9]~15 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[10]~17 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[11]~18 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[121]~168 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_11_result_int[2]~1 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_11_result_int[3]~3 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_11_result_int[4]~4 leap_year~10 leap_year~11 leap_year~12 leap_year~13 last_day_of_month~3 int_days~0 int_days~1 int_days[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X25_Y14 X37_Y27 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "21 " "Warning: Found 21 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Years\[0\] 0 " "Info: Pin \"Years\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Years\[1\] 0 " "Info: Pin \"Years\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Years\[2\] 0 " "Info: Pin \"Years\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Years\[3\] 0 " "Info: Pin \"Years\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Years\[4\] 0 " "Info: Pin \"Years\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Years\[5\] 0 " "Info: Pin \"Years\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Years\[6\] 0 " "Info: Pin \"Years\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Years\[7\] 0 " "Info: Pin \"Years\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Years\[8\] 0 " "Info: Pin \"Years\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Years\[9\] 0 " "Info: Pin \"Years\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Years\[10\] 0 " "Info: Pin \"Years\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Years\[11\] 0 " "Info: Pin \"Years\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Months\[0\] 0 " "Info: Pin \"Months\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Months\[1\] 0 " "Info: Pin \"Months\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Months\[2\] 0 " "Info: Pin \"Months\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Months\[3\] 0 " "Info: Pin \"Months\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Days\[0\] 0 " "Info: Pin \"Days\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Days\[1\] 0 " "Info: Pin \"Days\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Days\[2\] 0 " "Info: Pin \"Days\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Days\[3\] 0 " "Info: Pin \"Days\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Days\[4\] 0 " "Info: Pin \"Days\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "P:/DSDLabs/Lab4/g01_YMD_Counter.fit.smsg " "Info: Generated suppressed messages file P:/DSDLabs/Lab4/g01_YMD_Counter.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 42 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "359 " "Info: Peak virtual memory: 359 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 04 04:27:01 2014 " "Info: Processing ended: Fri Apr 04 04:27:01 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
