# Ram_verilog


Implement a 128 by 32 single-port RAM using Verilog. Register the read outputs (labeled q). 