<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="95" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library,Library/Basic Functions/Simulation; Debug and Verification,Project,Library/Basic Functions/Simulation; Debug and Verification/Debug and Performance,Library/Basic Functions" />
 <window width="949" height="1065" x="965" y="-17" />
 <generation path="_PROJECT_NAME_" simulation="VERILOG" />
</preferences>
