<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 237</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:21px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:18px;font-family:Times;color:#0860a8;}
	.ft04{font-size:18px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page237-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_7281d5ea06a5b67a237.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:775px;white-space:nowrap" class="ft00">Vol. 1&#160;10-1</p>
<p style="position:absolute;top:96px;left:699px;white-space:nowrap" class="ft01">CHAPTER 10</p>
<p style="position:absolute;top:120px;left:531px;white-space:nowrap" class="ft01">PROGRAMMING WITH INTEL®</p>
<p style="position:absolute;top:144px;left:367px;white-space:nowrap" class="ft01">STREAMING SIMD EXTENSIONS (INTEL® SSE)</p>
<p style="position:absolute;top:214px;left:68px;white-space:nowrap" class="ft05">The&#160;streaming&#160;SIMD&#160;extensions (SSE) were&#160;introduced into&#160;the IA-32 architecture in the&#160;Pentium&#160;III&#160;processor&#160;<br/>family. These&#160;extensions&#160;enhance the performance of IA-32 processors&#160;for advanced 2-D and 3-D&#160;graphics, motion&#160;<br/>video,&#160;image&#160;processing,&#160;speech recognition,&#160;audio&#160;synthesis, telephony,&#160;and&#160;video conferencing.&#160;<br/>This&#160;chapter describes&#160;SS<a href="o_7281d5ea06a5b67a-255.html">E. Chapter&#160;11, “Programming&#160;with&#160;Intel®&#160;Streaming&#160;SIMD&#160;Extensions&#160;2 (Intel® SSE2),”&#160;<br/></a>provides&#160;information&#160;to assist&#160;in writing application&#160;programs that use SSE2&#160;extensions.&#160;<a href="o_7281d5ea06a5b67a-281.html">Chapter 12,&#160;“Program-<br/>ming&#160;with&#160;Intel® SSE3, SSSE3, Intel®&#160;SSE4 and Intel®&#160;AESNI,” pro</a>vides this information&#160;for&#160;SSE3&#160;extensions.</p>
<p style="position:absolute;top:360px;left:68px;white-space:nowrap" class="ft03">10.1&#160;</p>
<p style="position:absolute;top:360px;left:147px;white-space:nowrap" class="ft03">OVERVIEW OF&#160;SSE EXTENSIONS</p>
<p style="position:absolute;top:396px;left:68px;white-space:nowrap" class="ft05">Intel&#160;MMX technology introduced single-instruction multiple-data (SIMD)&#160;capability into&#160;the IA-32 architecture,&#160;<br/>with&#160;the 64-bit&#160;MMX registers, 64-bit&#160;packed integer data types, and&#160;instructions&#160;that allowed SIMD&#160;operations&#160;to&#160;<br/>be performed on&#160;packed integers.&#160;SSE extensions&#160;expand&#160;the&#160;SIMD execution&#160;model by adding&#160;facilities&#160;for&#160;<br/>handling packed&#160;and scalar&#160;single-precision floating-point&#160;values contained in 128-bit&#160;registers.<br/>If&#160;CPUID.01H:EDX.SSE[bit&#160;25] = 1,&#160;SSE&#160;extensions&#160;are&#160;present.<br/>SSE extensions add the following features to the IA-32 architecture, while maintaining backward compatibility with&#160;<br/>all&#160;existing&#160;IA-32 processors, applications and&#160;operating systems.</p>
<p style="position:absolute;top:532px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:532px;left:93px;white-space:nowrap" class="ft05">Eight&#160;128-bit data registers (called&#160;XMM registers)&#160;in&#160;non-64-bit modes; sixteen XMM registers are available&#160;in&#160;<br/>64-bit mode.</p>
<p style="position:absolute;top:571px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:571px;left:93px;white-space:nowrap" class="ft02">The&#160;32-bit MXCSR register,&#160;which provides control&#160;and status bits for operations&#160;performed on XMM registers.</p>
<p style="position:absolute;top:593px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:594px;left:93px;white-space:nowrap" class="ft05">The 128-bit packed&#160;single-precision floating-point&#160;data&#160;type (four IEEE&#160;single-precision floating-point&#160;values&#160;<br/>packed&#160;into&#160;a double&#160;quadword).</p>
<p style="position:absolute;top:632px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:633px;left:93px;white-space:nowrap" class="ft06">Instructions&#160;that perform SIMD operations on&#160;single-precision&#160;floating-point values and that extend SIMD&#160;<br/>operations that&#160;can&#160;be&#160;performed on integers:<br/>—&#160;128-bit Packed and&#160;scalar single-precision&#160;floating-point&#160;instructions that operate&#160;on data&#160;located in MMX&#160;</p>
<p style="position:absolute;top:690px;left:119px;white-space:nowrap" class="ft02">registers</p>
<p style="position:absolute;top:714px;left:93px;white-space:nowrap" class="ft02">—&#160;64-bit SIMD&#160;integer instructions that&#160;support&#160;additional operations on&#160;packed integer operands&#160;located&#160;in&#160;</p>
<p style="position:absolute;top:730px;left:119px;white-space:nowrap" class="ft02">MMX registers</p>
<p style="position:absolute;top:752px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:753px;left:93px;white-space:nowrap" class="ft02">Instructions&#160;that save&#160;and&#160;restore&#160;the&#160;state&#160;of the&#160;MXCSR register.</p>
<p style="position:absolute;top:775px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:775px;left:93px;white-space:nowrap" class="ft05">Instructions that&#160;support explicit prefetching&#160;of&#160;data,&#160;control of the&#160;cacheability&#160;of data, and control the&#160;<br/>ordering of store operations.</p>
<p style="position:absolute;top:814px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:814px;left:93px;white-space:nowrap" class="ft02">Extensions to&#160;the CPUID instruction.&#160;</p>
<p style="position:absolute;top:838px;left:68px;white-space:nowrap" class="ft02">These features&#160;extend&#160;the IA-32 architecture’s&#160;SIMD&#160;programming&#160;model&#160;in four important&#160;ways:&#160;</p>
<p style="position:absolute;top:860px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:861px;left:93px;white-space:nowrap" class="ft05">The ability to&#160;perform SIMD&#160;operations on four packed&#160;single-precision floating-point&#160;values&#160;enhances&#160;the&#160;<br/>performance of IA-32 processors for advanced media&#160;and communications&#160;applications that use&#160;computation-<br/>intensive&#160;algorithms to&#160;perform repetitive&#160;operations&#160;on large arrays&#160;of&#160;simple, native data elements.&#160;</p>
<p style="position:absolute;top:916px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:916px;left:93px;white-space:nowrap" class="ft05">The ability to&#160;perform SIMD&#160;single-precision floating-point&#160;operations in XMM registers and SIMD&#160;integer&#160;<br/>operations in MMX registers provides greater flexibility&#160;and throughput for&#160;executing applications that operate&#160;<br/>on&#160;large arrays&#160;of&#160;floating-point&#160;and&#160;integer data.</p>
<p style="position:absolute;top:971px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:972px;left:93px;white-space:nowrap" class="ft05">Cache&#160;control instructions provide&#160;the&#160;ability to&#160;stream data in&#160;and out of&#160;XMM registers&#160;without polluting the&#160;<br/>caches&#160;and&#160;the ability&#160;to prefetch data to&#160;selected cache&#160;levels before it&#160;is actually&#160;used. Applications&#160;that&#160;<br/>require regular access&#160;to large&#160;amounts of&#160;data benefit&#160;from&#160;these prefetching and streaming store capabilities.&#160;</p>
<p style="position:absolute;top:1027px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:1027px;left:93px;white-space:nowrap" class="ft05">The SFENCE (store&#160;fence)&#160;instruction&#160;provides&#160;greater control&#160;over&#160;the ordering of&#160;store operations when using&#160;<br/>weakly-ordered memory types.</p>
</div>
</body>
</html>
