/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/fit_timer_v2_0_8
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap fit_timer_v2_0_8 /home/feilong/Storages/fpga/000_vivado_sim_linux32/fit_timer_v2_0_8
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work fit_timer_v2_0_8 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/fit_timer_v2_0_8/.cxl.vhdl.fit_timer_v2_0_8.fit_timer_v2_0_8.lin64.cmf
