$comment
	File created using the following command:
		vcd file odev.msim.vcd -direction
$end
$date
	Tue Dec 24 22:28:49 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module odev_vlg_vec_tst $end
$var reg 1 ! EN $end
$var reg 1 " WR $end
$var reg 1 # add0 $end
$var reg 1 $ add1 $end
$var reg 1 % clk $end
$var reg 1 & i0 $end
$var reg 1 ' i2 $end
$var reg 1 ( i3 $end
$var reg 1 ) i4 $end
$var reg 1 * i5 $end
$var reg 1 + i6 $end
$var reg 1 , i7 $end
$var reg 1 - i8 $end
$var wire 1 . out1 $end
$var wire 1 / out2 $end
$var wire 1 0 out3 $end
$var wire 1 1 out4 $end
$var wire 1 2 out5 $end
$var wire 1 3 out6 $end
$var wire 1 4 out7 $end
$var wire 1 5 out8 $end

$scope module i1 $end
$var wire 1 6 gnd $end
$var wire 1 7 vcc $end
$var wire 1 8 unknown $end
$var tri1 1 9 devclrn $end
$var tri1 1 : devpor $end
$var tri1 1 ; devoe $end
$var wire 1 < out1~output_o $end
$var wire 1 = out2~output_o $end
$var wire 1 > out3~output_o $end
$var wire 1 ? out4~output_o $end
$var wire 1 @ out5~output_o $end
$var wire 1 A out6~output_o $end
$var wire 1 B out7~output_o $end
$var wire 1 C out8~output_o $end
$var wire 1 D i0~input_o $end
$var wire 1 E clk~input_o $end
$var wire 1 F add1~input_o $end
$var wire 1 G WR~input_o $end
$var wire 1 H add0~input_o $end
$var wire 1 I dffd1|n4~0_combout $end
$var wire 1 J dffd1|n4~0clkctrl_outclk $end
$var wire 1 K dffd1|n4~1_combout $end
$var wire 1 L dffa1|n4~0_combout $end
$var wire 1 M dffa1|n4~0clkctrl_outclk $end
$var wire 1 N dffa1|n4~1_combout $end
$var wire 1 O EN~input_o $end
$var wire 1 P out1~1_combout $end
$var wire 1 Q out1~0_combout $end
$var wire 1 R dffb1|n4~0_combout $end
$var wire 1 S dffb1|n4~0clkctrl_outclk $end
$var wire 1 T dffb1|n4~1_combout $end
$var wire 1 U out1~2_combout $end
$var wire 1 V dffc1|n4~0_combout $end
$var wire 1 W dffc1|n4~0clkctrl_outclk $end
$var wire 1 X dffc1|n4~1_combout $end
$var wire 1 Y out1~3_combout $end
$var wire 1 Z out1~4_combout $end
$var wire 1 [ out1~5_combout $end
$var wire 1 \ i2~input_o $end
$var wire 1 ] dffd2|n4~0_combout $end
$var wire 1 ^ dffc2|n4~0_combout $end
$var wire 1 _ out2~1_combout $end
$var wire 1 ` dffb2|n4~0_combout $end
$var wire 1 a dffa2|n4~0_combout $end
$var wire 1 b out2~0_combout $end
$var wire 1 c out2~2_combout $end
$var wire 1 d i3~input_o $end
$var wire 1 e dffb3|n4~0_combout $end
$var wire 1 f dffa3|n4~0_combout $end
$var wire 1 g out3~0_combout $end
$var wire 1 h dffd3|n4~0_combout $end
$var wire 1 i dffc3|n4~0_combout $end
$var wire 1 j out3~1_combout $end
$var wire 1 k out3~2_combout $end
$var wire 1 l i4~input_o $end
$var wire 1 m dffa4|n4~0_combout $end
$var wire 1 n dffb4|n4~0_combout $end
$var wire 1 o out4~0_combout $end
$var wire 1 p dffd4|n4~0_combout $end
$var wire 1 q dffc4|n4~0_combout $end
$var wire 1 r out4~1_combout $end
$var wire 1 s out4~2_combout $end
$var wire 1 t i5~input_o $end
$var wire 1 u dffc5|n4~0_combout $end
$var wire 1 v out5~1_combout $end
$var wire 1 w dffd5|n4~0_combout $end
$var wire 1 x dffb5|n4~0_combout $end
$var wire 1 y dffa5|n4~0_combout $end
$var wire 1 z out5~0_combout $end
$var wire 1 { out5~2_combout $end
$var wire 1 | i6~input_o $end
$var wire 1 } dffd6|n4~0_combout $end
$var wire 1 ~ dffc6|n4~0_combout $end
$var wire 1 !! out6~1_combout $end
$var wire 1 "! dffb6|n4~0_combout $end
$var wire 1 #! dffa6|n4~0_combout $end
$var wire 1 $! out6~0_combout $end
$var wire 1 %! out6~2_combout $end
$var wire 1 &! i7~input_o $end
$var wire 1 '! dffd7|n4~0_combout $end
$var wire 1 (! dffc7|n4~0_combout $end
$var wire 1 )! out7~1_combout $end
$var wire 1 *! dffa7|n4~0_combout $end
$var wire 1 +! dffb7|n4~0_combout $end
$var wire 1 ,! out7~0_combout $end
$var wire 1 -! out7~2_combout $end
$var wire 1 .! i8~input_o $end
$var wire 1 /! dffd8|n4~0_combout $end
$var wire 1 0! dffc8|n4~0_combout $end
$var wire 1 1! out8~1_combout $end
$var wire 1 2! dffa8|n4~0_combout $end
$var wire 1 3! dffb8|n4~0_combout $end
$var wire 1 4! out8~0_combout $end
$var wire 1 5! out8~2_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
0#
0$
1%
1&
1'
1(
1)
1*
0+
0,
0-
1.
1/
10
11
12
03
04
05
06
17
x8
19
1:
1;
1<
1=
1>
1?
1@
0A
0B
0C
1D
1E
0F
0G
0H
0I
0J
xK
1L
1M
1N
1O
1P
0Q
0R
0S
xT
1U
0V
0W
xX
0Y
0Z
1[
1\
x]
x^
0_
x`
1a
1b
1c
1d
xe
1f
1g
xh
xi
0j
1k
1l
1m
xn
1o
xp
xq
0r
1s
1t
xu
0v
xw
xx
1y
1z
1{
0|
x}
x~
0!!
x"!
0#!
0$!
0%!
0&!
x'!
x(!
0)!
0*!
x+!
0,!
0-!
0.!
x/!
x0!
01!
02!
x3!
04!
05!
$end
#10000
0%
0E
0L
0M
#20000
1#
0&
0'
0(
1+
1,
1-
1%
1H
0D
0\
0d
1|
1&!
1.!
1E
1R
1Q
0P
1S
x4!
x,!
x$!
xz
xo
xg
xb
xU
13!
1+!
1"!
1x
1n
0e
0`
0T
14!
1,!
1$!
1z
1o
0g
0b
0U
x5!
x-!
x%!
x{
xs
xk
xc
x[
x<
x=
x>
x?
x@
xA
xB
xC
x5
x4
x3
x2
x1
x0
x/
x.
15!
1-!
1%!
1{
1s
0k
0c
0[
0<
0=
0>
1?
1@
1A
1B
1C
15
14
13
12
11
00
0/
0.
#30000
0%
0E
0R
0S
#40000
1"
0)
0*
0#
0+
0,
0-
1%
1G
0l
0t
0H
0|
0&!
0.!
1E
0Q
1P
04!
0,!
0$!
1g
1b
1U
05!
0-!
0%!
1k
1c
1[
1<
1=
1>
0A
0B
0C
05
04
03
10
1/
1.
#50000
0%
0E
#60000
1#
1%
1H
1E
1Q
0P
14!
1,!
1$!
0g
0b
0U
15!
1-!
1%!
0k
0c
0[
0<
0=
0>
1A
1B
1C
15
14
13
00
0/
0.
#70000
0%
0E
#80000
0"
0#
1%
0G
0H
1E
1L
0Q
1P
1M
04!
0,!
0$!
1g
1b
1U
0y
0m
0f
0a
0N
0z
0o
0g
0b
0U
05!
0-!
0%!
1k
1c
1[
1<
1=
1>
0A
0B
0C
05
04
03
10
1/
1.
0{
0s
0k
0c
0[
0<
0=
0>
0?
0@
02
01
00
0/
0.
#90000
0%
0E
0L
0M
#100000
