11:50:59 INFO  : Registering command handlers for SDK TCF services
11:51:00 INFO  : Launching XSCT server: xsct.bat -interactive C:\hdl_projects\multiboot\multiboot.sdk\temp_xsdb_launch_script.tcl
11:51:04 INFO  : XSCT server has started successfully.
11:51:04 INFO  : Successfully done setting XSCT server connection channel  
11:51:07 INFO  : Successfully done setting SDK workspace  
11:51:07 INFO  : Processing command line option -hwspec C:/hdl_projects/multiboot/multiboot.sdk/design_1_wrapper.hdf.
11:51:07 INFO  : ***** MYVIVADO is set to 'C:\Xilinx\Vivado\2017.4\patches\AR70530\vivado' *****
12:39:56 INFO  : Invoking Bootgen: bootgen -image golden_image.bif -arch zynq -o C:\hdl_projects\multiboot\multiboot.sdk\golden_image\bootimage\BOOT_gold.bin
12:39:56 INFO  : Creating new bif file C:\hdl_projects\multiboot\multiboot.sdk\golden_image\bootimage\golden_image.bif
12:39:58 INFO  : Bootgen command execution is done.
12:43:46 INFO  : Invoking Bootgen: bootgen -image update_app.bif -arch zynq -o C:\hdl_projects\multiboot\multiboot.sdk\update_app\bootimage\BOOT_update.bin
12:43:46 INFO  : Creating new bif file C:\hdl_projects\multiboot\multiboot.sdk\update_app\bootimage\update_app.bif
12:43:48 INFO  : Bootgen command execution is done.
13:14:21 INFO  : Invoking Bootgen: bootgen -image golden_image.bif -arch zynq -o C:\hdl_projects\multiboot\multiboot.sdk\golden_image\bootimage\BOOT.bin
13:14:24 INFO  : Bootgen command execution is done.
14:17:57 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1556629963755,  Project:1556621010049
14:17:57 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/hdl_projects/multiboot/multiboot.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:18:54 INFO  : Copied contents of C:/hdl_projects/multiboot/multiboot.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:19:02 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:19:08 INFO  : 
14:19:11 INFO  : 
14:19:14 INFO  : 
14:19:17 INFO  : 
14:19:18 INFO  : Updating hardware inferred compiler options for golden_fsbl.
14:19:18 INFO  : Updating hardware inferred compiler options for golden_image.
14:19:19 INFO  : Updating hardware inferred compiler options for update_app.
14:19:20 INFO  : Updating hardware inferred compiler options for update_fsbl.
14:19:20 INFO  : Clearing existing target manager status.
14:19:20 INFO  : Closing and re-opening the MSS file of ther project update_fsbl_bsp
14:19:21 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:19:30 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:26:52 INFO  : Invoking Bootgen: bootgen -image golden_image.bif -arch zynq -o C:\hdl_projects\multiboot\multiboot.sdk\golden_image\bootimage\BOOT.bin -w on
14:26:56 INFO  : Bootgen command execution is done.
15:27:14 INFO  : Launching XSCT server: xsct.bat -interactive C:\hdl_projects\multiboot\multiboot.sdk\temp_xsdb_launch_script.tcl
15:27:17 INFO  : XSCT server has started successfully.
15:27:17 INFO  : Successfully done setting XSCT server connection channel  
15:27:17 INFO  : Successfully done setting SDK workspace  
15:27:25 INFO  : Registering command handlers for SDK TCF services
15:27:25 INFO  : ***** MYVIVADO is set to 'C:\Xilinx\Vivado\2017.4\patches\AR70530\vivado' *****
15:27:25 INFO  : Processing command line option -hwspec C:/hdl_projects/multiboot/multiboot.sdk/design_1_wrapper.hdf.
15:27:25 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:38:10 INFO  : Invoking Bootgen: bootgen -image golden.bif -arch zynq -o C:\hdl_projects\multiboot\multiboot.sdk\golden\bootimage\BOOT.bin
15:38:10 INFO  : Creating new bif file C:\hdl_projects\multiboot\multiboot.sdk\golden\bootimage\golden.bif
15:38:12 INFO  : Bootgen command execution is done.
15:39:13 INFO  : Invoking Bootgen: bootgen -image updatable_image.bif -arch zynq -o C:\hdl_projects\multiboot\multiboot.sdk\updatable_image\bootimage\BOOT.bin
15:39:13 INFO  : Creating new bif file C:\hdl_projects\multiboot\multiboot.sdk\updatable_image\bootimage\updatable_image.bif
15:39:15 INFO  : Bootgen command execution is done.
15:40:02 INFO  : Invoking Bootgen: bootgen -image golden.bif -arch zynq -o C:\hdl_projects\multiboot\multiboot.sdk\golden\bootimage\BOOT.bin -w on
15:40:05 INFO  : Bootgen command execution is done.
15:40:14 INFO  : Invoking Bootgen: bootgen -image updatable_image.bif -arch zynq -o C:\hdl_projects\multiboot\multiboot.sdk\updatable_image\bootimage\BOOT.bin -w on
15:40:17 INFO  : Bootgen command execution is done.
16:04:16 INFO  : Registering command handlers for SDK TCF services
16:04:16 INFO  : Launching XSCT server: xsct.bat -interactive C:\hdl_projects\multiboot\multiboot.sdk\temp_xsdb_launch_script.tcl
16:04:21 INFO  : XSCT server has started successfully.
16:04:29 INFO  : Successfully done setting XSCT server connection channel  
16:04:30 INFO  : ***** MYVIVADO is set to 'C:\Xilinx\Vivado\2017.4\patches\AR70530\vivado' *****
16:04:30 INFO  : Successfully done setting SDK workspace  
16:05:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:07:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:23 INFO  : Jtag cable 'Digilent Zed 210248722849' is selected.
16:07:23 INFO  : 'jtag frequency' command is executed.
16:07:23 INFO  : Sourcing of 'C:/hdl_projects/multiboot/multiboot.sdk/zed_hw_platform/ps7_init.tcl' is done.
16:07:23 INFO  : Context for 'APU' is selected.
16:07:23 INFO  : System reset is completed.
16:07:26 INFO  : 'after 3000' command is executed.
16:07:26 INFO  : Context for 'APU' is selected.
16:07:26 INFO  : Hardware design information is loaded from 'C:/hdl_projects/multiboot/multiboot.sdk/zed_hw_platform/system.hdf'.
16:07:26 INFO  : 'configparams force-mem-access 1' command is executed.
16:07:26 INFO  : Context for 'APU' is selected.
16:07:27 INFO  : 'ps7_init' command is executed.
16:07:27 INFO  : 'ps7_post_config' command is executed.
16:07:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:27 INFO  : The application 'C:/hdl_projects/multiboot/multiboot.sdk/golden/Debug/golden.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:07:27 INFO  : 'configparams force-mem-access 0' command is executed.
16:07:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/multiboot/multiboot.sdk/zed_hw_platform/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722849"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722849"} -index 0
loadhw -hw C:/hdl_projects/multiboot/multiboot.sdk/zed_hw_platform/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722849"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248722849"} -index 0
dow C:/hdl_projects/multiboot/multiboot.sdk/golden/Debug/golden.elf
configparams force-mem-access 0
----------------End of Script----------------

16:07:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:27 INFO  : 'con' command is executed.
16:07:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248722849"} -index 0
con
----------------End of Script----------------

16:07:27 INFO  : Launch script is exported to file 'C:\hdl_projects\multiboot\multiboot.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_golden.elf_on_local.tcl'
16:33:26 INFO  : Disconnected from the channel tcfchan#1.
16:42:28 INFO  : Registering command handlers for SDK TCF services
16:42:28 INFO  : Launching XSCT server: xsct.bat -interactive C:\hdl_projects\multiboot\multiboot.sdk\temp_xsdb_launch_script.tcl
16:42:32 INFO  : XSCT server has started successfully.
16:42:35 INFO  : Successfully done setting XSCT server connection channel  
16:42:35 INFO  : ***** MYVIVADO is set to 'C:\Xilinx\Vivado\2017.4\patches\AR70530\vivado' *****
16:42:35 INFO  : Processing command line option -hwspec C:/hdl_projects/multiboot/multiboot.sdk/design_1_wrapper.hdf.
16:42:36 INFO  : Successfully done setting SDK workspace  
18:32:13 INFO  : Registering command handlers for SDK TCF services
18:32:14 INFO  : Launching XSCT server: xsct.bat -interactive C:\hdl_projects\multiboot\multiboot.sdk\temp_xsdb_launch_script.tcl
18:32:17 INFO  : XSCT server has started successfully.
18:32:17 INFO  : Successfully done setting XSCT server connection channel  
18:32:17 INFO  : Processing command line option -hwspec C:/hdl_projects/multiboot/multiboot.sdk/design_1_wrapper.hdf.
18:32:17 INFO  : ***** MYVIVADO is set to 'C:\Xilinx\Vivado\2017.4\patches\AR70530\vivado' *****
18:32:17 INFO  : Successfully done setting SDK workspace  
18:32:17 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:40:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249A06300" && level==0} -index 1' command is executed.
18:40:30 INFO  : 'fpga -state' command is executed.
18:40:34 INFO  : Memory regions updated for context APU
18:40:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:40:57 INFO  : Jtag cable 'Digilent JTAG-HS2 210249A06300' is selected.
18:40:57 INFO  : 'jtag frequency' command is executed.
18:40:57 INFO  : Sourcing of 'C:/hdl_projects/multiboot/multiboot.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:40:57 INFO  : Context for 'APU' is selected.
18:40:57 INFO  : System reset is completed.
18:41:00 INFO  : 'after 3000' command is executed.
18:41:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249A06300" && level==0} -index 1' command is executed.
18:41:04 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/multiboot/multiboot.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:41:04 INFO  : Context for 'APU' is selected.
18:41:04 INFO  : Hardware design information is loaded from 'C:/hdl_projects/multiboot/multiboot.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:41:04 INFO  : 'configparams force-mem-access 1' command is executed.
18:41:04 INFO  : Context for 'APU' is selected.
18:41:04 INFO  : 'ps7_init' command is executed.
18:41:04 INFO  : 'ps7_post_config' command is executed.
18:41:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:05 INFO  : The application 'C:/hdl_projects/multiboot/multiboot.sdk/golden/Debug/golden.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:41:05 INFO  : 'configparams force-mem-access 0' command is executed.
18:41:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/multiboot/multiboot.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 210249A06300"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249A06300" && level==0} -index 1
fpga -file C:/hdl_projects/multiboot/multiboot.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 210249A06300"} -index 0
loadhw -hw C:/hdl_projects/multiboot/multiboot.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 210249A06300"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 210249A06300"} -index 0
dow C:/hdl_projects/multiboot/multiboot.sdk/golden/Debug/golden.elf
configparams force-mem-access 0
----------------End of Script----------------

18:41:05 INFO  : Memory regions updated for context APU
18:41:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:05 INFO  : 'con' command is executed.
18:41:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 210249A06300"} -index 0
con
----------------End of Script----------------

18:41:05 INFO  : Launch script is exported to file 'C:\hdl_projects\multiboot\multiboot.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_golden.elf_on_local.tcl'
18:41:39 INFO  : Disconnected from the channel tcfchan#1.
18:41:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:41:41 INFO  : Jtag cable 'Digilent JTAG-HS2 210249A06300' is selected.
18:41:41 INFO  : 'jtag frequency' command is executed.
18:41:41 INFO  : Sourcing of 'C:/hdl_projects/multiboot/multiboot.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:41:41 INFO  : Context for 'APU' is selected.
18:41:41 INFO  : System reset is completed.
18:41:44 INFO  : 'after 3000' command is executed.
18:41:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249A06300" && level==0} -index 1' command is executed.
18:41:47 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/multiboot/multiboot.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:41:47 INFO  : Context for 'APU' is selected.
18:41:50 INFO  : Hardware design information is loaded from 'C:/hdl_projects/multiboot/multiboot.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:41:50 INFO  : 'configparams force-mem-access 1' command is executed.
18:41:50 INFO  : Context for 'APU' is selected.
18:41:51 INFO  : 'ps7_init' command is executed.
18:41:51 INFO  : 'ps7_post_config' command is executed.
18:41:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:51 INFO  : The application 'C:/hdl_projects/multiboot/multiboot.sdk/golden/Debug/golden.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:41:51 INFO  : 'configparams force-mem-access 0' command is executed.
18:41:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/multiboot/multiboot.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 210249A06300"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249A06300" && level==0} -index 1
fpga -file C:/hdl_projects/multiboot/multiboot.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 210249A06300"} -index 0
loadhw -hw C:/hdl_projects/multiboot/multiboot.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 210249A06300"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 210249A06300"} -index 0
dow C:/hdl_projects/multiboot/multiboot.sdk/golden/Debug/golden.elf
configparams force-mem-access 0
----------------End of Script----------------

18:41:51 INFO  : Memory regions updated for context APU
18:41:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:51 INFO  : 'con' command is executed.
18:41:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 210249A06300"} -index 0
con
----------------End of Script----------------

18:41:51 INFO  : Launch script is exported to file 'C:\hdl_projects\multiboot\multiboot.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_golden.elf_on_local.tcl'
18:42:02 INFO  : Invoking Bootgen: bootgen -image golden.bif -arch zynq -o C:\hdl_projects\multiboot\multiboot.sdk\golden\bootimage\BOOT.bin
18:42:02 INFO  : Creating new bif file C:\hdl_projects\multiboot\multiboot.sdk\golden\bootimage\golden.bif
18:42:04 INFO  : Bootgen command execution is done.
18:52:31 INFO  : Invoking Bootgen: bootgen -image golden.bif -arch zynq -o C:\hdl_projects\multiboot\multiboot.sdk\golden\bootimage\BOOT.bin -w on
18:52:34 INFO  : Bootgen command execution is done.
19:11:55 INFO  : Connected to target on host '192.168.1.178' and port '3121'.
19:46:25 INFO  : Invoking Bootgen: bootgen -image golden.bif -arch zynq -o C:\hdl_projects\multiboot\multiboot.sdk\golden\bootimage\BOOT.bin -w on
19:46:28 INFO  : Bootgen command execution is done.
19:46:57 INFO  : Invoking Bootgen: bootgen -image update.bif -arch zynq -o C:\hdl_projects\multiboot\multiboot.sdk\update\bootimage\BOOT.bin
19:46:57 INFO  : Creating new bif file C:\hdl_projects\multiboot\multiboot.sdk\update\bootimage\update.bif
19:46:59 INFO  : Bootgen command execution is done.
19:56:17 INFO  : Invoking Bootgen: bootgen -image update.bif -arch zynq -o C:\hdl_projects\multiboot\multiboot.sdk\update\bootimage\BOOT.bin -w on
19:56:19 INFO  : Bootgen command execution is done.
20:00:12 INFO  : Invoking Bootgen: bootgen -image update.bif -arch zynq -o C:\hdl_projects\multiboot\multiboot.sdk\update\bootimage\BOOT.bin -w on
20:00:15 INFO  : Bootgen command execution is done.
21:00:37 INFO  : Invoking Bootgen: bootgen -image golden.bif -arch zynq -o C:\hdl_projects\multiboot\multiboot.sdk\golden\bootimage\BOOT.bin -w on
21:00:40 INFO  : Bootgen command execution is done.
21:16:56 INFO  : Invoking Bootgen: bootgen -image update.bif -arch zynq -o C:\hdl_projects\multiboot\multiboot.sdk\update\bootimage\BOOT.bin -w on
21:16:59 INFO  : Bootgen command execution is done.
