// Seed: 752287537
module module_0 (
    output logic id_0,
    input id_1,
    output id_2,
    output id_3,
    input id_4,
    input id_5,
    input logic id_6,
    input id_7,
    input id_8,
    output logic id_9,
    output id_10,
    input logic id_11,
    output logic id_12,
    input id_13,
    input logic id_14,
    input id_15,
    input logic id_16,
    output id_17
);
  assign id_2 = id_1[1 : (1'b0)] - id_5[1];
  logic id_18 = 1;
  always @(posedge 1) id_3 <= 1;
endmodule
module module_1 (
    output id_0,
    input  id_1
);
  assign id_3 = id_1;
  logic id_18;
  assign id_12 = id_15;
  logic id_19;
  logic id_20;
  defparam id_21.id_22 = id_8;
endmodule
