# Compile of ProgramCode.vhd failed with 3 errors.
# Compile of ALU.vhd was successful.
# Compile of ClockDividerModule.vhd was successful.
# Compile of CU.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of MiniCPUTb.vhd was successful.
# Compile of Numpad.vhd was successful.
# 7 compiles, 1 failed with 3 errors.
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ALU
# -- Loading entity Numpad
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Numpad.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Numpad
# -- Compiling architecture rtl of Numpad
# 
# 
# 7 compiles, 0 failed with no errors.
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ALU
# -- Loading entity Numpad
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Numpad.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Numpad
# -- Compiling architecture rtl of Numpad
# 
# 
# 7 compiles, 0 failed with no errors.
vsim -gui work.minicputb
# vsim -gui work.minicputb 
# Start time: 11:16:52 on Apr 08,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.minicputb(sim)
# Loading work.alu(rtl)
# Loading work.numpad(rtl)
# Loading work.clockdividermodule(sim)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
add wave -position insertpoint  \
sim:/minicputb/i_Memory/REG
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Note: Tom cyklus
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1400 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 6150 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 6150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 6200 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 6250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 6950 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 6950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 7 sec  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 7050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 7750 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 7750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 7800 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 7850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 8150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 8550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 8550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 8600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 8650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 8950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 9350 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 9350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 9400 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 9450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 9750 ms  Iteration: 1  Instance: /minicputb/i_CU
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ALU
# -- Loading entity Numpad
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Numpad.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Numpad
# -- Compiling architecture rtl of Numpad
# 
# 
# 7 compiles, 0 failed with no errors.
restart
# Loading work.minicputb(sim)
# Loading work.alu(rtl)
# Loading work.numpad(rtl)
# Loading work.clockdividermodule(sim)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Note: Tom cyklus
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1400 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 6150 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 6150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 6200 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 6250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 6950 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 6950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 7 sec  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 7050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 7750 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 7750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 7800 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 7850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 8150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 8550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 8550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 8600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 8650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 8950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 9350 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 9350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 9400 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 9450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 9750 ms  Iteration: 1  Instance: /minicputb/i_CU
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# ** Error: C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ProgramCode.vhd(26): String literal has a character 'â' not in the enumeration type ieee.std_logic_1164.STD_LOGIC.
# ** Error (suppressible): C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ProgramCode.vhd(26): (vcom-1272) Length of expected is 32; length of actual is 38.
# ** Error: C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ProgramCode.vhd(37): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ALU
# -- Loading entity Numpad
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Numpad.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Numpad
# -- Compiling architecture rtl of Numpad
# 
# 
# 7 compiles, 1 failed with 3 errors.
restart
# Loading work.minicputb(sim)
# Loading work.alu(rtl)
# Loading work.numpad(rtl)
# Loading work.clockdividermodule(sim)
# Loading work.cu(rtl)
# Loading work.memory(rtl)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Note: Tom cyklus
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1400 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 6150 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 6150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 6200 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 6250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 6950 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 6950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 7 sec  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 7050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 7750 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 7750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 7800 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 7850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 8150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 8550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 8550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 8600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 8650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 8950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 9350 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 9350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 9400 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 9450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 9750 ms  Iteration: 1  Instance: /minicputb/i_CU
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# ** Error: C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ProgramCode.vhd(26): String literal has a character 'â' not in the enumeration type ieee.std_logic_1164.STD_LOGIC.
# ** Error (suppressible): C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ProgramCode.vhd(26): (vcom-1272) Length of expected is 32; length of actual is 38.
# ** Error: C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ProgramCode.vhd(37): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ALU
# -- Loading entity Numpad
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Numpad.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Numpad
# -- Compiling architecture rtl of Numpad
# 
# 
# 7 compiles, 1 failed with 3 errors.
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# ** Error: C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ProgramCode.vhd(26): String literal has a character 'â' not in the enumeration type ieee.std_logic_1164.STD_LOGIC.
# ** Error (suppressible): C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ProgramCode.vhd(26): (vcom-1272) Length of expected is 32; length of actual is 35.
# ** Error: C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ProgramCode.vhd(37): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ALU
# -- Loading entity Numpad
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Numpad.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Numpad
# -- Compiling architecture rtl of Numpad
# 
# 
# 7 compiles, 1 failed with 3 errors.
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ALU
# -- Loading entity Numpad
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Numpad.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Numpad
# -- Compiling architecture rtl of Numpad
# 
# 
# 7 compiles, 0 failed with no errors.
restart
# Loading work.minicputb(sim)
# Loading work.alu(rtl)
# Loading work.numpad(rtl)
# Loading work.clockdividermodule(sim)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Note: Tom cyklus
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1400 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 6950 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 6950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 7 sec  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 7050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 7750 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 7750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 7800 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 7850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 8150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 8550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 8550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 8600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 8650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 8950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 9350 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 9350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 9400 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 9450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 9750 ms  Iteration: 1  Instance: /minicputb/i_CU
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ALU
# -- Loading entity Numpad
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Numpad.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Numpad
# -- Compiling architecture rtl of Numpad
# 
# 
# 7 compiles, 0 failed with no errors.
restart
# Loading work.minicputb(sim)
# Loading work.alu(rtl)
# Loading work.numpad(rtl)
# Loading work.clockdividermodule(sim)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Note: Tom cyklus
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1400 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 6950 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 6950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 7 sec  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 7050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 7750 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 7750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 7800 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 7850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 8150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 8550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 8550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 8600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 8650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 8950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 9350 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 9350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 9400 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 9450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 9750 ms  Iteration: 1  Instance: /minicputb/i_CU
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# ** Error: C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd(46): (vcom-1581) No feasible entries for infix operator '/'.
# ** Error: C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd(46): Type error resolving infix expression "/" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd(54): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ALU
# -- Loading entity Numpad
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Numpad.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Numpad
# -- Compiling architecture rtl of Numpad
# 
# 
# 7 compiles, 1 failed with 3 errors.
restart
# Loading work.minicputb(sim)
# Loading work.numpad(rtl)
# Loading work.clockdividermodule(sim)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Note: Tom cyklus
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1400 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 6950 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 6950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 7 sec  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 7050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 7750 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 7750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 7800 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 7850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 8150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 8550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 8550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 8600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 8650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 8950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 9350 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 9350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 9400 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 9450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 9750 ms  Iteration: 1  Instance: /minicputb/i_CU
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# ** Error: C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd(46): (vcom-1581) No feasible entries for infix operator '/'.
# ** Error: C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd(46): Type error resolving infix expression "/" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd(54): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ALU
# -- Loading entity Numpad
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Numpad.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Numpad
# -- Compiling architecture rtl of Numpad
# 
# 
# 7 compiles, 1 failed with 3 errors.
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ALU
# -- Loading entity Numpad
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Numpad.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Numpad
# -- Compiling architecture rtl of Numpad
# 
# 
# 7 compiles, 0 failed with no errors.
restart
# Loading work.minicputb(sim)
# Loading work.alu(rtl)
# Loading work.numpad(rtl)
# Loading work.clockdividermodule(sim)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Note: Tom cyklus
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1400 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 7750 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 7750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 7800 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 7850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 8150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 8550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 8550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 8600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 8650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 8950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 9350 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 9350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 9400 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 9450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 9750 ms  Iteration: 1  Instance: /minicputb/i_CU
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ALU
# -- Loading entity Numpad
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Numpad.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Numpad
# -- Compiling architecture rtl of Numpad
# 
# 
# 7 compiles, 0 failed with no errors.
restart
# Loading work.minicputb(sim)
# Loading work.alu(rtl)
# Loading work.numpad(rtl)
# Loading work.clockdividermodule(sim)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Note: Tom cyklus
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1400 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 6850 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 6850 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ERROR!
#    Time: 6850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 7150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 7350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 7750 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 7750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 7800 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 7850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 8150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 8550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 8550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 8600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 8650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 8950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 9350 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 9350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 9400 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 9450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 9750 ms  Iteration: 1  Instance: /minicputb/i_CU
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# ** Warning: C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd(53): (vcom-1272) Length of expected is 8; length of actual is 16.
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ALU
# -- Loading entity Numpad
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Numpad.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Numpad
# -- Compiling architecture rtl of Numpad
# 
# 
# 7 compiles, 0 failed with no errors.
restart
# Loading work.minicputb(sim)
# Loading work.alu(rtl)
# Loading work.numpad(rtl)
# Loading work.clockdividermodule(sim)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Note: Tom cyklus
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1400 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 6850 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 6850 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ERROR!
#    Time: 6850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 7150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 7350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 7750 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 7750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 7800 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 7850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 8150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 8550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 8550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 8600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 8650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 8950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 9350 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 9350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 9400 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 9450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 9750 ms  Iteration: 1  Instance: /minicputb/i_CU
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# ** Warning: C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd(53): (vcom-1272) Length of expected is 8; length of actual is 16.
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ALU
# -- Loading entity Numpad
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Numpad.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Numpad
# -- Compiling architecture rtl of Numpad
# 
# 
# 7 compiles, 0 failed with no errors.
restart
# Loading work.minicputb(sim)
# Loading work.alu(rtl)
# Loading work.numpad(rtl)
# Loading work.clockdividermodule(sim)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Note: Tom cyklus
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1400 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 8 (7 downto 0). Right is 16 (15 downto 0).
#    Time: 7750 ms  Iteration: 1  Process: /minicputb/i_ALU/line__27 File: C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd
# Fatal error in Process line__27 at C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd line 53
# 
# HDL call sequence:
# Stopped at C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd 53 Process line__27
# 
restart
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Note: Tom cyklus
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1400 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 8 (7 downto 0). Right is 16 (15 downto 0).
#    Time: 7750 ms  Iteration: 1  Process: /minicputb/i_ALU/line__27 File: C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd
# Fatal error in Process line__27 at C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd line 53
# 
# HDL call sequence:
# Stopped at C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd 53 Process line__27
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd 53 Process line__27
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd 53 Process line__27
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd 53 Process line__27
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd 53 Process line__27
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd 53 Process line__27
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd 53 Process line__27
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd 53 Process line__27
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd 53 Process line__27
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd 53 Process line__27
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd 53 Process line__27
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd 53 Process line__27
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# ** Warning: C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd(53): (vcom-1272) Length of expected is 8; length of actual is 16.
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ALU
# -- Loading entity Numpad
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Numpad.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Numpad
# -- Compiling architecture rtl of Numpad
# 
# 
# 7 compiles, 0 failed with no errors.
restart
# Loading work.minicputb(sim)
# Loading work.alu(rtl)
# Loading work.numpad(rtl)
# Loading work.clockdividermodule(sim)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Note: Tom cyklus
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1400 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 8 (7 downto 0). Right is 16 (15 downto 0).
#    Time: 7750 ms  Iteration: 1  Process: /minicputb/i_ALU/line__27 File: C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd
# Fatal error in Process line__27 at C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd line 53
# 
# HDL call sequence:
# Stopped at C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd 53 Process line__27
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# ** Warning: C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd(54): (vcom-1272) Length of expected is 8; length of actual is 16.
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ALU
# -- Loading entity Numpad
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Numpad.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Numpad
# -- Compiling architecture rtl of Numpad
# 
# 
# 7 compiles, 0 failed with no errors.
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# ** Warning: C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd(54): (vcom-1272) Length of expected is 8; length of actual is 16.
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ALU
# -- Loading entity Numpad
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Numpad.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Numpad
# -- Compiling architecture rtl of Numpad
# 
# 
# 7 compiles, 0 failed with no errors.
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# ** Error: C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd(53): Type conversion (to ieee.std_logic_1164.STD_LOGIC_VECTOR) conflicts with expected type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd(54): Signal "multiReg" is type ieee.NUMERIC_STD.UNSIGNED; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd(53): (vcom-1272) Length of expected is 8; length of actual is 16.
# ** Error: C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd(62): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ALU
# -- Loading entity Numpad
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Numpad.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Numpad
# -- Compiling architecture rtl of Numpad
# 
# 
# 7 compiles, 1 failed with 3 errors.
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# ** Warning: C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd(53): (vcom-1272) Length of expected is 8; length of actual is 16.
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ALU
# -- Loading entity Numpad
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Numpad.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Numpad
# -- Compiling architecture rtl of Numpad
# 
# 
# 7 compiles, 0 failed with no errors.
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# ** Warning: C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd(54): (vcom-1272) Length of expected is 8; length of actual is 16.
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ALU
# -- Loading entity Numpad
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Numpad.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Numpad
# -- Compiling architecture rtl of Numpad
# 
# 
# 7 compiles, 0 failed with no errors.
restart
# Loading work.minicputb(sim)
# Loading work.alu(rtl)
# Loading work.numpad(rtl)
# Loading work.clockdividermodule(sim)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Note: Tom cyklus
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1400 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 8 (7 downto 0). Right is 16 (15 downto 0).
#    Time: 7750 ms  Iteration: 1  Process: /minicputb/i_ALU/line__27 File: C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd
# Fatal error in Process line__27 at C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd line 54
# 
# HDL call sequence:
# Stopped at C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd 54 Process line__27
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ALU
# -- Loading entity Numpad
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Numpad.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Numpad
# -- Compiling architecture rtl of Numpad
# 
# 
# 7 compiles, 0 failed with no errors.
restart
# Loading work.minicputb(sim)
# Loading work.alu(rtl)
# Loading work.numpad(rtl)
# Loading work.clockdividermodule(sim)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Note: Tom cyklus
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1400 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 8150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 8550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 8550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 8600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 8650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 8950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 9350 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 9350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 9400 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 9450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 9750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 10150 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 10150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 10200 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 10250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 10550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 10950 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 10950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 11 sec  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 11050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 11350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 11750 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 11750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 11800 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 11850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 12150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 12550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 12550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 12600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 12650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 12950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 13350 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 13350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 13400 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 13450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 13750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 14150 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 14150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 14200 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 14250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 14550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 14950 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 14950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 15 sec  Iteration: 1  Instance: /minicputb/i_ALU
