{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 25 14:53:11 2011 " "Info: Processing started: Fri Nov 25 14:53:11 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off consumo_combustivel -c consumo_combustivel " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off consumo_combustivel -c consumo_combustivel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "expoente.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file expoente.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 expoente-func " "Info: Found design unit 1: expoente-func" {  } { { "expoente.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/expoente.vhd" 61 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 expoente " "Info: Found entity 1: expoente" {  } { { "expoente.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/expoente.vhd" 50 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-func " "Info: Found design unit 1: fsm-func" {  } { { "fsm.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/fsm.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Info: Found entity 1: fsm" {  } { { "fsm.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/fsm.vhd" 58 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_control.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file input_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input_control-func " "Info: Found design unit 1: input_control-func" {  } { { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 66 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 input_control " "Info: Found entity 1: input_control" {  } { { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 55 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file multiplicador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplicador-func " "Info: Found design unit 1: multiplicador-func" {  } { { "multiplicador.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/multiplicador.vhd" 64 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 multiplicador " "Info: Found entity 1: multiplicador" {  } { { "multiplicador.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/multiplicador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_8-func " "Info: Found design unit 1: reg_8-func" {  } { { "reg_8.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/reg_8.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_8 " "Info: Found entity 1: reg_8" {  } { { "reg_8.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/reg_8.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_16-func " "Info: Found design unit 1: reg_16-func" {  } { { "reg_16.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/reg_16.vhd" 63 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_16 " "Info: Found entity 1: reg_16" {  } { { "reg_16.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/reg_16.vhd" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-func " "Info: Found design unit 1: somador-func" {  } { { "somador.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/somador.vhd" 42 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Info: Found entity 1: somador" {  } { { "somador.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/somador.vhd" 33 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "consumo_combustivel.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file consumo_combustivel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 consumo_combustivel-func " "Info: Found design unit 1: consumo_combustivel-func" {  } { { "consumo_combustivel.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/consumo_combustivel.vhd" 59 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 consumo_combustivel " "Info: Found entity 1: consumo_combustivel" {  } { { "consumo_combustivel.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/consumo_combustivel.vhd" 49 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "consumo_combustivel " "Info: Elaborating entity \"consumo_combustivel\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:FSM_COMPONENT " "Info: Elaborating entity \"fsm\" for hierarchy \"fsm:FSM_COMPONENT\"" {  } { { "consumo_combustivel.vhd" "FSM_COMPONENT" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/consumo_combustivel.vhd" 93 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "argument_aux fsm.vhd(175) " "Warning (10492): VHDL Process Statement warning at fsm.vhd(175): signal \"argument_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/fsm.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicador multiplicador:MULTIPLICADOR_COMPONENT " "Info: Elaborating entity \"multiplicador\" for hierarchy \"multiplicador:MULTIPLICADOR_COMPONENT\"" {  } { { "consumo_combustivel.vhd" "MULTIPLICADOR_COMPONENT" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/consumo_combustivel.vhd" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_control multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT " "Info: Elaborating entity \"input_control\" for hierarchy \"multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\"" {  } { { "multiplicador.vhd" "INPUT" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/multiplicador.vhd" 116 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst input_control.vhd(70) " "Warning (10492): VHDL Process Statement warning at input_control.vhd(70): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "arguments input_control.vhd(74) " "Warning (10492): VHDL Process Statement warning at input_control.vhd(74): signal \"arguments\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q input_control.vhd(68) " "Warning (10631): VHDL Process Statement warning at input_control.vhd(68): inferring latch(es) for signal or variable \"q\", which holds its previous value in one or more paths through the process" {  } { { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "l1 input_control.vhd(68) " "Warning (10631): VHDL Process Statement warning at input_control.vhd(68): inferring latch(es) for signal or variable \"l1\", which holds its previous value in one or more paths through the process" {  } { { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s1 input_control.vhd(68) " "Warning (10631): VHDL Process Statement warning at input_control.vhd(68): inferring latch(es) for signal or variable \"s1\", which holds its previous value in one or more paths through the process" {  } { { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "l2 input_control.vhd(68) " "Warning (10631): VHDL Process Statement warning at input_control.vhd(68): inferring latch(es) for signal or variable \"l2\", which holds its previous value in one or more paths through the process" {  } { { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "shift input_control.vhd(68) " "Warning (10631): VHDL Process Statement warning at input_control.vhd(68): inferring latch(es) for signal or variable \"shift\", which holds its previous value in one or more paths through the process" {  } { { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "n1 input_control.vhd(68) " "Warning (10631): VHDL Process Statement warning at input_control.vhd(68): inferring latch(es) for signal or variable \"n1\", which holds its previous value in one or more paths through the process" {  } { { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n1 input_control.vhd(68) " "Info (10041): Inferred latch for \"n1\" at input_control.vhd(68)" {  } { { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift input_control.vhd(68) " "Info (10041): Inferred latch for \"shift\" at input_control.vhd(68)" {  } { { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l2 input_control.vhd(68) " "Info (10041): Inferred latch for \"l2\" at input_control.vhd(68)" {  } { { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1 input_control.vhd(68) " "Info (10041): Inferred latch for \"s1\" at input_control.vhd(68)" {  } { { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1 input_control.vhd(68) " "Info (10041): Inferred latch for \"l1\" at input_control.vhd(68)" {  } { { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] input_control.vhd(68) " "Info (10041): Inferred latch for \"q\[0\]\" at input_control.vhd(68)" {  } { { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] input_control.vhd(68) " "Info (10041): Inferred latch for \"q\[1\]\" at input_control.vhd(68)" {  } { { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] input_control.vhd(68) " "Info (10041): Inferred latch for \"q\[2\]\" at input_control.vhd(68)" {  } { { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] input_control.vhd(68) " "Info (10041): Inferred latch for \"q\[3\]\" at input_control.vhd(68)" {  } { { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] input_control.vhd(68) " "Info (10041): Inferred latch for \"q\[4\]\" at input_control.vhd(68)" {  } { { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] input_control.vhd(68) " "Info (10041): Inferred latch for \"q\[5\]\" at input_control.vhd(68)" {  } { { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] input_control.vhd(68) " "Info (10041): Inferred latch for \"q\[6\]\" at input_control.vhd(68)" {  } { { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] input_control.vhd(68) " "Info (10041): Inferred latch for \"q\[7\]\" at input_control.vhd(68)" {  } { { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8 multiplicador:MULTIPLICADOR_COMPONENT\|reg_8:REG8 " "Info: Elaborating entity \"reg_8\" for hierarchy \"multiplicador:MULTIPLICADOR_COMPONENT\|reg_8:REG8\"" {  } { { "multiplicador.vhd" "REG8" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/multiplicador.vhd" 117 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_16 multiplicador:MULTIPLICADOR_COMPONENT\|reg_16:REG16 " "Info: Elaborating entity \"reg_16\" for hierarchy \"multiplicador:MULTIPLICADOR_COMPONENT\|reg_16:REG16\"" {  } { { "multiplicador.vhd" "REG16" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/multiplicador.vhd" 118 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "exp_aux reg_16.vhd(97) " "Warning (10492): VHDL Process Statement warning at reg_16.vhd(97): signal \"exp_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_16.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/reg_16.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux reg_16.vhd(98) " "Warning (10492): VHDL Process Statement warning at reg_16.vhd(98): signal \"aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_16.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/reg_16.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador multiplicador:MULTIPLICADOR_COMPONENT\|somador:SUM " "Info: Elaborating entity \"somador\" for hierarchy \"multiplicador:MULTIPLICADOR_COMPONENT\|somador:SUM\"" {  } { { "multiplicador.vhd" "SUM" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/multiplicador.vhd" 119 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "expoente expoente:EXPOENTE_COMPONENT " "Info: Elaborating entity \"expoente\" for hierarchy \"expoente:EXPOENTE_COMPONENT\"" {  } { { "consumo_combustivel.vhd" "EXPOENTE_COMPONENT" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/consumo_combustivel.vhd" 95 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux expoente.vhd(77) " "Warning (10492): VHDL Process Statement warning at expoente.vhd(77): signal \"aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "expoente.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/expoente.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|q\[7\] " "Warning: Latch multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|q\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FSM_COMPONENT\|actual_step.desloca_mantissa " "Warning: Ports D and ENA on the latch are fed by the same signal fsm:FSM_COMPONENT\|actual_step.desloca_mantissa" {  } { { "fsm.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/fsm.vhd" 78 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 68 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|q\[0\] " "Warning: Latch multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|q\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FSM_COMPONENT\|actual_step.desloca_mantissa " "Warning: Ports D and ENA on the latch are fed by the same signal fsm:FSM_COMPONENT\|actual_step.desloca_mantissa" {  } { { "fsm.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/fsm.vhd" 78 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 68 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|q\[1\] " "Warning: Latch multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|q\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FSM_COMPONENT\|actual_step.desloca_mantissa " "Warning: Ports D and ENA on the latch are fed by the same signal fsm:FSM_COMPONENT\|actual_step.desloca_mantissa" {  } { { "fsm.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/fsm.vhd" 78 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 68 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|q\[2\] " "Warning: Latch multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|q\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FSM_COMPONENT\|actual_step.desloca_mantissa " "Warning: Ports D and ENA on the latch are fed by the same signal fsm:FSM_COMPONENT\|actual_step.desloca_mantissa" {  } { { "fsm.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/fsm.vhd" 78 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 68 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|q\[3\] " "Warning: Latch multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|q\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FSM_COMPONENT\|actual_step.desloca_mantissa " "Warning: Ports D and ENA on the latch are fed by the same signal fsm:FSM_COMPONENT\|actual_step.desloca_mantissa" {  } { { "fsm.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/fsm.vhd" 78 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 68 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|q\[4\] " "Warning: Latch multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|q\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FSM_COMPONENT\|actual_step.desloca_mantissa " "Warning: Ports D and ENA on the latch are fed by the same signal fsm:FSM_COMPONENT\|actual_step.desloca_mantissa" {  } { { "fsm.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/fsm.vhd" 78 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 68 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|q\[5\] " "Warning: Latch multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|q\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FSM_COMPONENT\|actual_step.desloca_mantissa " "Warning: Ports D and ENA on the latch are fed by the same signal fsm:FSM_COMPONENT\|actual_step.desloca_mantissa" {  } { { "fsm.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/fsm.vhd" 78 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 68 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|q\[6\] " "Warning: Latch multiplicador:MULTIPLICADOR_COMPONENT\|input_control:INPUT\|q\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FSM_COMPONENT\|actual_step.desloca_mantissa " "Warning: Ports D and ENA on the latch are fed by the same signal fsm:FSM_COMPONENT\|actual_step.desloca_mantissa" {  } { { "fsm.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/fsm.vhd" 78 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "input_control.vhd" "" { Text "C:/Users/Admin/Desktop/DS - Project/_PROJETO/input_control.vhd" 68 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fsm:FSM_COMPONENT\|actual_step.final " "Info: Register \"fsm:FSM_COMPONENT\|actual_step.final\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "154 " "Info: Implemented 154 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Info: Implemented 13 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "130 " "Info: Implemented 130 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "231 " "Info: Peak virtual memory: 231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 25 14:53:16 2011 " "Info: Processing ended: Fri Nov 25 14:53:16 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
