// Seed: 2467789650
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_6, id_7, id_8;
  assign id_2 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  final assign id_1 = (1);
  id_5(
      .id_0(id_4)
  );
  wire id_6;
  wire id_7;
  module_0(
      id_4, id_6, id_7, id_1, id_6
  );
endmodule
