#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Feb 19 18:19:29 2018
# Process ID: 24320
# Current directory: /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1
# Command line: vivado -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/main.vds
# Journal file: /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24329 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1240.820 ; gain = 77.996 ; free physical = 2042 ; free virtual = 9854
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-24320-luigilinux/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0' (1#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-24320-luigilinux/realtime/design_1_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_0' requires 5 connections, but only 4 given [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/synth/design_1.v:47]
INFO: [Synth 8-638] synthesizing module 'design_1_proc_sys_reset_0_0' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-24320-luigilinux/realtime/design_1_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_proc_sys_reset_0_0' (2#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-24320-luigilinux/realtime/design_1_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'design_1_proc_sys_reset_0_0' requires 10 connections, but only 6 given [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/synth/design_1.v:52]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tc_0_0' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-24320-luigilinux/realtime/design_1_v_tc_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tc_0_0' (3#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-24320-luigilinux/realtime/design_1_v_tc_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'v_tc_0' of module 'design_1_v_tc_0_0' requires 10 connections, but only 7 given [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/synth/design_1.v:59]
INFO: [Synth 8-256] done synthesizing module 'design_1' (4#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (5#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-256] done synthesizing module 'main' (6#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/new/main.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1283.359 ; gain = 120.535 ; free physical = 2055 ; free virtual = 9867
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1283.359 ; gain = 120.535 ; free physical = 2055 ; free virtual = 9867
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-24320-luigilinux/dcp3/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/clk_wiz_0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-24320-luigilinux/dcp3/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/clk_wiz_0'
Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-24320-luigilinux/dcp4/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-24320-luigilinux/dcp4/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/proc_sys_reset_0'
Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-24320-luigilinux/dcp5/design_1_v_tc_0_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/v_tc_0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-24320-luigilinux/dcp5/design_1_v_tc_0_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/v_tc_0'
Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc]
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/constrs_1/new/debug.xdc]
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/constrs_1/new/debug.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/constrs_1/new/debug.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1573.574 ; gain = 0.004 ; free physical = 1608 ; free virtual = 9421
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 1573.574 ; gain = 410.750 ; free physical = 1881 ; free virtual = 9694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 1573.574 ; gain = 410.750 ; free physical = 1881 ; free virtual = 9694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-24320-luigilinux/dcp3/design_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/.Xil/Vivado-24320-luigilinux/dcp3/design_1_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property MARK_DEBUG = true for design_1_wrapper_i/design_1_i/active_video_out. (constraint file  /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/constrs_1/new/debug.xdc, line 1).
Applied set_property MARK_DEBUG = true for design_1_wrapper_i/design_1_i/hsync_out. (constraint file  /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/constrs_1/new/debug.xdc, line 2).
Applied set_property MARK_DEBUG = true for design_1_wrapper_i/design_1_i/vsync_out. (constraint file  /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/constrs_1/new/debug.xdc, line 3).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/v_tc_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 1573.574 ; gain = 410.750 ; free physical = 1883 ; free virtual = 9696
---------------------------------------------------------------------------------
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'v_tc_0'. This will prevent further optimization [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/synth/design_1.v:59]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'design_1_i'. This will prevent further optimization [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:36]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 1573.574 ; gain = 410.750 ; free physical = 1874 ; free virtual = 9687
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design main has port vgaGreen[3] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 1573.574 ; gain = 410.750 ; free physical = 1852 ; free virtual = 9665
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_wrapper_i/design_1_i/clk_wiz_0/clk_ap' to pin 'design_1_wrapper_i/design_1_i/clk_wiz_0/bbstub_clk_ap/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_wrapper_i/design_1_i/clk_wiz_0/clk_vid' to pin 'design_1_wrapper_i/design_1_i/clk_wiz_0/bbstub_clk_vid/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 1574.555 ; gain = 411.730 ; free physical = 1743 ; free virtual = 9556
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 1574.555 ; gain = 411.730 ; free physical = 1743 ; free virtual = 9556
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 1583.570 ; gain = 420.746 ; free physical = 1741 ; free virtual = 9554
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:50 . Memory (MB): peak = 1583.574 ; gain = 420.750 ; free physical = 1741 ; free virtual = 9554
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:50 . Memory (MB): peak = 1583.574 ; gain = 420.750 ; free physical = 1741 ; free virtual = 9554
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:50 . Memory (MB): peak = 1583.574 ; gain = 420.750 ; free physical = 1741 ; free virtual = 9554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:50 . Memory (MB): peak = 1583.574 ; gain = 420.750 ; free physical = 1741 ; free virtual = 9554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:50 . Memory (MB): peak = 1583.574 ; gain = 420.750 ; free physical = 1741 ; free virtual = 9554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:50 . Memory (MB): peak = 1583.574 ; gain = 420.750 ; free physical = 1741 ; free virtual = 9554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |design_1_clk_wiz_0_0        |         1|
|2     |design_1_proc_sys_reset_0_0 |         1|
|3     |design_1_v_tc_0_0           |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |design_1_clk_wiz_0_0        |     1|
|2     |design_1_proc_sys_reset_0_0 |     1|
|3     |design_1_v_tc_0_0           |     1|
|4     |IBUF                        |     3|
|5     |OBUF                        |    14|
+------+----------------------------+------+

Report Instance Areas: 
+------+---------------------+-----------------+------+
|      |Instance             |Module           |Cells |
+------+---------------------+-----------------+------+
|1     |top                  |                 |    31|
|2     |  design_1_wrapper_i |design_1_wrapper |    14|
|3     |    design_1_i       |design_1         |    14|
+------+---------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:50 . Memory (MB): peak = 1583.574 ; gain = 420.750 ; free physical = 1741 ; free virtual = 9554
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1583.574 ; gain = 130.535 ; free physical = 1796 ; free virtual = 9609
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:50 . Memory (MB): peak = 1583.578 ; gain = 420.750 ; free physical = 1796 ; free virtual = 9609
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:52 . Memory (MB): peak = 1588.574 ; gain = 439.121 ; free physical = 1790 ; free virtual = 9603
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1588.578 ; gain = 0.000 ; free physical = 1791 ; free virtual = 9604
INFO: [Common 17-206] Exiting Vivado at Mon Feb 19 18:20:29 2018...
