//
// File created by:  xrun
// Do not modify this file
//
/dk/xfab/PDK/xh018/diglibs/D_CELLS_HD/v4_0/verilog/v4_0_0/D_CELLS_HD.v
/dk/xfab/PDK/xh018/diglibs/D_CELLS_HD/v4_0/verilog/v4_0_0/VLG_PRIMITIVES.v
/lab/sck17/Pulpit/SCKproj1/SCK_PROJ_SYNT1/WORK/gates_optimized.v
/lab/sck17/Pulpit/SCKproj1/SCK_PROJ_SYNT1/TESTBENCH/testbench.v
