Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Jan  9 12:48:46 2023
| Host         : DESKTOP-52T4KVE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file hdmi_control_sets_placed.rpt
| Design       : hdmi
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   187 |
|    Minimum number of control sets                        |   187 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   187 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |   108 |
| >= 14 to < 16      |     0 |
| >= 16              |    75 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             263 |          152 |
| Yes          | No                    | No                     |            1029 |          507 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              39 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+-------------------------------------------------------------------+----------------------+------------------+----------------+--------------+
|   Clock Signal  |                           Enable Signal                           |   Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+-------------------------------------------------------------------+----------------------+------------------+----------------+--------------+
|  clk_mips_BUFG  |                                                                   |                      |                1 |              1 |         1.00 |
|  clk_pixel_BUFG | CounterY                                                          |                      |                2 |              3 |         1.50 |
|  clk_pixel_BUFG | CounterY                                                          | CounterY[10]_i_1_n_0 |                4 |              7 |         1.75 |
|  clk_pixel_BUFG |                                                                   | CounterY             |                5 |             11 |         2.20 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_10  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_0   |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_1   |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_11  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_23  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_31  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_33  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_19  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_2   |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_26  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_36  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_4   |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_40  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_22  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_39  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_42  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_18  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_102 |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_34  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_43  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_3   |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_47  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_48  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_101 |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_49  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_50  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_53  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_104 |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_103 |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_14  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_28  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_105 |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_15  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_17  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_44  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_27  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_52  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_54  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_55  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_29  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_56  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_57  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_13  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_35  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_38  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_46  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_58  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_59  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_6   |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_60  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_41  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_5   |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_61  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_37  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_51  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_62  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_100 |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_21  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_32  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_106 |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_12  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_16  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_20  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_24  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_25  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_30  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_86  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_83  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_66  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_96  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_64  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_94  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_69  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_80  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_63  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_84  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_93  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_99  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_76  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_77  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_65  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_89  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_95  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_98  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_85  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_70  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_75  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_82  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_67  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_79  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_88  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_71  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_68  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_97  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_7   |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_74  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_73  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_78  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_72  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_81  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_92  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_8   |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_87  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_9   |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_90  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_91  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_45  |                      |                3 |             12 |         4.00 |
|  clk_pixel_BUFG |                                                                   | encode_G/SR[0]       |                2 |             12 |         6.00 |
|  clk_pixel_BUFG |                                                                   |                      |                8 |             17 |         2.12 |
|  clk_mips_BUFG  | mips/datapath/ram/regs[30][31]_i_2_0[0]                           | fifo_reset           |               16 |             32 |         2.00 |
|  clk_mips_BUFG  | mips/datapath/ram/E[0]                                            |                      |               11 |             32 |         2.91 |
|  clk_mips_BUFG  | mips/datapath/ram/fifo_reset_reg_21[0]                            |                      |               14 |             32 |         2.29 |
|  clk_mips_BUFG  | mips/datapath/ram/fifo_reset_reg_22[0]                            |                      |               27 |             32 |         1.19 |
|  clk_mips_BUFG  | mips/datapath/ram/fifo_reset_reg_25[0]                            |                      |               19 |             32 |         1.68 |
|  clk_mips_BUFG  | mips/datapath/ram/fifo_reset_reg_26[0]                            |                      |               11 |             32 |         2.91 |
|  clk_mips_BUFG  | mips/datapath/ram/fifo_reset_reg_4[0]                             |                      |               11 |             32 |         2.91 |
|  clk_mips_BUFG  | mips/datapath/ram/fifo_reset_reg_6[0]                             |                      |                9 |             32 |         3.56 |
|  clk_mips_BUFG  | mips/datapath/ram/fifo_reset_reg_1[0]                             |                      |               19 |             32 |         1.68 |
|  clk_mips_BUFG  | mips/datapath/ram/fifo_reset_reg_11[0]                            |                      |               13 |             32 |         2.46 |
|  clk_mips_BUFG  | mips/datapath/ram/fifo_reset_reg_17[0]                            |                      |               13 |             32 |         2.46 |
|  clk_mips_BUFG  | mips/datapath/ram/fifo_reset_reg_18[0]                            |                      |               18 |             32 |         1.78 |
|  clk_mips_BUFG  | mips/datapath/ram/fifo_reset_reg_23[0]                            |                      |               16 |             32 |         2.00 |
|  clk_mips_BUFG  | mips/datapath/ram/fifo_reset_reg_14[0]                            |                      |               16 |             32 |         2.00 |
|  clk_mips_BUFG  | mips/datapath/ram/fifo_reset_reg_27[0]                            |                      |               20 |             32 |         1.60 |
|  clk_mips_BUFG  | mips/datapath/ram/fifo_reset_reg_28[0]                            |                      |               15 |             32 |         2.13 |
|  clk_mips_BUFG  | mips/datapath/ram/fifo_reset_reg_13[0]                            |                      |               18 |             32 |         1.78 |
|  clk_mips_BUFG  | mips/datapath/ram/fifo_reset_reg_19[0]                            |                      |               12 |             32 |         2.67 |
|  clk_mips_BUFG  | mips/datapath/ram/fifo_reset_reg_5[0]                             |                      |               25 |             32 |         1.28 |
|  clk_mips_BUFG  | mips/datapath/ram/fifo_reset_reg_3[0]                             |                      |               20 |             32 |         1.60 |
|  clk_mips_BUFG  | mips/datapath/ram/fifo_reset_reg_7[0]                             |                      |               14 |             32 |         2.29 |
|  clk_mips_BUFG  | mips/datapath/ram/fifo_reset_reg_8[0]                             |                      |               15 |             32 |         2.13 |
|  clk_mips_BUFG  | mips/datapath/ram/fifo_reset_reg_24[0]                            |                      |               14 |             32 |         2.29 |
|  clk_mips_BUFG  | mips/datapath/ram/fifo_reset_reg_10[0]                            |                      |               14 |             32 |         2.29 |
|  clk_mips_BUFG  | mips/datapath/ram/fifo_reset_reg_9[0]                             |                      |               11 |             32 |         2.91 |
|  clk_mips_BUFG  | mips/datapath/ram/fifo_reset_reg[0]                               |                      |               17 |             32 |         1.88 |
|  clk_mips_BUFG  | mips/datapath/ram/fifo_reset_reg_0[0]                             |                      |                8 |             32 |         4.00 |
|  clk_mips_BUFG  | mips/datapath/ram/fifo_reset_reg_15[0]                            |                      |               26 |             32 |         1.23 |
|  clk_mips_BUFG  | mips/datapath/ram/fifo_reset_reg_16[0]                            |                      |               15 |             32 |         2.13 |
|  clk_mips_BUFG  | mips/datapath/ram/fifo_reset_reg_2[0]                             |                      |               19 |             32 |         1.68 |
|  clk_mips_BUFG  | mips/datapath/ram/fifo_reset_reg_20[0]                            |                      |               12 |             32 |         2.67 |
|  clk_mips_BUFG  | mips/datapath/ram/fifo_reset_reg_12[0]                            |                      |               18 |             32 |         1.78 |
|  clk_mips_BUFG  | mips/datapath/ram/hi_lo[16]_i_5_0[0]                              |                      |               15 |             34 |         2.27 |
|  clk_mips_BUFG  | mips/datapath/ram/ram_reg_0_127_0_0_i_2_n_0                       |                      |               32 |            128 |         4.00 |
|  clk_mips_BUFG  | mips/datapath/ram/ram_reg_4224_4351_0_0_i_1_n_0                   |                      |               32 |            128 |         4.00 |
|  clk_mips_BUFG  | mips/datapath/ram/ram_reg_4352_4479_0_0_i_1_n_0                   |                      |               32 |            128 |         4.00 |
|  clk_mips_BUFG  | mips/datapath/ram/ram_reg_4480_4607_0_0_i_1_n_0                   |                      |               32 |            128 |         4.00 |
|  clk_mips_BUFG  | mips/datapath/ram/ram_reg_4608_4735_0_0_i_1_n_0                   |                      |               32 |            128 |         4.00 |
|  clk_mips_BUFG  | mips/datapath/ram/ram_reg_4736_4863_0_0_i_1_n_0                   |                      |               32 |            128 |         4.00 |
|  clk_mips_BUFG  | mips/datapath/ram/ram_reg_4864_4991_0_0_i_1_n_0                   |                      |               32 |            128 |         4.00 |
|  clk_mips_BUFG  | mips/datapath/ram/ram_reg_4992_5119_0_0_i_1_n_0                   |                      |               32 |            128 |         4.00 |
|  clk_mips_BUFG  | mips/datapath/ram/ram_reg_512_639_0_0_i_1_n_0                     |                      |               32 |            128 |         4.00 |
|  clk_mips_BUFG  | mips/datapath/ram/ram_reg_640_767_0_0_i_1_n_0                     |                      |               32 |            128 |         4.00 |
|  clk_mips_BUFG  | mips/datapath/ram/ram_reg_768_895_0_0_i_1_n_0                     |                      |               32 |            128 |         4.00 |
|  clk_mips_BUFG  | mips/datapath/ram/ram_reg_896_1023_0_0_i_1_n_0                    |                      |               32 |            128 |         4.00 |
|  clk_mips_BUFG  | mips/datapath/ram/ram_reg_1280_1407_0_0_i_1_n_0                   |                      |               32 |            128 |         4.00 |
|  clk_mips_BUFG  | mips/datapath/ram/ram_reg_128_255_0_0_i_1_n_0                     |                      |               32 |            128 |         4.00 |
|  clk_mips_BUFG  | mips/datapath/ram/ram_reg_1408_1535_0_0_i_1_n_0                   |                      |               32 |            128 |         4.00 |
|  clk_mips_BUFG  | mips/datapath/ram/ram_reg_1536_1663_0_0_i_1_n_0                   |                      |               32 |            128 |         4.00 |
|  clk_mips_BUFG  | mips/datapath/ram/ram_reg_1664_1791_0_0_i_1_n_0                   |                      |               32 |            128 |         4.00 |
|  clk_mips_BUFG  | mips/datapath/ram/ram_reg_1792_1919_0_0_i_1_n_0                   |                      |               32 |            128 |         4.00 |
|  clk_mips_BUFG  | mips/datapath/ram/ram_reg_1920_2047_0_0_i_1_n_0                   |                      |               32 |            128 |         4.00 |
|  clk_mips_BUFG  | mips/datapath/ram/ram_reg_2048_2175_0_0_i_1_n_0                   |                      |               32 |            128 |         4.00 |
|  clk_mips_BUFG  | mips/datapath/ram/ram_reg_2176_2303_0_0_i_1_n_0                   |                      |               32 |            128 |         4.00 |
|  clk_mips_BUFG  | mips/datapath/ram/ram_reg_2304_2431_0_0_i_1_n_0                   |                      |               32 |            128 |         4.00 |
|  clk_mips_BUFG  | mips/datapath/ram/ram_reg_2432_2559_0_0_i_1_n_0                   |                      |               32 |            128 |         4.00 |
|  clk_mips_BUFG  | mips/datapath/ram/ram_reg_2560_2687_0_0_i_1_n_0                   |                      |               32 |            128 |         4.00 |
|  clk_mips_BUFG  | mips/datapath/ram/ram_reg_256_383_0_0_i_1_n_0                     |                      |               32 |            128 |         4.00 |
|  clk_mips_BUFG  | mips/datapath/ram/ram_reg_2688_2815_0_0_i_1_n_0                   |                      |               32 |            128 |         4.00 |
|  clk_mips_BUFG  | mips/datapath/ram/ram_reg_2816_2943_0_0_i_1_n_0                   |                      |               32 |            128 |         4.00 |
|  clk_mips_BUFG  | mips/datapath/ram/ram_reg_2944_3071_0_0_i_1_n_0                   |                      |               32 |            128 |         4.00 |
|  clk_mips_BUFG  | mips/datapath/ram/ram_reg_3072_3199_0_0_i_1_n_0                   |                      |               32 |            128 |         4.00 |
|  clk_mips_BUFG  | mips/datapath/ram/ram_reg_3200_3327_0_0_i_1_n_0                   |                      |               32 |            128 |         4.00 |
|  clk_mips_BUFG  | mips/datapath/ram/ram_reg_3328_3455_0_0_i_1_n_0                   |                      |               32 |            128 |         4.00 |
|  clk_mips_BUFG  | mips/datapath/ram/ram_reg_3456_3583_0_0_i_1_n_0                   |                      |               32 |            128 |         4.00 |
|  clk_mips_BUFG  | mips/datapath/ram/ram_reg_3584_3711_0_0_i_1_n_0                   |                      |               32 |            128 |         4.00 |
|  clk_mips_BUFG  | mips/datapath/ram/ram_reg_3712_3839_0_0_i_1_n_0                   |                      |               32 |            128 |         4.00 |
|  clk_mips_BUFG  | mips/datapath/ram/ram_reg_3840_3967_0_0_i_1_n_0                   |                      |               32 |            128 |         4.00 |
|  clk_mips_BUFG  | mips/datapath/ram/ram_reg_384_511_0_0_i_1_n_0                     |                      |               32 |            128 |         4.00 |
|  clk_mips_BUFG  | mips/datapath/ram/ram_reg_3968_4095_0_0_i_1_n_0                   |                      |               32 |            128 |         4.00 |
|  clk_mips_BUFG  | mips/datapath/ram/ram_reg_4096_4223_0_0_i_1_n_0                   |                      |               32 |            128 |         4.00 |
|  clk_mips_BUFG  | mips/datapath/ram/ram_reg_1024_1151_0_0_i_1_n_0                   |                      |               32 |            128 |         4.00 |
|  clk_mips_BUFG  | mips/datapath/ram/ram_reg_1152_1279_0_0_i_1_n_0                   |                      |               32 |            128 |         4.00 |
|  clk_mips_BUFG  |                                                                   | fifo_reset           |              145 |            240 |         1.66 |
+-----------------+-------------------------------------------------------------------+----------------------+------------------+----------------+--------------+


