$date
	Sun Nov 17 00:51:01 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ALU_tb $end
$var wire 1 ! zero_tb $end
$var wire 32 " result_tb [31:0] $end
$var reg 3 # ALUControl_tb [2:0] $end
$var reg 32 $ srcA_tb [31:0] $end
$var reg 32 % srcB_tb [31:0] $end
$scope module UUT $end
$var wire 3 & ALUControl [2:0] $end
$var wire 32 ' srcA [31:0] $end
$var wire 32 ( srcB [31:0] $end
$var reg 32 ) result [31:0] $end
$var reg 1 ! zero $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11001 )
b1010 (
b1111 '
b0 &
b1010 %
b1111 $
b0 #
b11001 "
0!
$end
#1000
b11111111111111111111111111111011 "
b11111111111111111111111111111011 )
b11111111111111111111111111110001 $
b11111111111111111111111111110001 '
#2000
b1111 "
b1111 )
b1 #
b1 &
b101 %
b101 (
b10100 $
b10100 '
#3000
b11001 "
b11001 )
b11111111111111111111111111111011 %
b11111111111111111111111111111011 (
#4000
b11110000000000001111 "
b11110000000000001111 )
b10 #
b10 &
b111111110000000011111111 %
b111111110000000011111111 (
b1111000011110000111100001111 $
b1111000011110000111100001111 '
#5000
b1111111111110000111111111111 "
b1111111111110000111111111111 )
b11 #
b11 &
#6000
b1 "
b1 )
b101 #
b101 &
b1010 %
b1010 (
b101 $
b101 '
#7000
1!
b0 "
b0 )
b11111111111111111111111111110110 %
b11111111111111111111111111110110 (
#8000
