INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/APS/LAB_1/LAB_1.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/APS/LAB_1/LAB_1.srcs/sim_1/new/testb_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_banch
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/APS/LAB_1/LAB_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
