
CMOS-TTL-webcam_Appli.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002b0  70000000  70000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000084f8  700002b0  700002b0  000012b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  700087a8  700087a8  000097a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  70008810  70008810  00055188  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  70008810  70008810  00055188  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  70008810  70008810  00055188  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  70008810  70008810  00009810  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  70008814  70008814  00009814  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000188  24000000  70008818  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .axisram      0004b000  24000188  700089a0  0000a188  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00000a50  2404b188  700539a0  00055188  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000000  20000000  00001000  2**0
                  ALLOC
 12 .ARM.attributes 0000002e  00000000  00000000  00055188  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015c0a  00000000  00000000  000551b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003570  00000000  00000000  0006adc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001258  00000000  00000000  0006e330  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000dae  00000000  00000000  0006f588  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00033139  00000000  00000000  00070336  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001654d  00000000  00000000  000a346f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00136fdb  00000000  00000000  000b99bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001f0997  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004be4  00000000  00000000  001f09dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000077  00000000  00000000  001f55c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

700002b0 <__do_global_dtors_aux>:
700002b0:	b510      	push	{r4, lr}
700002b2:	4c05      	ldr	r4, [pc, #20]	@ (700002c8 <__do_global_dtors_aux+0x18>)
700002b4:	7823      	ldrb	r3, [r4, #0]
700002b6:	b933      	cbnz	r3, 700002c6 <__do_global_dtors_aux+0x16>
700002b8:	4b04      	ldr	r3, [pc, #16]	@ (700002cc <__do_global_dtors_aux+0x1c>)
700002ba:	b113      	cbz	r3, 700002c2 <__do_global_dtors_aux+0x12>
700002bc:	4804      	ldr	r0, [pc, #16]	@ (700002d0 <__do_global_dtors_aux+0x20>)
700002be:	f3af 8000 	nop.w
700002c2:	2301      	movs	r3, #1
700002c4:	7023      	strb	r3, [r4, #0]
700002c6:	bd10      	pop	{r4, pc}
700002c8:	2404b188 	.word	0x2404b188
700002cc:	00000000 	.word	0x00000000
700002d0:	70008790 	.word	0x70008790

700002d4 <frame_dummy>:
700002d4:	b508      	push	{r3, lr}
700002d6:	4b03      	ldr	r3, [pc, #12]	@ (700002e4 <frame_dummy+0x10>)
700002d8:	b11b      	cbz	r3, 700002e2 <frame_dummy+0xe>
700002da:	4903      	ldr	r1, [pc, #12]	@ (700002e8 <frame_dummy+0x14>)
700002dc:	4803      	ldr	r0, [pc, #12]	@ (700002ec <frame_dummy+0x18>)
700002de:	f3af 8000 	nop.w
700002e2:	bd08      	pop	{r3, pc}
700002e4:	00000000 	.word	0x00000000
700002e8:	2404b18c 	.word	0x2404b18c
700002ec:	70008790 	.word	0x70008790

700002f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
700002f0:	b580      	push	{r7, lr}
700002f2:	af00      	add	r7, sp, #0
  /* Configure the MPU */
  MPU_Config();
700002f4:	f000 f96e 	bl	700005d4 <MPU_Config>

  /* Enable the CPU Cache */
  CPU_CACHE_Enable();
700002f8:	f000 f994 	bl	70000624 <CPU_CACHE_Enable>

  /* MCU Configuration--------------------------------------------------------*/
  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
700002fc:	f001 f86d 	bl	700013da <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
70000300:	f000 f9fe 	bl	70000700 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
70000304:	f000 f88e 	bl	70000424 <MX_GPIO_Init>
  MX_DMA_Init();
70000308:	f000 f86e 	bl	700003e8 <MX_DMA_Init>
  MX_DCMIPP_Init();
7000030c:	f000 f82a 	bl	70000364 <MX_DCMIPP_Init>
  MX_USB_DEVICE_Init();
70000310:	f000 f904 	bl	7000051c <MX_USB_DEVICE_Init>

  /* Start DCMIPP Pipe0 capture in continuous mode */
  HAL_DCMIPP_PIPE_Start(&phdcmipp, DCMIPP_PIPE0, (uint32_t)activeBuffer, DCMIPP_MODE_CONTINUOUS);
70000314:	4b0e      	ldr	r3, [pc, #56]	@ (70000350 <main+0x60>)
70000316:	681b      	ldr	r3, [r3, #0]
70000318:	461a      	mov	r2, r3
7000031a:	2300      	movs	r3, #0
7000031c:	2100      	movs	r1, #0
7000031e:	480d      	ldr	r0, [pc, #52]	@ (70000354 <main+0x64>)
70000320:	f001 fb7e 	bl	70001a20 <HAL_DCMIPP_PIPE_Start>

  /* Infinite loop */
  while (1)
  {
    /* Check if a frame is ready to be sent via USB */
    if (frameReady && readyBuffer != NULL)
70000324:	4b0c      	ldr	r3, [pc, #48]	@ (70000358 <main+0x68>)
70000326:	781b      	ldrb	r3, [r3, #0]
70000328:	b2db      	uxtb	r3, r3
7000032a:	2b00      	cmp	r3, #0
7000032c:	d0fa      	beq.n	70000324 <main+0x34>
7000032e:	4b0b      	ldr	r3, [pc, #44]	@ (7000035c <main+0x6c>)
70000330:	681b      	ldr	r3, [r3, #0]
70000332:	2b00      	cmp	r3, #0
70000334:	d0f6      	beq.n	70000324 <main+0x34>
    {
      /* Send frame via USB UVC */
      USBD_VIDEO_SendFrame(&hUsbDeviceFS, (uint8_t *)readyBuffer, CAMERA_FRAME_SIZE);
70000336:	4b09      	ldr	r3, [pc, #36]	@ (7000035c <main+0x6c>)
70000338:	681b      	ldr	r3, [r3, #0]
7000033a:	f44f 3216 	mov.w	r2, #153600	@ 0x25800
7000033e:	4619      	mov	r1, r3
70000340:	4807      	ldr	r0, [pc, #28]	@ (70000360 <main+0x70>)
70000342:	f000 fe69 	bl	70001018 <USBD_VIDEO_SendFrame>

      frameReady = 0;
70000346:	4b04      	ldr	r3, [pc, #16]	@ (70000358 <main+0x68>)
70000348:	2200      	movs	r2, #0
7000034a:	701a      	strb	r2, [r3, #0]
    if (frameReady && readyBuffer != NULL)
7000034c:	e7ea      	b.n	70000324 <main+0x34>
7000034e:	bf00      	nop
70000350:	24000000 	.word	0x24000000
70000354:	2404b1a4 	.word	0x2404b1a4
70000358:	2404b490 	.word	0x2404b490
7000035c:	2404b48c 	.word	0x2404b48c
70000360:	2404b1b0 	.word	0x2404b1b0

70000364 <MX_DCMIPP_Init>:
  * @brief DCMIPP Initialization Function
  * @param None
  * @retval None
  */
static void MX_DCMIPP_Init(void)
{
70000364:	b580      	push	{r7, lr}
70000366:	b08a      	sub	sp, #40	@ 0x28
70000368:	af00      	add	r7, sp, #0
	DCMIPP_ParallelConfTypeDef ParallelConfig = {0};
7000036a:	1d3b      	adds	r3, r7, #4
7000036c:	2224      	movs	r2, #36	@ 0x24
7000036e:	2100      	movs	r1, #0
70000370:	4618      	mov	r0, r3
70000372:	f008 f9d3 	bl	7000871c <memset>
	DCMIPP_PipeConfTypeDef PipeConfig = {0};
70000376:	2300      	movs	r3, #0
70000378:	603b      	str	r3, [r7, #0]
	phdcmipp.Instance = DCMIPP;
7000037a:	4b19      	ldr	r3, [pc, #100]	@ (700003e0 <MX_DCMIPP_Init+0x7c>)
7000037c:	4a19      	ldr	r2, [pc, #100]	@ (700003e4 <MX_DCMIPP_Init+0x80>)
7000037e:	601a      	str	r2, [r3, #0]

	if (HAL_DCMIPP_Init(&phdcmipp) != HAL_OK)
70000380:	4817      	ldr	r0, [pc, #92]	@ (700003e0 <MX_DCMIPP_Init+0x7c>)
70000382:	f001 fa79 	bl	70001878 <HAL_DCMIPP_Init>
70000386:	4603      	mov	r3, r0
70000388:	2b00      	cmp	r3, #0
7000038a:	d001      	beq.n	70000390 <MX_DCMIPP_Init+0x2c>
	{
	   Error_Handler();
7000038c:	f000 fa50 	bl	70000830 <Error_Handler>
	}
	ParallelConfig.PCKPolarity = DCMIPP_PCKPOLARITY_RISING ;
70000390:	2320      	movs	r3, #32
70000392:	613b      	str	r3, [r7, #16]
	ParallelConfig.HSPolarity = DCMIPP_HSPOLARITY_LOW ;
70000394:	2300      	movs	r3, #0
70000396:	60fb      	str	r3, [r7, #12]
	ParallelConfig.VSPolarity = DCMIPP_VSPOLARITY_HIGH ;
70000398:	2380      	movs	r3, #128	@ 0x80
7000039a:	60bb      	str	r3, [r7, #8]
	ParallelConfig.ExtendedDataMode = DCMIPP_INTERFACE_8BITS;
7000039c:	2300      	movs	r3, #0
7000039e:	617b      	str	r3, [r7, #20]
	ParallelConfig.Format = DCMIPP_FORMAT_MONOCHROME_8B;
700003a0:	f44f 0394 	mov.w	r3, #4849664	@ 0x4a0000
700003a4:	607b      	str	r3, [r7, #4]
	ParallelConfig.SwapBits = DCMIPP_SWAPBITS_DISABLE;
700003a6:	2300      	movs	r3, #0
700003a8:	623b      	str	r3, [r7, #32]
	ParallelConfig.SwapCycles = DCMIPP_SWAPCYCLES_DISABLE;
700003aa:	2300      	movs	r3, #0
700003ac:	627b      	str	r3, [r7, #36]	@ 0x24
	ParallelConfig.SynchroMode = DCMIPP_SYNCHRO_HARDWARE;
700003ae:	2300      	movs	r3, #0
700003b0:	61bb      	str	r3, [r7, #24]

	HAL_DCMIPP_PARALLEL_SetConfig(&phdcmipp, &ParallelConfig);
700003b2:	1d3b      	adds	r3, r7, #4
700003b4:	4619      	mov	r1, r3
700003b6:	480a      	ldr	r0, [pc, #40]	@ (700003e0 <MX_DCMIPP_Init+0x7c>)
700003b8:	f001 fa8c 	bl	700018d4 <HAL_DCMIPP_PARALLEL_SetConfig>

	/* Configure DCMIPP Pipe0 for main capture */
	PipeConfig.FrameRate = DCMIPP_FRAME_RATE_ALL;  // Capture all frames
700003bc:	2300      	movs	r3, #0
700003be:	603b      	str	r3, [r7, #0]

  if (HAL_DCMIPP_PIPE_SetConfig(&phdcmipp, DCMIPP_PIPE0, &PipeConfig) != HAL_OK)
700003c0:	463b      	mov	r3, r7
700003c2:	461a      	mov	r2, r3
700003c4:	2100      	movs	r1, #0
700003c6:	4806      	ldr	r0, [pc, #24]	@ (700003e0 <MX_DCMIPP_Init+0x7c>)
700003c8:	f001 faf1 	bl	700019ae <HAL_DCMIPP_PIPE_SetConfig>
700003cc:	4603      	mov	r3, r0
700003ce:	2b00      	cmp	r3, #0
700003d0:	d001      	beq.n	700003d6 <MX_DCMIPP_Init+0x72>
  {
    Error_Handler();
700003d2:	f000 fa2d 	bl	70000830 <Error_Handler>
  }

}
700003d6:	bf00      	nop
700003d8:	3728      	adds	r7, #40	@ 0x28
700003da:	46bd      	mov	sp, r7
700003dc:	bd80      	pop	{r7, pc}
700003de:	bf00      	nop
700003e0:	2404b1a4 	.word	0x2404b1a4
700003e4:	50002000 	.word	0x50002000

700003e8 <MX_DMA_Init>:
  * @brief DMA Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA_Init(void)
{
700003e8:	b580      	push	{r7, lr}
700003ea:	b082      	sub	sp, #8
700003ec:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_HPDMA1_CLK_ENABLE();
700003ee:	4b0c      	ldr	r3, [pc, #48]	@ (70000420 <MX_DMA_Init+0x38>)
700003f0:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
700003f4:	4a0a      	ldr	r2, [pc, #40]	@ (70000420 <MX_DMA_Init+0x38>)
700003f6:	f043 0301 	orr.w	r3, r3, #1
700003fa:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
700003fe:	4b08      	ldr	r3, [pc, #32]	@ (70000420 <MX_DMA_Init+0x38>)
70000400:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
70000404:	607b      	str	r3, [r7, #4]
70000406:	687b      	ldr	r3, [r7, #4]

  /* HPDMA1 interrupt init */
  HAL_NVIC_SetPriority(HPDMA1_Channel0_IRQn, 5, 0);
70000408:	2200      	movs	r2, #0
7000040a:	2105      	movs	r1, #5
7000040c:	2040      	movs	r0, #64	@ 0x40
7000040e:	f001 f978 	bl	70001702 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HPDMA1_Channel0_IRQn);
70000412:	2040      	movs	r0, #64	@ 0x40
70000414:	f001 f98f 	bl	70001736 <HAL_NVIC_EnableIRQ>
}
70000418:	bf00      	nop
7000041a:	3708      	adds	r7, #8
7000041c:	46bd      	mov	sp, r7
7000041e:	bd80      	pop	{r7, pc}
70000420:	58024400 	.word	0x58024400

70000424 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
70000424:	b580      	push	{r7, lr}
70000426:	b088      	sub	sp, #32
70000428:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
7000042a:	f107 030c 	add.w	r3, r7, #12
7000042e:	2200      	movs	r2, #0
70000430:	601a      	str	r2, [r3, #0]
70000432:	605a      	str	r2, [r3, #4]
70000434:	609a      	str	r2, [r3, #8]
70000436:	60da      	str	r2, [r3, #12]
70000438:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
7000043a:	4b34      	ldr	r3, [pc, #208]	@ (7000050c <MX_GPIO_Init+0xe8>)
7000043c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000440:	4a32      	ldr	r2, [pc, #200]	@ (7000050c <MX_GPIO_Init+0xe8>)
70000442:	f043 0301 	orr.w	r3, r3, #1
70000446:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
7000044a:	4b30      	ldr	r3, [pc, #192]	@ (7000050c <MX_GPIO_Init+0xe8>)
7000044c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000450:	60bb      	str	r3, [r7, #8]
70000452:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
70000454:	4b2d      	ldr	r3, [pc, #180]	@ (7000050c <MX_GPIO_Init+0xe8>)
70000456:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
7000045a:	4a2c      	ldr	r2, [pc, #176]	@ (7000050c <MX_GPIO_Init+0xe8>)
7000045c:	f043 0302 	orr.w	r3, r3, #2
70000460:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000464:	4b29      	ldr	r3, [pc, #164]	@ (7000050c <MX_GPIO_Init+0xe8>)
70000466:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
7000046a:	607b      	str	r3, [r7, #4]
7000046c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
7000046e:	4b27      	ldr	r3, [pc, #156]	@ (7000050c <MX_GPIO_Init+0xe8>)
70000470:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000474:	4a25      	ldr	r2, [pc, #148]	@ (7000050c <MX_GPIO_Init+0xe8>)
70000476:	f043 0304 	orr.w	r3, r3, #4
7000047a:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
7000047e:	4b23      	ldr	r3, [pc, #140]	@ (7000050c <MX_GPIO_Init+0xe8>)
70000480:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000484:	603b      	str	r3, [r7, #0]
70000486:	683b      	ldr	r3, [r7, #0]
   *
   * Note: You'll need to add D1-D7 pins based on your camera connection
   */

  /* DCMIPP_PIXCLK - PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
70000488:	2340      	movs	r3, #64	@ 0x40
7000048a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
7000048c:	2302      	movs	r3, #2
7000048e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
70000490:	2300      	movs	r3, #0
70000492:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
70000494:	2303      	movs	r3, #3
70000496:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMIPP;
70000498:	230d      	movs	r3, #13
7000049a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
7000049c:	f107 030c 	add.w	r3, r7, #12
700004a0:	4619      	mov	r1, r3
700004a2:	481b      	ldr	r0, [pc, #108]	@ (70000510 <MX_GPIO_Init+0xec>)
700004a4:	f001 fb54 	bl	70001b50 <HAL_GPIO_Init>

  /* DCMIPP_VSYNC - PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
700004a8:	2380      	movs	r3, #128	@ 0x80
700004aa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
700004ac:	2302      	movs	r3, #2
700004ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
700004b0:	2300      	movs	r3, #0
700004b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
700004b4:	2303      	movs	r3, #3
700004b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMIPP;
700004b8:	230d      	movs	r3, #13
700004ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
700004bc:	f107 030c 	add.w	r3, r7, #12
700004c0:	4619      	mov	r1, r3
700004c2:	4814      	ldr	r0, [pc, #80]	@ (70000514 <MX_GPIO_Init+0xf0>)
700004c4:	f001 fb44 	bl	70001b50 <HAL_GPIO_Init>

  /* DCMIPP_D0 - PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
700004c8:	2340      	movs	r3, #64	@ 0x40
700004ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
700004cc:	2302      	movs	r3, #2
700004ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
700004d0:	2300      	movs	r3, #0
700004d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
700004d4:	2303      	movs	r3, #3
700004d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMIPP;
700004d8:	230d      	movs	r3, #13
700004da:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
700004dc:	f107 030c 	add.w	r3, r7, #12
700004e0:	4619      	mov	r1, r3
700004e2:	480d      	ldr	r0, [pc, #52]	@ (70000518 <MX_GPIO_Init+0xf4>)
700004e4:	f001 fb34 	bl	70001b50 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
700004e8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
700004ec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
700004ee:	2303      	movs	r3, #3
700004f0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
700004f2:	2300      	movs	r3, #0
700004f4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
700004f6:	f107 030c 	add.w	r3, r7, #12
700004fa:	4619      	mov	r1, r3
700004fc:	4805      	ldr	r0, [pc, #20]	@ (70000514 <MX_GPIO_Init+0xf0>)
700004fe:	f001 fb27 	bl	70001b50 <HAL_GPIO_Init>
}
70000502:	bf00      	nop
70000504:	3720      	adds	r7, #32
70000506:	46bd      	mov	sp, r7
70000508:	bd80      	pop	{r7, pc}
7000050a:	bf00      	nop
7000050c:	58024400 	.word	0x58024400
70000510:	58020000 	.word	0x58020000
70000514:	58020400 	.word	0x58020400
70000518:	58020800 	.word	0x58020800

7000051c <MX_USB_DEVICE_Init>:
  * @brief USB Device Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_DEVICE_Init(void)
{
7000051c:	b580      	push	{r7, lr}
7000051e:	b082      	sub	sp, #8
70000520:	af00      	add	r7, sp, #0
  /* Enable USB power domain FIRST */
  HAL_PWREx_EnableUSBReg();
70000522:	f002 ff93 	bl	7000344c <HAL_PWREx_EnableUSBReg>

  __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
70000526:	4b25      	ldr	r3, [pc, #148]	@ (700005bc <MX_USB_DEVICE_Init+0xa0>)
70000528:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
7000052c:	4a23      	ldr	r2, [pc, #140]	@ (700005bc <MX_USB_DEVICE_Init+0xa0>)
7000052e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
70000532:	f8c2 3138 	str.w	r3, [r2, #312]	@ 0x138
70000536:	4b21      	ldr	r3, [pc, #132]	@ (700005bc <MX_USB_DEVICE_Init+0xa0>)
70000538:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
7000053c:	607b      	str	r3, [r7, #4]
7000053e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
70000540:	4b1e      	ldr	r3, [pc, #120]	@ (700005bc <MX_USB_DEVICE_Init+0xa0>)
70000542:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
70000546:	4a1d      	ldr	r2, [pc, #116]	@ (700005bc <MX_USB_DEVICE_Init+0xa0>)
70000548:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
7000054c:	f8c2 3138 	str.w	r3, [r2, #312]	@ 0x138
70000550:	4b1a      	ldr	r3, [pc, #104]	@ (700005bc <MX_USB_DEVICE_Init+0xa0>)
70000552:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
70000556:	603b      	str	r3, [r7, #0]
70000558:	683b      	ldr	r3, [r7, #0]

  while (!__HAL_PWR_GET_FLAG(PWR_FLAG_USB33RDY)) {}
7000055a:	bf00      	nop
7000055c:	4b18      	ldr	r3, [pc, #96]	@ (700005c0 <MX_USB_DEVICE_Init+0xa4>)
7000055e:	68db      	ldr	r3, [r3, #12]
70000560:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
70000564:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
70000568:	d1f8      	bne.n	7000055c <MX_USB_DEVICE_Init+0x40>

  /* Init Device Library ONCE */
  if (USBD_Init(&hUsbDeviceFS, &CUSTOMHID_Desc, DEVICE_FS) != USBD_OK)
7000056a:	2200      	movs	r2, #0
7000056c:	4915      	ldr	r1, [pc, #84]	@ (700005c4 <MX_USB_DEVICE_Init+0xa8>)
7000056e:	4816      	ldr	r0, [pc, #88]	@ (700005c8 <MX_USB_DEVICE_Init+0xac>)
70000570:	f006 f9d1 	bl	70006916 <USBD_Init>
70000574:	4603      	mov	r3, r0
70000576:	2b00      	cmp	r3, #0
70000578:	d001      	beq.n	7000057e <MX_USB_DEVICE_Init+0x62>
  {
    Error_Handler();
7000057a:	f000 f959 	bl	70000830 <Error_Handler>
  }

  /* Register VIDEO Class */
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_VIDEO) != USBD_OK)
7000057e:	4913      	ldr	r1, [pc, #76]	@ (700005cc <MX_USB_DEVICE_Init+0xb0>)
70000580:	4811      	ldr	r0, [pc, #68]	@ (700005c8 <MX_USB_DEVICE_Init+0xac>)
70000582:	f006 f9f8 	bl	70006976 <USBD_RegisterClass>
70000586:	4603      	mov	r3, r0
70000588:	2b00      	cmp	r3, #0
7000058a:	d001      	beq.n	70000590 <MX_USB_DEVICE_Init+0x74>
  {
    Error_Handler();
7000058c:	f000 f950 	bl	70000830 <Error_Handler>
  }

  /* Add Interface callbacks */
  if (USBD_VIDEO_RegisterInterface(&hUsbDeviceFS, &USBD_VIDEO_fops_FS) != USBD_OK)
70000590:	490f      	ldr	r1, [pc, #60]	@ (700005d0 <MX_USB_DEVICE_Init+0xb4>)
70000592:	480d      	ldr	r0, [pc, #52]	@ (700005c8 <MX_USB_DEVICE_Init+0xac>)
70000594:	f000 fd26 	bl	70000fe4 <USBD_VIDEO_RegisterInterface>
70000598:	4603      	mov	r3, r0
7000059a:	2b00      	cmp	r3, #0
7000059c:	d001      	beq.n	700005a2 <MX_USB_DEVICE_Init+0x86>
  {
    Error_Handler();
7000059e:	f000 f947 	bl	70000830 <Error_Handler>
  }

  /* Start Device Process */
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
700005a2:	4809      	ldr	r0, [pc, #36]	@ (700005c8 <MX_USB_DEVICE_Init+0xac>)
700005a4:	f006 fa1d 	bl	700069e2 <USBD_Start>
700005a8:	4603      	mov	r3, r0
700005aa:	2b00      	cmp	r3, #0
700005ac:	d001      	beq.n	700005b2 <MX_USB_DEVICE_Init+0x96>
  {
    Error_Handler();
700005ae:	f000 f93f 	bl	70000830 <Error_Handler>
  }
}
700005b2:	bf00      	nop
700005b4:	3708      	adds	r7, #8
700005b6:	46bd      	mov	sp, r7
700005b8:	bd80      	pop	{r7, pc}
700005ba:	bf00      	nop
700005bc:	58024400 	.word	0x58024400
700005c0:	58024800 	.word	0x58024800
700005c4:	24000134 	.word	0x24000134
700005c8:	2404b1b0 	.word	0x2404b1b0
700005cc:	24000008 	.word	0x24000008
700005d0:	2400011c 	.word	0x2400011c

700005d4 <MPU_Config>:
  * @brief  Configure the MPU attributes
  * @param  None
  * @retval None
  */
static void MPU_Config(void)
{
700005d4:	b580      	push	{r7, lr}
700005d6:	b084      	sub	sp, #16
700005d8:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct;

  /* Disable the MPU */
  HAL_MPU_Disable();
700005da:	f001 f8e9 	bl	700017b0 <HAL_MPU_Disable>

  /* Configure the MPU for SDRAM */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
700005de:	2301      	movs	r3, #1
700005e0:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.BaseAddress = 0x24000000; //Axisram 0x24000000 sdram 0x70000000
700005e2:	f04f 5310 	mov.w	r3, #603979776	@ 0x24000000
700005e6:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_512KB;
700005e8:	2312      	movs	r3, #18
700005ea:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
700005ec:	2303      	movs	r3, #3
700005ee:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
700005f0:	2301      	movs	r3, #1
700005f2:	73fb      	strb	r3, [r7, #15]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
700005f4:	2300      	movs	r3, #0
700005f6:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
700005f8:	2301      	movs	r3, #1
700005fa:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
700005fc:	2300      	movs	r3, #0
700005fe:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
70000600:	2301      	movs	r3, #1
70000602:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.SubRegionDisable = 0x00;
70000604:	2300      	movs	r3, #0
70000606:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
70000608:	2301      	movs	r3, #1
7000060a:	733b      	strb	r3, [r7, #12]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
7000060c:	463b      	mov	r3, r7
7000060e:	4618      	mov	r0, r3
70000610:	f001 f8ec 	bl	700017ec <HAL_MPU_ConfigRegion>

  /* Enable the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
70000614:	2004      	movs	r0, #4
70000616:	f001 f8a9 	bl	7000176c <HAL_MPU_Enable>
}
7000061a:	bf00      	nop
7000061c:	3710      	adds	r7, #16
7000061e:	46bd      	mov	sp, r7
70000620:	bd80      	pop	{r7, pc}
	...

70000624 <CPU_CACHE_Enable>:
  * @brief  CPU L1-Cache enable
  * @param  None
  * @retval None
  */
static void CPU_CACHE_Enable(void)
{
70000624:	b480      	push	{r7}
70000626:	b085      	sub	sp, #20
70000628:	af00      	add	r7, sp, #0
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
7000062a:	4b34      	ldr	r3, [pc, #208]	@ (700006fc <CPU_CACHE_Enable+0xd8>)
7000062c:	695b      	ldr	r3, [r3, #20]
7000062e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70000632:	2b00      	cmp	r3, #0
70000634:	d11b      	bne.n	7000066e <CPU_CACHE_Enable+0x4a>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
70000636:	f3bf 8f4f 	dsb	sy
}
7000063a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
7000063c:	f3bf 8f6f 	isb	sy
}
70000640:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
70000642:	4b2e      	ldr	r3, [pc, #184]	@ (700006fc <CPU_CACHE_Enable+0xd8>)
70000644:	2200      	movs	r2, #0
70000646:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
7000064a:	f3bf 8f4f 	dsb	sy
}
7000064e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
70000650:	f3bf 8f6f 	isb	sy
}
70000654:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
70000656:	4b29      	ldr	r3, [pc, #164]	@ (700006fc <CPU_CACHE_Enable+0xd8>)
70000658:	695b      	ldr	r3, [r3, #20]
7000065a:	4a28      	ldr	r2, [pc, #160]	@ (700006fc <CPU_CACHE_Enable+0xd8>)
7000065c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
70000660:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
70000662:	f3bf 8f4f 	dsb	sy
}
70000666:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
70000668:	f3bf 8f6f 	isb	sy
}
7000066c:	e000      	b.n	70000670 <CPU_CACHE_Enable+0x4c>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
7000066e:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
70000670:	4b22      	ldr	r3, [pc, #136]	@ (700006fc <CPU_CACHE_Enable+0xd8>)
70000672:	695b      	ldr	r3, [r3, #20]
70000674:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
70000678:	2b00      	cmp	r3, #0
7000067a:	d138      	bne.n	700006ee <CPU_CACHE_Enable+0xca>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
7000067c:	4b1f      	ldr	r3, [pc, #124]	@ (700006fc <CPU_CACHE_Enable+0xd8>)
7000067e:	2200      	movs	r2, #0
70000680:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
70000684:	f3bf 8f4f 	dsb	sy
}
70000688:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
7000068a:	4b1c      	ldr	r3, [pc, #112]	@ (700006fc <CPU_CACHE_Enable+0xd8>)
7000068c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
70000690:	60fb      	str	r3, [r7, #12]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
70000692:	68fb      	ldr	r3, [r7, #12]
70000694:	0b5b      	lsrs	r3, r3, #13
70000696:	f3c3 030e 	ubfx	r3, r3, #0, #15
7000069a:	60bb      	str	r3, [r7, #8]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
7000069c:	68fb      	ldr	r3, [r7, #12]
7000069e:	08db      	lsrs	r3, r3, #3
700006a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
700006a4:	607b      	str	r3, [r7, #4]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
700006a6:	68bb      	ldr	r3, [r7, #8]
700006a8:	015a      	lsls	r2, r3, #5
700006aa:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
700006ae:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
700006b0:	687a      	ldr	r2, [r7, #4]
700006b2:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
700006b4:	4911      	ldr	r1, [pc, #68]	@ (700006fc <CPU_CACHE_Enable+0xd8>)
700006b6:	4313      	orrs	r3, r2
700006b8:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
700006bc:	687b      	ldr	r3, [r7, #4]
700006be:	1e5a      	subs	r2, r3, #1
700006c0:	607a      	str	r2, [r7, #4]
700006c2:	2b00      	cmp	r3, #0
700006c4:	d1ef      	bne.n	700006a6 <CPU_CACHE_Enable+0x82>
    } while(sets-- != 0U);
700006c6:	68bb      	ldr	r3, [r7, #8]
700006c8:	1e5a      	subs	r2, r3, #1
700006ca:	60ba      	str	r2, [r7, #8]
700006cc:	2b00      	cmp	r3, #0
700006ce:	d1e5      	bne.n	7000069c <CPU_CACHE_Enable+0x78>
  __ASM volatile ("dsb 0xF":::"memory");
700006d0:	f3bf 8f4f 	dsb	sy
}
700006d4:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
700006d6:	4b09      	ldr	r3, [pc, #36]	@ (700006fc <CPU_CACHE_Enable+0xd8>)
700006d8:	695b      	ldr	r3, [r3, #20]
700006da:	4a08      	ldr	r2, [pc, #32]	@ (700006fc <CPU_CACHE_Enable+0xd8>)
700006dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
700006e0:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
700006e2:	f3bf 8f4f 	dsb	sy
}
700006e6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
700006e8:	f3bf 8f6f 	isb	sy
}
700006ec:	e000      	b.n	700006f0 <CPU_CACHE_Enable+0xcc>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
700006ee:	bf00      	nop
  /* Enable I-Cache */
  SCB_EnableICache();

  /* Enable D-Cache */
  SCB_EnableDCache();
}
700006f0:	bf00      	nop
700006f2:	3714      	adds	r7, #20
700006f4:	46bd      	mov	sp, r7
700006f6:	f85d 7b04 	ldr.w	r7, [sp], #4
700006fa:	4770      	bx	lr
700006fc:	e000ed00 	.word	0xe000ed00

70000700 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
70000700:	b580      	push	{r7, lr}
70000702:	b0d2      	sub	sp, #328	@ 0x148
70000704:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
70000706:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
7000070a:	229c      	movs	r2, #156	@ 0x9c
7000070c:	2100      	movs	r1, #0
7000070e:	4618      	mov	r0, r3
70000710:	f008 f804 	bl	7000871c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
70000714:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
70000718:	2220      	movs	r2, #32
7000071a:	2100      	movs	r1, #0
7000071c:	4618      	mov	r0, r3
7000071e:	f007 fffd 	bl	7000871c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
70000722:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
70000726:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
7000072a:	4618      	mov	r0, r3
7000072c:	2384      	movs	r3, #132	@ 0x84
7000072e:	461a      	mov	r2, r3
70000730:	2100      	movs	r1, #0
70000732:	f007 fff3 	bl	7000871c <memset>

  __HAL_RCC_FMC_CLK_ENABLE();
70000736:	4b3c      	ldr	r3, [pc, #240]	@ (70000828 <SystemClock_Config+0x128>)
70000738:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
7000073c:	4a3a      	ldr	r2, [pc, #232]	@ (70000828 <SystemClock_Config+0x128>)
7000073e:	f043 0310 	orr.w	r3, r3, #16
70000742:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
70000746:	4b38      	ldr	r3, [pc, #224]	@ (70000828 <SystemClock_Config+0x128>)
70000748:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
7000074c:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
70000750:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
70000754:	601a      	str	r2, [r3, #0]
70000756:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
7000075a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
7000075e:	681b      	ldr	r3, [r3, #0]
  /** Configure the main internal regulator output voltage
  */
  //__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
  //__HAL_RCC_PWR_CLK_ENABLE();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
70000760:	bf00      	nop
70000762:	4b32      	ldr	r3, [pc, #200]	@ (7000082c <SystemClock_Config+0x12c>)
70000764:	695b      	ldr	r3, [r3, #20]
70000766:	f003 0302 	and.w	r3, r3, #2
7000076a:	2b02      	cmp	r3, #2
7000076c:	d1f9      	bne.n	70000762 <SystemClock_Config+0x62>

  /* Configure HSE oscillator and PLL1 */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
7000076e:	2301      	movs	r3, #1
70000770:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  RCC_OscInitStruct.HSEState       = RCC_HSE_BYPASS;  // HSE comes from ST-LINK
70000774:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
70000778:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  RCC_OscInitStruct.PLL1.PLLState  = RCC_PLL_ON;
7000077c:	2302      	movs	r3, #2
7000077e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  RCC_OscInitStruct.PLL1.PLLSource = RCC_PLLSOURCE_HSE;
70000782:	2302      	movs	r3, #2
70000784:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
   * VCO output frequency = VCO input * PLLN = 4 MHz * 125 = 500 MHz
   * SYSCLK (PLL1P)       = VCO / PLLP = 500 MHz / 2 = 250 MHz
   * PLL1Q                = VCO / PLLQ = 500 MHz / 5 = 100 MHz (optional)
   * PLL1R                = VCO / PLLR = 500 MHz / 2 = 250 MHz (for DCMIPP)
   */
  RCC_OscInitStruct.PLL1.PLLM         = 2;
70000788:	2302      	movs	r3, #2
7000078a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  RCC_OscInitStruct.PLL1.PLLN         = 125;
7000078e:	237d      	movs	r3, #125	@ 0x7d
70000790:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  RCC_OscInitStruct.PLL1.PLLP         = 2;
70000794:	2302      	movs	r3, #2
70000796:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  RCC_OscInitStruct.PLL1.PLLQ         = 5;
7000079a:	2305      	movs	r3, #5
7000079c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  RCC_OscInitStruct.PLL1.PLLR         = 2;
700007a0:	2302      	movs	r3, #2
700007a2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
  RCC_OscInitStruct.PLL1.PLLFractional = 0;
700007a6:	2300      	movs	r3, #0
700007a8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4

  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
700007ac:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
700007b0:	4618      	mov	r0, r3
700007b2:	f002 fe7f 	bl	700034b4 <HAL_RCC_OscConfig>
700007b6:	4603      	mov	r3, r0
700007b8:	2b00      	cmp	r3, #0
700007ba:	d001      	beq.n	700007c0 <SystemClock_Config+0xc0>
  {
    Error_Handler();
700007bc:	f000 f838 	bl	70000830 <Error_Handler>
  }

  /* Configure CPU and bus clocks */
  RCC_ClkInitStruct.ClockType      = RCC_CLOCKTYPE_HCLK  | RCC_CLOCKTYPE_SYSCLK |
700007c0:	233f      	movs	r3, #63	@ 0x3f
700007c2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                                     RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2  |
                                     RCC_CLOCKTYPE_PCLK4 | RCC_CLOCKTYPE_PCLK5;
  RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_PLLCLK;  // Use PLL1P
700007c6:	2303      	movs	r3, #3
700007c8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_ClkInitStruct.SYSCLKDivider  = RCC_SYSCLK_DIV1;          // SYSCLK = 250 MHz
700007cc:	2300      	movs	r3, #0
700007ce:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  RCC_ClkInitStruct.AHBCLKDivider  = RCC_HCLK_DIV2;            // HCLK = 125 MHz
700007d2:	2308      	movs	r3, #8
700007d4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;            // APB1 = 62.5 MHz
700007d8:	2304      	movs	r3, #4
700007da:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;            // APB2 = 62.5 MHz
700007de:	2340      	movs	r3, #64	@ 0x40
700007e0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;            // APB4 = 62.5 MHz
700007e4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
700007e8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  RCC_ClkInitStruct.APB5CLKDivider = RCC_APB5_DIV2;            // APB5 = 62.5 MHz
700007ec:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
700007f0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
700007f4:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
700007f8:	2125      	movs	r1, #37	@ 0x25
700007fa:	4618      	mov	r0, r3
700007fc:	f003 f994 	bl	70003b28 <HAL_RCC_ClockConfig>
70000800:	4603      	mov	r3, r0
70000802:	2b00      	cmp	r3, #0
70000804:	d001      	beq.n	7000080a <SystemClock_Config+0x10a>
  {
    Error_Handler();
70000806:	f000 f813 	bl	70000830 <Error_Handler>
  /** Configure DCMIPP clock source */
  //PeriphClkInit.PeriphClockSelection  = RCC_PERIPHCLK_DCMIPP | RCC_PERIPHCLK_USB;
  //PeriphClkInit.DcmippClockSelection  = RCC_DCMIPPCLKSOURCE_PLL1R;
  //PeriphClkInit.UsbClockSelection     = RCC_USBCLKSOURCE_HSE;   // 8 MHz; internal USB PLL scales to 48

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
7000080a:	f107 0308 	add.w	r3, r7, #8
7000080e:	4618      	mov	r0, r3
70000810:	f003 fe06 	bl	70004420 <HAL_RCCEx_PeriphCLKConfig>
70000814:	4603      	mov	r3, r0
70000816:	2b00      	cmp	r3, #0
70000818:	d001      	beq.n	7000081e <SystemClock_Config+0x11e>
  {
    Error_Handler();
7000081a:	f000 f809 	bl	70000830 <Error_Handler>
  }
}
7000081e:	bf00      	nop
70000820:	f507 77a4 	add.w	r7, r7, #328	@ 0x148
70000824:	46bd      	mov	sp, r7
70000826:	bd80      	pop	{r7, pc}
70000828:	58024400 	.word	0x58024400
7000082c:	58024800 	.word	0x58024800

70000830 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
70000830:	b480      	push	{r7}
70000832:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
70000834:	b672      	cpsid	i
}
70000836:	bf00      	nop
  __disable_irq();
  while (1)
70000838:	bf00      	nop
7000083a:	e7fd      	b.n	70000838 <Error_Handler+0x8>

7000083c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
7000083c:	b580      	push	{r7, lr}
7000083e:	b082      	sub	sp, #8
70000840:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */
  PWR_PVDTypeDef sConfigPVD = {0};
70000842:	463b      	mov	r3, r7
70000844:	2200      	movs	r2, #0
70000846:	601a      	str	r2, [r3, #0]
70000848:	605a      	str	r2, [r3, #4]

  /* System interrupt init*/

  /** PVD Configuration
  */
  sConfigPVD.PVDLevel = PWR_PVDLEVEL_EXT_VOL;
7000084a:	23e0      	movs	r3, #224	@ 0xe0
7000084c:	603b      	str	r3, [r7, #0]
  sConfigPVD.Mode = PWR_PVD_MODE_NORMAL;
7000084e:	2300      	movs	r3, #0
70000850:	607b      	str	r3, [r7, #4]
  HAL_PWR_ConfigPVD(&sConfigPVD);
70000852:	463b      	mov	r3, r7
70000854:	4618      	mov	r0, r3
70000856:	f002 fd6f 	bl	70003338 <HAL_PWR_ConfigPVD>

  /** Enable the PVD Output
  */
  HAL_PWR_EnablePVD();
7000085a:	f002 fde7 	bl	7000342c <HAL_PWR_EnablePVD>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
7000085e:	bf00      	nop
70000860:	3708      	adds	r7, #8
70000862:	46bd      	mov	sp, r7
70000864:	bd80      	pop	{r7, pc}
	...

70000868 <HAL_DCMIPP_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdcmipp: DCMIPP handle pointer
  * @retval None
  */
void HAL_DCMIPP_MspInit(DCMIPP_HandleTypeDef* hdcmipp)
{
70000868:	b580      	push	{r7, lr}
7000086a:	b08c      	sub	sp, #48	@ 0x30
7000086c:	af00      	add	r7, sp, #0
7000086e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
70000870:	f107 031c 	add.w	r3, r7, #28
70000874:	2200      	movs	r2, #0
70000876:	601a      	str	r2, [r3, #0]
70000878:	605a      	str	r2, [r3, #4]
7000087a:	609a      	str	r2, [r3, #8]
7000087c:	60da      	str	r2, [r3, #12]
7000087e:	611a      	str	r2, [r3, #16]
  if(hdcmipp->Instance==DCMIPP)
70000880:	687b      	ldr	r3, [r7, #4]
70000882:	681b      	ldr	r3, [r3, #0]
70000884:	4a3a      	ldr	r2, [pc, #232]	@ (70000970 <HAL_DCMIPP_MspInit+0x108>)
70000886:	4293      	cmp	r3, r2
70000888:	d16d      	bne.n	70000966 <HAL_DCMIPP_MspInit+0xfe>
  {
    /* USER CODE BEGIN DCMIPP_MspInit 0 */

    /* USER CODE END DCMIPP_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMIPP_CLK_ENABLE();
7000088a:	4b3a      	ldr	r3, [pc, #232]	@ (70000974 <HAL_DCMIPP_MspInit+0x10c>)
7000088c:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
70000890:	4a38      	ldr	r2, [pc, #224]	@ (70000974 <HAL_DCMIPP_MspInit+0x10c>)
70000892:	f043 0304 	orr.w	r3, r3, #4
70000896:	f8c2 3144 	str.w	r3, [r2, #324]	@ 0x144
7000089a:	4b36      	ldr	r3, [pc, #216]	@ (70000974 <HAL_DCMIPP_MspInit+0x10c>)
7000089c:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
700008a0:	61bb      	str	r3, [r7, #24]
700008a2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
700008a4:	4b33      	ldr	r3, [pc, #204]	@ (70000974 <HAL_DCMIPP_MspInit+0x10c>)
700008a6:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
700008aa:	4a32      	ldr	r2, [pc, #200]	@ (70000974 <HAL_DCMIPP_MspInit+0x10c>)
700008ac:	f043 0308 	orr.w	r3, r3, #8
700008b0:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
700008b4:	4b2f      	ldr	r3, [pc, #188]	@ (70000974 <HAL_DCMIPP_MspInit+0x10c>)
700008b6:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
700008ba:	617b      	str	r3, [r7, #20]
700008bc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
700008be:	4b2d      	ldr	r3, [pc, #180]	@ (70000974 <HAL_DCMIPP_MspInit+0x10c>)
700008c0:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
700008c4:	4a2b      	ldr	r2, [pc, #172]	@ (70000974 <HAL_DCMIPP_MspInit+0x10c>)
700008c6:	f043 0302 	orr.w	r3, r3, #2
700008ca:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
700008ce:	4b29      	ldr	r3, [pc, #164]	@ (70000974 <HAL_DCMIPP_MspInit+0x10c>)
700008d0:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
700008d4:	613b      	str	r3, [r7, #16]
700008d6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
700008d8:	4b26      	ldr	r3, [pc, #152]	@ (70000974 <HAL_DCMIPP_MspInit+0x10c>)
700008da:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
700008de:	4a25      	ldr	r2, [pc, #148]	@ (70000974 <HAL_DCMIPP_MspInit+0x10c>)
700008e0:	f043 0304 	orr.w	r3, r3, #4
700008e4:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
700008e8:	4b22      	ldr	r3, [pc, #136]	@ (70000974 <HAL_DCMIPP_MspInit+0x10c>)
700008ea:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
700008ee:	60fb      	str	r3, [r7, #12]
700008f0:	68fb      	ldr	r3, [r7, #12]
    PC11     ------> DCMIPP_D4
    PB9     ------> DCMIPP_D7
    PB7     ------> DCMIPP_VSYNC
    PD5     ------> DCMIPP_PIXCLK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
700008f2:	2308      	movs	r3, #8
700008f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
700008f6:	2302      	movs	r3, #2
700008f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
700008fa:	2300      	movs	r3, #0
700008fc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMIPP;
700008fe:	230d      	movs	r3, #13
70000900:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
70000902:	f107 031c 	add.w	r3, r7, #28
70000906:	4619      	mov	r1, r3
70000908:	481b      	ldr	r0, [pc, #108]	@ (70000978 <HAL_DCMIPP_MspInit+0x110>)
7000090a:	f001 f921 	bl	70001b50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_7;
7000090e:	f44f 7360 	mov.w	r3, #896	@ 0x380
70000912:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70000914:	2302      	movs	r3, #2
70000916:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
70000918:	2300      	movs	r3, #0
7000091a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMIPP;
7000091c:	230d      	movs	r3, #13
7000091e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
70000920:	f107 031c 	add.w	r3, r7, #28
70000924:	4619      	mov	r1, r3
70000926:	4815      	ldr	r0, [pc, #84]	@ (7000097c <HAL_DCMIPP_MspInit+0x114>)
70000928:	f001 f912 	bl	70001b50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
7000092c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
70000930:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70000932:	2302      	movs	r3, #2
70000934:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
70000936:	2300      	movs	r3, #0
70000938:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMIPP;
7000093a:	230d      	movs	r3, #13
7000093c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
7000093e:	f107 031c 	add.w	r3, r7, #28
70000942:	4619      	mov	r1, r3
70000944:	480e      	ldr	r0, [pc, #56]	@ (70000980 <HAL_DCMIPP_MspInit+0x118>)
70000946:	f001 f903 	bl	70001b50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
7000094a:	2320      	movs	r3, #32
7000094c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
7000094e:	2302      	movs	r3, #2
70000950:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
70000952:	2300      	movs	r3, #0
70000954:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF5_DCMIPP;
70000956:	2305      	movs	r3, #5
70000958:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
7000095a:	f107 031c 	add.w	r3, r7, #28
7000095e:	4619      	mov	r1, r3
70000960:	4805      	ldr	r0, [pc, #20]	@ (70000978 <HAL_DCMIPP_MspInit+0x110>)
70000962:	f001 f8f5 	bl	70001b50 <HAL_GPIO_Init>

    /* USER CODE END DCMIPP_MspInit 1 */

  }

}
70000966:	bf00      	nop
70000968:	3730      	adds	r7, #48	@ 0x30
7000096a:	46bd      	mov	sp, r7
7000096c:	bd80      	pop	{r7, pc}
7000096e:	bf00      	nop
70000970:	50002000 	.word	0x50002000
70000974:	58024400 	.word	0x58024400
70000978:	58020c00 	.word	0x58020c00
7000097c:	58020400 	.word	0x58020400
70000980:	58020800 	.word	0x58020800

70000984 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
70000984:	b480      	push	{r7}
70000986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
70000988:	bf00      	nop
7000098a:	e7fd      	b.n	70000988 <NMI_Handler+0x4>

7000098c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
7000098c:	b480      	push	{r7}
7000098e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
70000990:	bf00      	nop
70000992:	e7fd      	b.n	70000990 <HardFault_Handler+0x4>

70000994 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
70000994:	b480      	push	{r7}
70000996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
70000998:	bf00      	nop
7000099a:	e7fd      	b.n	70000998 <MemManage_Handler+0x4>

7000099c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
7000099c:	b480      	push	{r7}
7000099e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
700009a0:	bf00      	nop
700009a2:	e7fd      	b.n	700009a0 <BusFault_Handler+0x4>

700009a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
700009a4:	b480      	push	{r7}
700009a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
700009a8:	bf00      	nop
700009aa:	e7fd      	b.n	700009a8 <UsageFault_Handler+0x4>

700009ac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
700009ac:	b480      	push	{r7}
700009ae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
700009b0:	bf00      	nop
700009b2:	46bd      	mov	sp, r7
700009b4:	f85d 7b04 	ldr.w	r7, [sp], #4
700009b8:	4770      	bx	lr

700009ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
700009ba:	b480      	push	{r7}
700009bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
700009be:	bf00      	nop
700009c0:	46bd      	mov	sp, r7
700009c2:	f85d 7b04 	ldr.w	r7, [sp], #4
700009c6:	4770      	bx	lr

700009c8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
700009c8:	b480      	push	{r7}
700009ca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
700009cc:	bf00      	nop
700009ce:	46bd      	mov	sp, r7
700009d0:	f85d 7b04 	ldr.w	r7, [sp], #4
700009d4:	4770      	bx	lr

700009d6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
700009d6:	b580      	push	{r7, lr}
700009d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
700009da:	f000 fd53 	bl	70001484 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
700009de:	bf00      	nop
700009e0:	bd80      	pop	{r7, pc}
	...

700009e4 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB OTG HS interrupt.
  */
void OTG_HS_IRQHandler(void)
{
700009e4:	b580      	push	{r7, lr}
700009e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
700009e8:	4802      	ldr	r0, [pc, #8]	@ (700009f4 <OTG_HS_IRQHandler+0x10>)
700009ea:	f001 fb5e 	bl	700020aa <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
700009ee:	bf00      	nop
700009f0:	bd80      	pop	{r7, pc}
700009f2:	bf00      	nop
700009f4:	2404b6d8 	.word	0x2404b6d8

700009f8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
700009f8:	b480      	push	{r7}
700009fa:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
  SCB->VTOR = INTVECT_START;
700009fc:	4b07      	ldr	r3, [pc, #28]	@ (70000a1c <SystemInit+0x24>)
700009fe:	4a08      	ldr	r2, [pc, #32]	@ (70000a20 <SystemInit+0x28>)
70000a00:	609a      	str	r2, [r3, #8]

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
70000a02:	4b06      	ldr	r3, [pc, #24]	@ (70000a1c <SystemInit+0x24>)
70000a04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
70000a08:	4a04      	ldr	r2, [pc, #16]	@ (70000a1c <SystemInit+0x24>)
70000a0a:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
70000a0e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
70000a12:	bf00      	nop
70000a14:	46bd      	mov	sp, r7
70000a16:	f85d 7b04 	ldr.w	r7, [sp], #4
70000a1a:	4770      	bx	lr
70000a1c:	e000ed00 	.word	0xe000ed00
70000a20:	70000000 	.word	0x70000000

70000a24 <USBD_VIDEO_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_VIDEO_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
70000a24:	b580      	push	{r7, lr}
70000a26:	b084      	sub	sp, #16
70000a28:	af00      	add	r7, sp, #0
70000a2a:	6078      	str	r0, [r7, #4]
70000a2c:	460b      	mov	r3, r1
70000a2e:	70fb      	strb	r3, [r7, #3]
  USBD_VIDEO_HandleTypeDef *hVideo;

  /* Allocate Video structure */
  hVideo = (USBD_VIDEO_HandleTypeDef *)USBD_malloc(sizeof(USBD_VIDEO_HandleTypeDef));
70000a30:	2010      	movs	r0, #16
70000a32:	f007 fe2f 	bl	70008694 <USBD_static_malloc>
70000a36:	60f8      	str	r0, [r7, #12]

  if (hVideo == NULL)
70000a38:	68fb      	ldr	r3, [r7, #12]
70000a3a:	2b00      	cmp	r3, #0
70000a3c:	d109      	bne.n	70000a52 <USBD_VIDEO_Init+0x2e>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
70000a3e:	687b      	ldr	r3, [r7, #4]
70000a40:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70000a44:	687b      	ldr	r3, [r7, #4]
70000a46:	32b0      	adds	r2, #176	@ 0xb0
70000a48:	2100      	movs	r1, #0
70000a4a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
70000a4e:	2302      	movs	r3, #2
70000a50:	e03c      	b.n	70000acc <USBD_VIDEO_Init+0xa8>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)hVideo;
70000a52:	687b      	ldr	r3, [r7, #4]
70000a54:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70000a58:	687b      	ldr	r3, [r7, #4]
70000a5a:	32b0      	adds	r2, #176	@ 0xb0
70000a5c:	68f9      	ldr	r1, [r7, #12]
70000a5e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
70000a62:	687b      	ldr	r3, [r7, #4]
70000a64:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70000a68:	687b      	ldr	r3, [r7, #4]
70000a6a:	32b0      	adds	r2, #176	@ 0xb0
70000a6c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
70000a70:	687b      	ldr	r3, [r7, #4]
70000a72:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  /* Initialize structure */
  hVideo->streaming_state = 0;
70000a76:	68fb      	ldr	r3, [r7, #12]
70000a78:	2200      	movs	r2, #0
70000a7a:	73da      	strb	r2, [r3, #15]
  hVideo->frame_id = 0;
70000a7c:	68fb      	ldr	r3, [r7, #12]
70000a7e:	2200      	movs	r2, #0
70000a80:	739a      	strb	r2, [r3, #14]
  hVideo->data_length = 0;
70000a82:	68fb      	ldr	r3, [r7, #12]
70000a84:	2200      	movs	r2, #0
70000a86:	601a      	str	r2, [r3, #0]
  hVideo->bytes_sent = 0;
70000a88:	68fb      	ldr	r3, [r7, #12]
70000a8a:	2200      	movs	r2, #0
70000a8c:	605a      	str	r2, [r3, #4]

  /* Open EP IN */
  (void)USBD_LL_OpenEP(pdev, VIDEO_IN_EP, USBD_EP_TYPE_BULK, VIDEO_PACKET_SIZE);
70000a8e:	f44f 7300 	mov.w	r3, #512	@ 0x200
70000a92:	2202      	movs	r2, #2
70000a94:	2181      	movs	r1, #129	@ 0x81
70000a96:	6878      	ldr	r0, [r7, #4]
70000a98:	f007 fceb 	bl	70008472 <USBD_LL_OpenEP>
  pdev->ep_in[VIDEO_IN_EP & 0xFU].is_used = 1U;
70000a9c:	687b      	ldr	r3, [r7, #4]
70000a9e:	2201      	movs	r2, #1
70000aa0:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Open Interrupt EP */
  (void)USBD_LL_OpenEP(pdev, VIDEO_CMD_EP, USBD_EP_TYPE_INTR, 0x08);
70000aa2:	2308      	movs	r3, #8
70000aa4:	2203      	movs	r2, #3
70000aa6:	2182      	movs	r1, #130	@ 0x82
70000aa8:	6878      	ldr	r0, [r7, #4]
70000aaa:	f007 fce2 	bl	70008472 <USBD_LL_OpenEP>
  pdev->ep_in[VIDEO_CMD_EP & 0xFU].is_used = 1U;
70000aae:	687b      	ldr	r3, [r7, #4]
70000ab0:	2201      	movs	r2, #1
70000ab2:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Initialize the video Interface physical components */
  ((USBD_VIDEO_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
70000ab6:	687b      	ldr	r3, [r7, #4]
70000ab8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
70000abc:	687a      	ldr	r2, [r7, #4]
70000abe:	33b0      	adds	r3, #176	@ 0xb0
70000ac0:	009b      	lsls	r3, r3, #2
70000ac2:	4413      	add	r3, r2
70000ac4:	685b      	ldr	r3, [r3, #4]
70000ac6:	681b      	ldr	r3, [r3, #0]
70000ac8:	4798      	blx	r3

  return (uint8_t)USBD_OK;
70000aca:	2300      	movs	r3, #0
}
70000acc:	4618      	mov	r0, r3
70000ace:	3710      	adds	r7, #16
70000ad0:	46bd      	mov	sp, r7
70000ad2:	bd80      	pop	{r7, pc}

70000ad4 <USBD_VIDEO_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_VIDEO_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
70000ad4:	b580      	push	{r7, lr}
70000ad6:	b082      	sub	sp, #8
70000ad8:	af00      	add	r7, sp, #0
70000ada:	6078      	str	r0, [r7, #4]
70000adc:	460b      	mov	r3, r1
70000ade:	70fb      	strb	r3, [r7, #3]
  /* Close endpoints */
  (void)USBD_LL_CloseEP(pdev, VIDEO_IN_EP);
70000ae0:	2181      	movs	r1, #129	@ 0x81
70000ae2:	6878      	ldr	r0, [r7, #4]
70000ae4:	f007 fceb 	bl	700084be <USBD_LL_CloseEP>
  pdev->ep_in[VIDEO_IN_EP & 0xFU].is_used = 0U;
70000ae8:	687b      	ldr	r3, [r7, #4]
70000aea:	2200      	movs	r2, #0
70000aec:	871a      	strh	r2, [r3, #56]	@ 0x38

  (void)USBD_LL_CloseEP(pdev, VIDEO_CMD_EP);
70000aee:	2182      	movs	r1, #130	@ 0x82
70000af0:	6878      	ldr	r0, [r7, #4]
70000af2:	f007 fce4 	bl	700084be <USBD_LL_CloseEP>
  pdev->ep_in[VIDEO_CMD_EP & 0xFU].is_used = 0U;
70000af6:	687b      	ldr	r3, [r7, #4]
70000af8:	2200      	movs	r2, #0
70000afa:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* DeInit physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
70000afe:	687b      	ldr	r3, [r7, #4]
70000b00:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70000b04:	687b      	ldr	r3, [r7, #4]
70000b06:	32b0      	adds	r2, #176	@ 0xb0
70000b08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70000b0c:	2b00      	cmp	r3, #0
70000b0e:	d01f      	beq.n	70000b50 <USBD_VIDEO_DeInit+0x7c>
  {
    ((USBD_VIDEO_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
70000b10:	687b      	ldr	r3, [r7, #4]
70000b12:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
70000b16:	687a      	ldr	r2, [r7, #4]
70000b18:	33b0      	adds	r3, #176	@ 0xb0
70000b1a:	009b      	lsls	r3, r3, #2
70000b1c:	4413      	add	r3, r2
70000b1e:	685b      	ldr	r3, [r3, #4]
70000b20:	685b      	ldr	r3, [r3, #4]
70000b22:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
70000b24:	687b      	ldr	r3, [r7, #4]
70000b26:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70000b2a:	687b      	ldr	r3, [r7, #4]
70000b2c:	32b0      	adds	r2, #176	@ 0xb0
70000b2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70000b32:	4618      	mov	r0, r3
70000b34:	f007 fdbc 	bl	700086b0 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
70000b38:	687b      	ldr	r3, [r7, #4]
70000b3a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70000b3e:	687b      	ldr	r3, [r7, #4]
70000b40:	32b0      	adds	r2, #176	@ 0xb0
70000b42:	2100      	movs	r1, #0
70000b44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
70000b48:	687b      	ldr	r3, [r7, #4]
70000b4a:	2200      	movs	r2, #0
70000b4c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
70000b50:	2300      	movs	r3, #0
}
70000b52:	4618      	mov	r0, r3
70000b54:	3708      	adds	r7, #8
70000b56:	46bd      	mov	sp, r7
70000b58:	bd80      	pop	{r7, pc}
	...

70000b5c <USBD_VIDEO_Setup>:
  * @param  pdev: device instance
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_VIDEO_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
70000b5c:	b580      	push	{r7, lr}
70000b5e:	b086      	sub	sp, #24
70000b60:	af00      	add	r7, sp, #0
70000b62:	6078      	str	r0, [r7, #4]
70000b64:	6039      	str	r1, [r7, #0]
  USBD_VIDEO_HandleTypeDef *hVideo = (USBD_VIDEO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
70000b66:	687b      	ldr	r3, [r7, #4]
70000b68:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70000b6c:	687b      	ldr	r3, [r7, #4]
70000b6e:	32b0      	adds	r2, #176	@ 0xb0
70000b70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70000b74:	60fb      	str	r3, [r7, #12]
  uint16_t len = 0;
70000b76:	2300      	movs	r3, #0
70000b78:	817b      	strh	r3, [r7, #10]
  uint8_t *pbuf = NULL;
70000b7a:	2300      	movs	r3, #0
70000b7c:	617b      	str	r3, [r7, #20]
  uint16_t status_info = 0U;
70000b7e:	2300      	movs	r3, #0
70000b80:	813b      	strh	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_OK;
70000b82:	2300      	movs	r3, #0
70000b84:	74fb      	strb	r3, [r7, #19]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
70000b86:	683b      	ldr	r3, [r7, #0]
70000b88:	781b      	ldrb	r3, [r3, #0]
70000b8a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
70000b8e:	2b00      	cmp	r3, #0
70000b90:	f000 80af 	beq.w	70000cf2 <USBD_VIDEO_Setup+0x196>
70000b94:	2b20      	cmp	r3, #32
70000b96:	f040 8111 	bne.w	70000dbc <USBD_VIDEO_Setup+0x260>
  {
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
70000b9a:	683b      	ldr	r3, [r7, #0]
70000b9c:	785b      	ldrb	r3, [r3, #1]
70000b9e:	2b01      	cmp	r3, #1
70000ba0:	d01e      	beq.n	70000be0 <USBD_VIDEO_Setup+0x84>
70000ba2:	2b00      	cmp	r3, #0
70000ba4:	f340 8098 	ble.w	70000cd8 <USBD_VIDEO_Setup+0x17c>
70000ba8:	2b87      	cmp	r3, #135	@ 0x87
70000baa:	f300 8095 	bgt.w	70000cd8 <USBD_VIDEO_Setup+0x17c>
70000bae:	2b81      	cmp	r3, #129	@ 0x81
70000bb0:	f2c0 8092 	blt.w	70000cd8 <USBD_VIDEO_Setup+0x17c>
70000bb4:	3b81      	subs	r3, #129	@ 0x81
70000bb6:	2b06      	cmp	r3, #6
70000bb8:	f200 808e 	bhi.w	70000cd8 <USBD_VIDEO_Setup+0x17c>
70000bbc:	a201      	add	r2, pc, #4	@ (adr r2, 70000bc4 <USBD_VIDEO_Setup+0x68>)
70000bbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70000bc2:	bf00      	nop
70000bc4:	70000c1d 	.word	0x70000c1d
70000bc8:	70000c6f 	.word	0x70000c6f
70000bcc:	70000c6f 	.word	0x70000c6f
70000bd0:	70000cd9 	.word	0x70000cd9
70000bd4:	70000cad 	.word	0x70000cad
70000bd8:	70000cc3 	.word	0x70000cc3
70000bdc:	70000c6f 	.word	0x70000c6f
      {
        case SET_CUR:
          if (req->wIndex == 0x0001)  /* VideoStreaming Interface */
70000be0:	683b      	ldr	r3, [r7, #0]
70000be2:	889b      	ldrh	r3, [r3, #4]
70000be4:	2b01      	cmp	r3, #1
70000be6:	d17e      	bne.n	70000ce6 <USBD_VIDEO_Setup+0x18a>
          {
            if (req->wValue == (VS_PROBE_CONTROL << 8))
70000be8:	683b      	ldr	r3, [r7, #0]
70000bea:	885b      	ldrh	r3, [r3, #2]
70000bec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
70000bf0:	d107      	bne.n	70000c02 <USBD_VIDEO_Setup+0xa6>
            {
              (void)USBD_CtlPrepareRx(pdev, (uint8_t *)&videoProbeControl, req->wLength);
70000bf2:	683b      	ldr	r3, [r7, #0]
70000bf4:	88db      	ldrh	r3, [r3, #6]
70000bf6:	461a      	mov	r2, r3
70000bf8:	4976      	ldr	r1, [pc, #472]	@ (70000dd4 <USBD_VIDEO_Setup+0x278>)
70000bfa:	6878      	ldr	r0, [r7, #4]
70000bfc:	f007 f910 	bl	70007e20 <USBD_CtlPrepareRx>
            else if (req->wValue == (VS_COMMIT_CONTROL << 8))
            {
              (void)USBD_CtlPrepareRx(pdev, (uint8_t *)&videoCommitControl, req->wLength);
            }
          }
          break;
70000c00:	e071      	b.n	70000ce6 <USBD_VIDEO_Setup+0x18a>
            else if (req->wValue == (VS_COMMIT_CONTROL << 8))
70000c02:	683b      	ldr	r3, [r7, #0]
70000c04:	885b      	ldrh	r3, [r3, #2]
70000c06:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70000c0a:	d16c      	bne.n	70000ce6 <USBD_VIDEO_Setup+0x18a>
              (void)USBD_CtlPrepareRx(pdev, (uint8_t *)&videoCommitControl, req->wLength);
70000c0c:	683b      	ldr	r3, [r7, #0]
70000c0e:	88db      	ldrh	r3, [r3, #6]
70000c10:	461a      	mov	r2, r3
70000c12:	4971      	ldr	r1, [pc, #452]	@ (70000dd8 <USBD_VIDEO_Setup+0x27c>)
70000c14:	6878      	ldr	r0, [r7, #4]
70000c16:	f007 f903 	bl	70007e20 <USBD_CtlPrepareRx>
          break;
70000c1a:	e064      	b.n	70000ce6 <USBD_VIDEO_Setup+0x18a>

        case GET_CUR:
          if (req->wIndex == 0x0001)  /* VideoStreaming Interface */
70000c1c:	683b      	ldr	r3, [r7, #0]
70000c1e:	889b      	ldrh	r3, [r3, #4]
70000c20:	2b01      	cmp	r3, #1
70000c22:	d112      	bne.n	70000c4a <USBD_VIDEO_Setup+0xee>
          {
            if (req->wValue == (VS_PROBE_CONTROL << 8))
70000c24:	683b      	ldr	r3, [r7, #0]
70000c26:	885b      	ldrh	r3, [r3, #2]
70000c28:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
70000c2c:	d104      	bne.n	70000c38 <USBD_VIDEO_Setup+0xdc>
            {
              pbuf = (uint8_t *)&videoProbeControl;
70000c2e:	4b69      	ldr	r3, [pc, #420]	@ (70000dd4 <USBD_VIDEO_Setup+0x278>)
70000c30:	617b      	str	r3, [r7, #20]
              len = sizeof(videoProbeControl);
70000c32:	2322      	movs	r3, #34	@ 0x22
70000c34:	817b      	strh	r3, [r7, #10]
70000c36:	e008      	b.n	70000c4a <USBD_VIDEO_Setup+0xee>
            }
            else if (req->wValue == (VS_COMMIT_CONTROL << 8))
70000c38:	683b      	ldr	r3, [r7, #0]
70000c3a:	885b      	ldrh	r3, [r3, #2]
70000c3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70000c40:	d103      	bne.n	70000c4a <USBD_VIDEO_Setup+0xee>
            {
              pbuf = (uint8_t *)&videoCommitControl;
70000c42:	4b65      	ldr	r3, [pc, #404]	@ (70000dd8 <USBD_VIDEO_Setup+0x27c>)
70000c44:	617b      	str	r3, [r7, #20]
              len = sizeof(videoCommitControl);
70000c46:	2322      	movs	r3, #34	@ 0x22
70000c48:	817b      	strh	r3, [r7, #10]
            }
          }

          if (pbuf != NULL)
70000c4a:	697b      	ldr	r3, [r7, #20]
70000c4c:	2b00      	cmp	r3, #0
70000c4e:	d04c      	beq.n	70000cea <USBD_VIDEO_Setup+0x18e>
          {
            len = MIN(len, req->wLength);
70000c50:	683b      	ldr	r3, [r7, #0]
70000c52:	88da      	ldrh	r2, [r3, #6]
70000c54:	897b      	ldrh	r3, [r7, #10]
70000c56:	4293      	cmp	r3, r2
70000c58:	bf28      	it	cs
70000c5a:	4613      	movcs	r3, r2
70000c5c:	b29b      	uxth	r3, r3
70000c5e:	817b      	strh	r3, [r7, #10]
            (void)USBD_CtlSendData(pdev, pbuf, len);
70000c60:	897b      	ldrh	r3, [r7, #10]
70000c62:	461a      	mov	r2, r3
70000c64:	6979      	ldr	r1, [r7, #20]
70000c66:	6878      	ldr	r0, [r7, #4]
70000c68:	f007 f8ae 	bl	70007dc8 <USBD_CtlSendData>
          }
          break;
70000c6c:	e03d      	b.n	70000cea <USBD_VIDEO_Setup+0x18e>

        case GET_MIN:
        case GET_MAX:
        case GET_DEF:
          if (req->wIndex == 0x0001)  /* VideoStreaming Interface */
70000c6e:	683b      	ldr	r3, [r7, #0]
70000c70:	889b      	ldrh	r3, [r3, #4]
70000c72:	2b01      	cmp	r3, #1
70000c74:	d108      	bne.n	70000c88 <USBD_VIDEO_Setup+0x12c>
          {
            if (req->wValue == (VS_PROBE_CONTROL << 8))
70000c76:	683b      	ldr	r3, [r7, #0]
70000c78:	885b      	ldrh	r3, [r3, #2]
70000c7a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
70000c7e:	d103      	bne.n	70000c88 <USBD_VIDEO_Setup+0x12c>
            {
              pbuf = (uint8_t *)&videoProbeControl;
70000c80:	4b54      	ldr	r3, [pc, #336]	@ (70000dd4 <USBD_VIDEO_Setup+0x278>)
70000c82:	617b      	str	r3, [r7, #20]
              len = sizeof(videoProbeControl);
70000c84:	2322      	movs	r3, #34	@ 0x22
70000c86:	817b      	strh	r3, [r7, #10]
            }
          }

          if (pbuf != NULL)
70000c88:	697b      	ldr	r3, [r7, #20]
70000c8a:	2b00      	cmp	r3, #0
70000c8c:	d02f      	beq.n	70000cee <USBD_VIDEO_Setup+0x192>
          {
            len = MIN(len, req->wLength);
70000c8e:	683b      	ldr	r3, [r7, #0]
70000c90:	88da      	ldrh	r2, [r3, #6]
70000c92:	897b      	ldrh	r3, [r7, #10]
70000c94:	4293      	cmp	r3, r2
70000c96:	bf28      	it	cs
70000c98:	4613      	movcs	r3, r2
70000c9a:	b29b      	uxth	r3, r3
70000c9c:	817b      	strh	r3, [r7, #10]
            (void)USBD_CtlSendData(pdev, pbuf, len);
70000c9e:	897b      	ldrh	r3, [r7, #10]
70000ca0:	461a      	mov	r2, r3
70000ca2:	6979      	ldr	r1, [r7, #20]
70000ca4:	6878      	ldr	r0, [r7, #4]
70000ca6:	f007 f88f 	bl	70007dc8 <USBD_CtlSendData>
          }
          break;
70000caa:	e020      	b.n	70000cee <USBD_VIDEO_Setup+0x192>

        case GET_LEN:
          len = sizeof(videoProbeControl);
70000cac:	2322      	movs	r3, #34	@ 0x22
70000cae:	817b      	strh	r3, [r7, #10]
          pbuf = (uint8_t *)&len;
70000cb0:	f107 030a 	add.w	r3, r7, #10
70000cb4:	617b      	str	r3, [r7, #20]
          (void)USBD_CtlSendData(pdev, pbuf, 2);
70000cb6:	2202      	movs	r2, #2
70000cb8:	6979      	ldr	r1, [r7, #20]
70000cba:	6878      	ldr	r0, [r7, #4]
70000cbc:	f007 f884 	bl	70007dc8 <USBD_CtlSendData>
          break;
70000cc0:	e016      	b.n	70000cf0 <USBD_VIDEO_Setup+0x194>

        case GET_INFO:
          pbuf = (uint8_t *)&status_info;
70000cc2:	f107 0308 	add.w	r3, r7, #8
70000cc6:	617b      	str	r3, [r7, #20]
          status_info = 0x0003;  /* GET/SET supported */
70000cc8:	2303      	movs	r3, #3
70000cca:	813b      	strh	r3, [r7, #8]
          (void)USBD_CtlSendData(pdev, pbuf, 2);
70000ccc:	2202      	movs	r2, #2
70000cce:	6979      	ldr	r1, [r7, #20]
70000cd0:	6878      	ldr	r0, [r7, #4]
70000cd2:	f007 f879 	bl	70007dc8 <USBD_CtlSendData>
          break;
70000cd6:	e00b      	b.n	70000cf0 <USBD_VIDEO_Setup+0x194>

        default:
          USBD_CtlError(pdev, req);
70000cd8:	6839      	ldr	r1, [r7, #0]
70000cda:	6878      	ldr	r0, [r7, #4]
70000cdc:	f006 fff7 	bl	70007cce <USBD_CtlError>
          ret = USBD_FAIL;
70000ce0:	2303      	movs	r3, #3
70000ce2:	74fb      	strb	r3, [r7, #19]
          break;
70000ce4:	e004      	b.n	70000cf0 <USBD_VIDEO_Setup+0x194>
          break;
70000ce6:	bf00      	nop
70000ce8:	e06f      	b.n	70000dca <USBD_VIDEO_Setup+0x26e>
          break;
70000cea:	bf00      	nop
70000cec:	e06d      	b.n	70000dca <USBD_VIDEO_Setup+0x26e>
          break;
70000cee:	bf00      	nop
      }
      break;
70000cf0:	e06b      	b.n	70000dca <USBD_VIDEO_Setup+0x26e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
70000cf2:	683b      	ldr	r3, [r7, #0]
70000cf4:	785b      	ldrb	r3, [r3, #1]
70000cf6:	2b0b      	cmp	r3, #11
70000cf8:	d857      	bhi.n	70000daa <USBD_VIDEO_Setup+0x24e>
70000cfa:	a201      	add	r2, pc, #4	@ (adr r2, 70000d00 <USBD_VIDEO_Setup+0x1a4>)
70000cfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70000d00:	70000d31 	.word	0x70000d31
70000d04:	70000db9 	.word	0x70000db9
70000d08:	70000dab 	.word	0x70000dab
70000d0c:	70000dab 	.word	0x70000dab
70000d10:	70000dab 	.word	0x70000dab
70000d14:	70000dab 	.word	0x70000dab
70000d18:	70000dab 	.word	0x70000dab
70000d1c:	70000dab 	.word	0x70000dab
70000d20:	70000dab 	.word	0x70000dab
70000d24:	70000dab 	.word	0x70000dab
70000d28:	70000d5b 	.word	0x70000d5b
70000d2c:	70000d85 	.word	0x70000d85
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
70000d30:	687b      	ldr	r3, [r7, #4]
70000d32:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70000d36:	b2db      	uxtb	r3, r3
70000d38:	2b03      	cmp	r3, #3
70000d3a:	d107      	bne.n	70000d4c <USBD_VIDEO_Setup+0x1f0>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
70000d3c:	f107 0308 	add.w	r3, r7, #8
70000d40:	2202      	movs	r2, #2
70000d42:	4619      	mov	r1, r3
70000d44:	6878      	ldr	r0, [r7, #4]
70000d46:	f007 f83f 	bl	70007dc8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
70000d4a:	e036      	b.n	70000dba <USBD_VIDEO_Setup+0x25e>
            USBD_CtlError(pdev, req);
70000d4c:	6839      	ldr	r1, [r7, #0]
70000d4e:	6878      	ldr	r0, [r7, #4]
70000d50:	f006 ffbd 	bl	70007cce <USBD_CtlError>
            ret = USBD_FAIL;
70000d54:	2303      	movs	r3, #3
70000d56:	74fb      	strb	r3, [r7, #19]
          break;
70000d58:	e02f      	b.n	70000dba <USBD_VIDEO_Setup+0x25e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
70000d5a:	687b      	ldr	r3, [r7, #4]
70000d5c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70000d60:	b2db      	uxtb	r3, r3
70000d62:	2b03      	cmp	r3, #3
70000d64:	d107      	bne.n	70000d76 <USBD_VIDEO_Setup+0x21a>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hVideo->streaming_state, 1U);
70000d66:	68fb      	ldr	r3, [r7, #12]
70000d68:	330f      	adds	r3, #15
70000d6a:	2201      	movs	r2, #1
70000d6c:	4619      	mov	r1, r3
70000d6e:	6878      	ldr	r0, [r7, #4]
70000d70:	f007 f82a 	bl	70007dc8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
70000d74:	e021      	b.n	70000dba <USBD_VIDEO_Setup+0x25e>
            USBD_CtlError(pdev, req);
70000d76:	6839      	ldr	r1, [r7, #0]
70000d78:	6878      	ldr	r0, [r7, #4]
70000d7a:	f006 ffa8 	bl	70007cce <USBD_CtlError>
            ret = USBD_FAIL;
70000d7e:	2303      	movs	r3, #3
70000d80:	74fb      	strb	r3, [r7, #19]
          break;
70000d82:	e01a      	b.n	70000dba <USBD_VIDEO_Setup+0x25e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
70000d84:	687b      	ldr	r3, [r7, #4]
70000d86:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70000d8a:	b2db      	uxtb	r3, r3
70000d8c:	2b03      	cmp	r3, #3
70000d8e:	d105      	bne.n	70000d9c <USBD_VIDEO_Setup+0x240>
          {
            hVideo->streaming_state = (uint8_t)(req->wValue);
70000d90:	683b      	ldr	r3, [r7, #0]
70000d92:	885b      	ldrh	r3, [r3, #2]
70000d94:	b2da      	uxtb	r2, r3
70000d96:	68fb      	ldr	r3, [r7, #12]
70000d98:	73da      	strb	r2, [r3, #15]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
70000d9a:	e00e      	b.n	70000dba <USBD_VIDEO_Setup+0x25e>
            USBD_CtlError(pdev, req);
70000d9c:	6839      	ldr	r1, [r7, #0]
70000d9e:	6878      	ldr	r0, [r7, #4]
70000da0:	f006 ff95 	bl	70007cce <USBD_CtlError>
            ret = USBD_FAIL;
70000da4:	2303      	movs	r3, #3
70000da6:	74fb      	strb	r3, [r7, #19]
          break;
70000da8:	e007      	b.n	70000dba <USBD_VIDEO_Setup+0x25e>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
70000daa:	6839      	ldr	r1, [r7, #0]
70000dac:	6878      	ldr	r0, [r7, #4]
70000dae:	f006 ff8e 	bl	70007cce <USBD_CtlError>
          ret = USBD_FAIL;
70000db2:	2303      	movs	r3, #3
70000db4:	74fb      	strb	r3, [r7, #19]
          break;
70000db6:	e000      	b.n	70000dba <USBD_VIDEO_Setup+0x25e>
          break;
70000db8:	bf00      	nop
      }
      break;
70000dba:	e006      	b.n	70000dca <USBD_VIDEO_Setup+0x26e>

    default:
      USBD_CtlError(pdev, req);
70000dbc:	6839      	ldr	r1, [r7, #0]
70000dbe:	6878      	ldr	r0, [r7, #4]
70000dc0:	f006 ff85 	bl	70007cce <USBD_CtlError>
      ret = USBD_FAIL;
70000dc4:	2303      	movs	r3, #3
70000dc6:	74fb      	strb	r3, [r7, #19]
      break;
70000dc8:	bf00      	nop
  }

  return (uint8_t)ret;
70000dca:	7cfb      	ldrb	r3, [r7, #19]
}
70000dcc:	4618      	mov	r0, r3
70000dce:	3718      	adds	r7, #24
70000dd0:	46bd      	mov	sp, r7
70000dd2:	bd80      	pop	{r7, pc}
70000dd4:	24000040 	.word	0x24000040
70000dd8:	2404b494 	.word	0x2404b494

70000ddc <USBD_VIDEO_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_VIDEO_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
70000ddc:	b580      	push	{r7, lr}
70000dde:	f5ad 7d06 	sub.w	sp, sp, #536	@ 0x218
70000de2:	af00      	add	r7, sp, #0
70000de4:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70000de8:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
70000dec:	6018      	str	r0, [r3, #0]
70000dee:	460a      	mov	r2, r1
70000df0:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70000df4:	f2a3 2315 	subw	r3, r3, #533	@ 0x215
70000df8:	701a      	strb	r2, [r3, #0]
  USBD_VIDEO_HandleTypeDef *hVideo = (USBD_VIDEO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
70000dfa:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70000dfe:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
70000e02:	681b      	ldr	r3, [r3, #0]
70000e04:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70000e08:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70000e0c:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
70000e10:	681b      	ldr	r3, [r3, #0]
70000e12:	32b0      	adds	r2, #176	@ 0xb0
70000e14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70000e18:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214

  if (epnum == (VIDEO_IN_EP & 0x7F))
70000e1c:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70000e20:	f2a3 2315 	subw	r3, r3, #533	@ 0x215
70000e24:	781b      	ldrb	r3, [r3, #0]
70000e26:	2b01      	cmp	r3, #1
70000e28:	d176      	bne.n	70000f18 <USBD_VIDEO_DataIn+0x13c>
  {
    /* Continue sending frame data if there's more to send */
    if (hVideo->bytes_sent < hVideo->data_length)
70000e2a:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70000e2e:	685a      	ldr	r2, [r3, #4]
70000e30:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70000e34:	681b      	ldr	r3, [r3, #0]
70000e36:	429a      	cmp	r2, r3
70000e38:	d25d      	bcs.n	70000ef6 <USBD_VIDEO_DataIn+0x11a>
    {
      uint32_t remaining = hVideo->data_length - hVideo->bytes_sent;
70000e3a:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70000e3e:	681a      	ldr	r2, [r3, #0]
70000e40:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70000e44:	685b      	ldr	r3, [r3, #4]
70000e46:	1ad3      	subs	r3, r2, r3
70000e48:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
      uint32_t packet_size = (remaining > (VIDEO_PACKET_SIZE - UVC_PAYLOAD_HEADER_SIZE)) ?
70000e4c:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
70000e50:	f5b3 7fff 	cmp.w	r3, #510	@ 0x1fe
70000e54:	bf28      	it	cs
70000e56:	f44f 73ff 	movcs.w	r3, #510	@ 0x1fe
70000e5a:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c

      /* Prepare packet with header */
      uint8_t packet[VIDEO_PACKET_SIZE];

      /* Copy header */
      packet[0] = UVC_PAYLOAD_HEADER_SIZE;
70000e5e:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70000e62:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
70000e66:	2202      	movs	r2, #2
70000e68:	701a      	strb	r2, [r3, #0]
      packet[1] = hVideo->header[1];
70000e6a:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70000e6e:	7b5a      	ldrb	r2, [r3, #13]
70000e70:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70000e74:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
70000e78:	705a      	strb	r2, [r3, #1]

      /* Check if this is the last packet */
      if (hVideo->bytes_sent + packet_size >= hVideo->data_length)
70000e7a:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70000e7e:	685a      	ldr	r2, [r3, #4]
70000e80:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
70000e84:	441a      	add	r2, r3
70000e86:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70000e8a:	681b      	ldr	r3, [r3, #0]
70000e8c:	429a      	cmp	r2, r3
70000e8e:	d30c      	bcc.n	70000eaa <USBD_VIDEO_DataIn+0xce>
      {
        packet[1] |= UVC_HEADER_EOF;  /* Mark end of frame */
70000e90:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70000e94:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
70000e98:	785b      	ldrb	r3, [r3, #1]
70000e9a:	f043 0302 	orr.w	r3, r3, #2
70000e9e:	b2da      	uxtb	r2, r3
70000ea0:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70000ea4:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
70000ea8:	705a      	strb	r2, [r3, #1]
      }

      /* Copy data */
      memcpy(&packet[UVC_PAYLOAD_HEADER_SIZE],
             &hVideo->data_buffer[hVideo->bytes_sent],
70000eaa:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70000eae:	689a      	ldr	r2, [r3, #8]
70000eb0:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70000eb4:	685b      	ldr	r3, [r3, #4]
70000eb6:	18d1      	adds	r1, r2, r3
      memcpy(&packet[UVC_PAYLOAD_HEADER_SIZE],
70000eb8:	f107 030c 	add.w	r3, r7, #12
70000ebc:	3302      	adds	r3, #2
70000ebe:	f8d7 220c 	ldr.w	r2, [r7, #524]	@ 0x20c
70000ec2:	4618      	mov	r0, r3
70000ec4:	f007 fc56 	bl	70008774 <memcpy>
             packet_size);

      /* Send packet */
      USBD_LL_Transmit(pdev, VIDEO_IN_EP, packet, packet_size + UVC_PAYLOAD_HEADER_SIZE);
70000ec8:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
70000ecc:	3302      	adds	r3, #2
70000ece:	f107 020c 	add.w	r2, r7, #12
70000ed2:	f507 7106 	add.w	r1, r7, #536	@ 0x218
70000ed6:	f5a1 7005 	sub.w	r0, r1, #532	@ 0x214
70000eda:	2181      	movs	r1, #129	@ 0x81
70000edc:	6800      	ldr	r0, [r0, #0]
70000ede:	f007 fb96 	bl	7000860e <USBD_LL_Transmit>

      hVideo->bytes_sent += packet_size;
70000ee2:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70000ee6:	685a      	ldr	r2, [r3, #4]
70000ee8:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
70000eec:	441a      	add	r2, r3
70000eee:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70000ef2:	605a      	str	r2, [r3, #4]
70000ef4:	e010      	b.n	70000f18 <USBD_VIDEO_DataIn+0x13c>
    }
    else
    {
      /* Frame transmission complete, toggle frame ID */
      hVideo->frame_id ^= 1;
70000ef6:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70000efa:	7b9b      	ldrb	r3, [r3, #14]
70000efc:	f083 0301 	eor.w	r3, r3, #1
70000f00:	b2da      	uxtb	r2, r3
70000f02:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70000f06:	739a      	strb	r2, [r3, #14]
      hVideo->bytes_sent = 0;
70000f08:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70000f0c:	2200      	movs	r2, #0
70000f0e:	605a      	str	r2, [r3, #4]
      hVideo->data_length = 0;
70000f10:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70000f14:	2200      	movs	r2, #0
70000f16:	601a      	str	r2, [r3, #0]
    }
  }

  return (uint8_t)USBD_OK;
70000f18:	2300      	movs	r3, #0
}
70000f1a:	4618      	mov	r0, r3
70000f1c:	f507 7706 	add.w	r7, r7, #536	@ 0x218
70000f20:	46bd      	mov	sp, r7
70000f22:	bd80      	pop	{r7, pc}

70000f24 <USBD_VIDEO_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_VIDEO_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
70000f24:	b480      	push	{r7}
70000f26:	b083      	sub	sp, #12
70000f28:	af00      	add	r7, sp, #0
70000f2a:	6078      	str	r0, [r7, #4]
70000f2c:	460b      	mov	r3, r1
70000f2e:	70fb      	strb	r3, [r7, #3]
  return (uint8_t)USBD_OK;
70000f30:	2300      	movs	r3, #0
}
70000f32:	4618      	mov	r0, r3
70000f34:	370c      	adds	r7, #12
70000f36:	46bd      	mov	sp, r7
70000f38:	f85d 7b04 	ldr.w	r7, [sp], #4
70000f3c:	4770      	bx	lr

70000f3e <USBD_VIDEO_EP0_RxReady>:
  * @brief  USBD_VIDEO_EP0_RxReady
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_VIDEO_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
70000f3e:	b580      	push	{r7, lr}
70000f40:	b084      	sub	sp, #16
70000f42:	af00      	add	r7, sp, #0
70000f44:	6078      	str	r0, [r7, #4]
  USBD_VIDEO_HandleTypeDef *hVideo = (USBD_VIDEO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
70000f46:	687b      	ldr	r3, [r7, #4]
70000f48:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70000f4c:	687b      	ldr	r3, [r7, #4]
70000f4e:	32b0      	adds	r2, #176	@ 0xb0
70000f50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70000f54:	60fb      	str	r3, [r7, #12]

  if (hVideo->streaming_state == 1U)
70000f56:	68fb      	ldr	r3, [r7, #12]
70000f58:	7bdb      	ldrb	r3, [r3, #15]
70000f5a:	2b01      	cmp	r3, #1
70000f5c:	d10c      	bne.n	70000f78 <USBD_VIDEO_EP0_RxReady+0x3a>
  {
    /* Streaming interface is active */
    ((USBD_VIDEO_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(0, NULL, 0);
70000f5e:	687b      	ldr	r3, [r7, #4]
70000f60:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
70000f64:	687a      	ldr	r2, [r7, #4]
70000f66:	33b0      	adds	r3, #176	@ 0xb0
70000f68:	009b      	lsls	r3, r3, #2
70000f6a:	4413      	add	r3, r2
70000f6c:	685b      	ldr	r3, [r3, #4]
70000f6e:	689b      	ldr	r3, [r3, #8]
70000f70:	2200      	movs	r2, #0
70000f72:	2100      	movs	r1, #0
70000f74:	2000      	movs	r0, #0
70000f76:	4798      	blx	r3
  }

  return (uint8_t)USBD_OK;
70000f78:	2300      	movs	r3, #0
}
70000f7a:	4618      	mov	r0, r3
70000f7c:	3710      	adds	r7, #16
70000f7e:	46bd      	mov	sp, r7
70000f80:	bd80      	pop	{r7, pc}
	...

70000f84 <USBD_VIDEO_GetFSCfgDesc>:
  * @brief  USBD_VIDEO_GetFSCfgDesc
  * @param  length: pointer to data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_VIDEO_GetFSCfgDesc(uint16_t *length)
{
70000f84:	b480      	push	{r7}
70000f86:	b083      	sub	sp, #12
70000f88:	af00      	add	r7, sp, #0
70000f8a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_VIDEO_CfgDesc);
70000f8c:	687b      	ldr	r3, [r7, #4]
70000f8e:	22a9      	movs	r2, #169	@ 0xa9
70000f90:	801a      	strh	r2, [r3, #0]
  return USBD_VIDEO_CfgDesc;
70000f92:	4b03      	ldr	r3, [pc, #12]	@ (70000fa0 <USBD_VIDEO_GetFSCfgDesc+0x1c>)
}
70000f94:	4618      	mov	r0, r3
70000f96:	370c      	adds	r7, #12
70000f98:	46bd      	mov	sp, r7
70000f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
70000f9e:	4770      	bx	lr
70000fa0:	24000064 	.word	0x24000064

70000fa4 <USBD_VIDEO_GetHSCfgDesc>:
  * @brief  USBD_VIDEO_GetHSCfgDesc
  * @param  length: pointer to data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_VIDEO_GetHSCfgDesc(uint16_t *length)
{
70000fa4:	b480      	push	{r7}
70000fa6:	b083      	sub	sp, #12
70000fa8:	af00      	add	r7, sp, #0
70000faa:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_VIDEO_CfgDesc);
70000fac:	687b      	ldr	r3, [r7, #4]
70000fae:	22a9      	movs	r2, #169	@ 0xa9
70000fb0:	801a      	strh	r2, [r3, #0]
  return USBD_VIDEO_CfgDesc;
70000fb2:	4b03      	ldr	r3, [pc, #12]	@ (70000fc0 <USBD_VIDEO_GetHSCfgDesc+0x1c>)
}
70000fb4:	4618      	mov	r0, r3
70000fb6:	370c      	adds	r7, #12
70000fb8:	46bd      	mov	sp, r7
70000fba:	f85d 7b04 	ldr.w	r7, [sp], #4
70000fbe:	4770      	bx	lr
70000fc0:	24000064 	.word	0x24000064

70000fc4 <USBD_VIDEO_GetDeviceQualifierDesc>:
  * @brief  USBD_VIDEO_GetDeviceQualifierDesc
  * @param  length: pointer to data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_VIDEO_GetDeviceQualifierDesc(uint16_t *length)
{
70000fc4:	b480      	push	{r7}
70000fc6:	b083      	sub	sp, #12
70000fc8:	af00      	add	r7, sp, #0
70000fca:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_VIDEO_DeviceQualifierDesc);
70000fcc:	687b      	ldr	r3, [r7, #4]
70000fce:	220a      	movs	r2, #10
70000fd0:	801a      	strh	r2, [r3, #0]
  return USBD_VIDEO_DeviceQualifierDesc;
70000fd2:	4b03      	ldr	r3, [pc, #12]	@ (70000fe0 <USBD_VIDEO_GetDeviceQualifierDesc+0x1c>)
}
70000fd4:	4618      	mov	r0, r3
70000fd6:	370c      	adds	r7, #12
70000fd8:	46bd      	mov	sp, r7
70000fda:	f85d 7b04 	ldr.w	r7, [sp], #4
70000fde:	4770      	bx	lr
70000fe0:	24000110 	.word	0x24000110

70000fe4 <USBD_VIDEO_RegisterInterface>:
  * @param  pdev: device instance
  * @param  fops: Video Interface callback
  * @retval status
  */
uint8_t USBD_VIDEO_RegisterInterface(USBD_HandleTypeDef *pdev, USBD_VIDEO_ItfTypeDef *fops)
{
70000fe4:	b480      	push	{r7}
70000fe6:	b083      	sub	sp, #12
70000fe8:	af00      	add	r7, sp, #0
70000fea:	6078      	str	r0, [r7, #4]
70000fec:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
70000fee:	683b      	ldr	r3, [r7, #0]
70000ff0:	2b00      	cmp	r3, #0
70000ff2:	d101      	bne.n	70000ff8 <USBD_VIDEO_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
70000ff4:	2303      	movs	r3, #3
70000ff6:	e009      	b.n	7000100c <USBD_VIDEO_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
70000ff8:	687b      	ldr	r3, [r7, #4]
70000ffa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
70000ffe:	687a      	ldr	r2, [r7, #4]
70001000:	33b0      	adds	r3, #176	@ 0xb0
70001002:	009b      	lsls	r3, r3, #2
70001004:	4413      	add	r3, r2
70001006:	683a      	ldr	r2, [r7, #0]
70001008:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
7000100a:	2300      	movs	r3, #0
}
7000100c:	4618      	mov	r0, r3
7000100e:	370c      	adds	r7, #12
70001010:	46bd      	mov	sp, r7
70001012:	f85d 7b04 	ldr.w	r7, [sp], #4
70001016:	4770      	bx	lr

70001018 <USBD_VIDEO_SendFrame>:
  * @param  pbuf: pointer to frame buffer
  * @param  size: frame size
  * @retval status
  */
uint8_t USBD_VIDEO_SendFrame(USBD_HandleTypeDef *pdev, uint8_t *pbuf, uint32_t size)
{
70001018:	b580      	push	{r7, lr}
7000101a:	f5ad 7d06 	sub.w	sp, sp, #536	@ 0x218
7000101e:	af00      	add	r7, sp, #0
70001020:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70001024:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
70001028:	6018      	str	r0, [r3, #0]
7000102a:	f507 7306 	add.w	r3, r7, #536	@ 0x218
7000102e:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
70001032:	6019      	str	r1, [r3, #0]
70001034:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70001038:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
7000103c:	601a      	str	r2, [r3, #0]
  USBD_VIDEO_HandleTypeDef *hVideo = (USBD_VIDEO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
7000103e:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70001042:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
70001046:	681b      	ldr	r3, [r3, #0]
70001048:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
7000104c:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70001050:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
70001054:	681b      	ldr	r3, [r3, #0]
70001056:	32b0      	adds	r2, #176	@ 0xb0
70001058:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
7000105c:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214

  if (hVideo == NULL)
70001060:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70001064:	2b00      	cmp	r3, #0
70001066:	d101      	bne.n	7000106c <USBD_VIDEO_SendFrame+0x54>
  {
    return (uint8_t)USBD_FAIL;
70001068:	2303      	movs	r3, #3
7000106a:	e088      	b.n	7000117e <USBD_VIDEO_SendFrame+0x166>
  }

  /* Check if streaming is active */
  if (hVideo->streaming_state != 1U)
7000106c:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70001070:	7bdb      	ldrb	r3, [r3, #15]
70001072:	2b01      	cmp	r3, #1
70001074:	d001      	beq.n	7000107a <USBD_VIDEO_SendFrame+0x62>
  {
    return (uint8_t)USBD_BUSY;
70001076:	2301      	movs	r3, #1
70001078:	e081      	b.n	7000117e <USBD_VIDEO_SendFrame+0x166>
  }

  /* Check if previous frame is still being transmitted */
  if (hVideo->data_length != 0)
7000107a:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
7000107e:	681b      	ldr	r3, [r3, #0]
70001080:	2b00      	cmp	r3, #0
70001082:	d001      	beq.n	70001088 <USBD_VIDEO_SendFrame+0x70>
  {
    return (uint8_t)USBD_BUSY;
70001084:	2301      	movs	r3, #1
70001086:	e07a      	b.n	7000117e <USBD_VIDEO_SendFrame+0x166>
  }

  /* Store frame information */
  hVideo->data_buffer = pbuf;
70001088:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
7000108c:	f507 7206 	add.w	r2, r7, #536	@ 0x218
70001090:	f5a2 7204 	sub.w	r2, r2, #528	@ 0x210
70001094:	6812      	ldr	r2, [r2, #0]
70001096:	609a      	str	r2, [r3, #8]
  hVideo->data_length = size;
70001098:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
7000109c:	f507 7206 	add.w	r2, r7, #536	@ 0x218
700010a0:	f5a2 7205 	sub.w	r2, r2, #532	@ 0x214
700010a4:	6812      	ldr	r2, [r2, #0]
700010a6:	601a      	str	r2, [r3, #0]
  hVideo->bytes_sent = 0;
700010a8:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
700010ac:	2200      	movs	r2, #0
700010ae:	605a      	str	r2, [r3, #4]

  /* Prepare header */
  hVideo->header[0] = UVC_PAYLOAD_HEADER_SIZE;
700010b0:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
700010b4:	2202      	movs	r2, #2
700010b6:	731a      	strb	r2, [r3, #12]
  hVideo->header[1] = UVC_HEADER_FID;
700010b8:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
700010bc:	2201      	movs	r2, #1
700010be:	735a      	strb	r2, [r3, #13]

  if (hVideo->frame_id)
700010c0:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
700010c4:	7b9b      	ldrb	r3, [r3, #14]
700010c6:	2b00      	cmp	r3, #0
700010c8:	d008      	beq.n	700010dc <USBD_VIDEO_SendFrame+0xc4>
  {
    hVideo->header[1] |= UVC_HEADER_FID;
700010ca:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
700010ce:	7b5b      	ldrb	r3, [r3, #13]
700010d0:	f043 0301 	orr.w	r3, r3, #1
700010d4:	b2da      	uxtb	r2, r3
700010d6:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
700010da:	735a      	strb	r2, [r3, #13]
  }

  /* Send first packet */
  uint32_t first_packet_size = (size > (VIDEO_PACKET_SIZE - UVC_PAYLOAD_HEADER_SIZE)) ?
700010dc:	f507 7306 	add.w	r3, r7, #536	@ 0x218
700010e0:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
700010e4:	681b      	ldr	r3, [r3, #0]
700010e6:	f5b3 7fff 	cmp.w	r3, #510	@ 0x1fe
700010ea:	bf28      	it	cs
700010ec:	f44f 73ff 	movcs.w	r3, #510	@ 0x1fe
700010f0:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
                                (VIDEO_PACKET_SIZE - UVC_PAYLOAD_HEADER_SIZE) : size;

  uint8_t packet[VIDEO_PACKET_SIZE];

  /* Copy header */
  packet[0] = hVideo->header[0];
700010f4:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
700010f8:	7b1a      	ldrb	r2, [r3, #12]
700010fa:	f507 7306 	add.w	r3, r7, #536	@ 0x218
700010fe:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
70001102:	701a      	strb	r2, [r3, #0]
  packet[1] = hVideo->header[1];
70001104:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70001108:	7b5a      	ldrb	r2, [r3, #13]
7000110a:	f507 7306 	add.w	r3, r7, #536	@ 0x218
7000110e:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
70001112:	705a      	strb	r2, [r3, #1]

  /* Check if entire frame fits in one packet */
  if (first_packet_size >= size)
70001114:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70001118:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
7000111c:	f8d7 2210 	ldr.w	r2, [r7, #528]	@ 0x210
70001120:	681b      	ldr	r3, [r3, #0]
70001122:	429a      	cmp	r2, r3
70001124:	d30c      	bcc.n	70001140 <USBD_VIDEO_SendFrame+0x128>
  {
    packet[1] |= UVC_HEADER_EOF;  /* Mark end of frame */
70001126:	f507 7306 	add.w	r3, r7, #536	@ 0x218
7000112a:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
7000112e:	785b      	ldrb	r3, [r3, #1]
70001130:	f043 0302 	orr.w	r3, r3, #2
70001134:	b2da      	uxtb	r2, r3
70001136:	f507 7306 	add.w	r3, r7, #536	@ 0x218
7000113a:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
7000113e:	705a      	strb	r2, [r3, #1]
  }

  /* Copy data */
  memcpy(&packet[UVC_PAYLOAD_HEADER_SIZE], pbuf, first_packet_size);
70001140:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70001144:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
70001148:	f107 0210 	add.w	r2, r7, #16
7000114c:	1c90      	adds	r0, r2, #2
7000114e:	f8d7 2210 	ldr.w	r2, [r7, #528]	@ 0x210
70001152:	6819      	ldr	r1, [r3, #0]
70001154:	f007 fb0e 	bl	70008774 <memcpy>

  /* Transmit */
  USBD_LL_Transmit(pdev, VIDEO_IN_EP, packet, first_packet_size + UVC_PAYLOAD_HEADER_SIZE);
70001158:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
7000115c:	3302      	adds	r3, #2
7000115e:	f107 0210 	add.w	r2, r7, #16
70001162:	f507 7106 	add.w	r1, r7, #536	@ 0x218
70001166:	f5a1 7003 	sub.w	r0, r1, #524	@ 0x20c
7000116a:	2181      	movs	r1, #129	@ 0x81
7000116c:	6800      	ldr	r0, [r0, #0]
7000116e:	f007 fa4e 	bl	7000860e <USBD_LL_Transmit>

  hVideo->bytes_sent = first_packet_size;
70001172:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70001176:	f8d7 2210 	ldr.w	r2, [r7, #528]	@ 0x210
7000117a:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
7000117c:	2300      	movs	r3, #0
}
7000117e:	4618      	mov	r0, r3
70001180:	f507 7706 	add.w	r7, r7, #536	@ 0x218
70001184:	46bd      	mov	sp, r7
70001186:	bd80      	pop	{r7, pc}

70001188 <VIDEO_Init_FS>:
/**
  * @brief  Initializes the VIDEO media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t VIDEO_Init_FS(void)
{
70001188:	b580      	push	{r7, lr}
7000118a:	af00      	add	r7, sp, #0
  if (camera_initialized)
7000118c:	4b18      	ldr	r3, [pc, #96]	@ (700011f0 <VIDEO_Init_FS+0x68>)
7000118e:	781b      	ldrb	r3, [r3, #0]
70001190:	2b00      	cmp	r3, #0
70001192:	d001      	beq.n	70001198 <VIDEO_Init_FS+0x10>
  {
    return (USBD_OK);
70001194:	2300      	movs	r3, #0
70001196:	e029      	b.n	700011ec <VIDEO_Init_FS+0x64>
  }

  /* Initialize camera control structure with defaults */
  camera_control.brightness = DEFAULT_BRIGHTNESS;
70001198:	4b16      	ldr	r3, [pc, #88]	@ (700011f4 <VIDEO_Init_FS+0x6c>)
7000119a:	2200      	movs	r2, #0
7000119c:	801a      	strh	r2, [r3, #0]
  camera_control.contrast = DEFAULT_CONTRAST;
7000119e:	4b15      	ldr	r3, [pc, #84]	@ (700011f4 <VIDEO_Init_FS+0x6c>)
700011a0:	2264      	movs	r2, #100	@ 0x64
700011a2:	805a      	strh	r2, [r3, #2]
  camera_control.hue = DEFAULT_HUE;
700011a4:	4b13      	ldr	r3, [pc, #76]	@ (700011f4 <VIDEO_Init_FS+0x6c>)
700011a6:	2200      	movs	r2, #0
700011a8:	809a      	strh	r2, [r3, #4]
  camera_control.saturation = DEFAULT_SATURATION;
700011aa:	4b12      	ldr	r3, [pc, #72]	@ (700011f4 <VIDEO_Init_FS+0x6c>)
700011ac:	2264      	movs	r2, #100	@ 0x64
700011ae:	80da      	strh	r2, [r3, #6]
  camera_control.sharpness = DEFAULT_SHARPNESS;
700011b0:	4b10      	ldr	r3, [pc, #64]	@ (700011f4 <VIDEO_Init_FS+0x6c>)
700011b2:	2264      	movs	r2, #100	@ 0x64
700011b4:	811a      	strh	r2, [r3, #8]
  camera_control.gamma = DEFAULT_GAMMA;
700011b6:	4b0f      	ldr	r3, [pc, #60]	@ (700011f4 <VIDEO_Init_FS+0x6c>)
700011b8:	2264      	movs	r2, #100	@ 0x64
700011ba:	815a      	strh	r2, [r3, #10]
  camera_control.white_balance_temp = DEFAULT_WHITE_BALANCE;
700011bc:	4b0d      	ldr	r3, [pc, #52]	@ (700011f4 <VIDEO_Init_FS+0x6c>)
700011be:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
700011c2:	819a      	strh	r2, [r3, #12]
  camera_control.white_balance_auto = 1;  /* Auto white balance ON */
700011c4:	4b0b      	ldr	r3, [pc, #44]	@ (700011f4 <VIDEO_Init_FS+0x6c>)
700011c6:	2201      	movs	r2, #1
700011c8:	739a      	strb	r2, [r3, #14]
  camera_control.power_line_freq = 1;     /* 50Hz */
700011ca:	4b0a      	ldr	r3, [pc, #40]	@ (700011f4 <VIDEO_Init_FS+0x6c>)
700011cc:	2201      	movs	r2, #1
700011ce:	73da      	strb	r2, [r3, #15]
  camera_control.backlight_comp = 0;      /* OFF */
700011d0:	4b08      	ldr	r3, [pc, #32]	@ (700011f4 <VIDEO_Init_FS+0x6c>)
700011d2:	2200      	movs	r2, #0
700011d4:	741a      	strb	r2, [r3, #16]
  camera_control.gain = DEFAULT_GAIN;
700011d6:	4b07      	ldr	r3, [pc, #28]	@ (700011f4 <VIDEO_Init_FS+0x6c>)
700011d8:	2232      	movs	r2, #50	@ 0x32
700011da:	825a      	strh	r2, [r3, #18]

  /* Initialize camera sensor */
  VIDEO_InitCameraSensor();
700011dc:	f000 f8c6 	bl	7000136c <VIDEO_InitCameraSensor>

  /* Apply default settings */
  VIDEO_ApplyCameraSettings();
700011e0:	f000 f8cb 	bl	7000137a <VIDEO_ApplyCameraSettings>

  camera_initialized = 1;
700011e4:	4b02      	ldr	r3, [pc, #8]	@ (700011f0 <VIDEO_Init_FS+0x68>)
700011e6:	2201      	movs	r2, #1
700011e8:	701a      	strb	r2, [r3, #0]

  return (USBD_OK);
700011ea:	2300      	movs	r3, #0
}
700011ec:	4618      	mov	r0, r3
700011ee:	bd80      	pop	{r7, pc}
700011f0:	2404b4cc 	.word	0x2404b4cc
700011f4:	2404b4b8 	.word	0x2404b4b8

700011f8 <VIDEO_DeInit_FS>:
/**
  * @brief  DeInitializes the VIDEO media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t VIDEO_DeInit_FS(void)
{
700011f8:	b480      	push	{r7}
700011fa:	af00      	add	r7, sp, #0
  camera_initialized = 0;
700011fc:	4b04      	ldr	r3, [pc, #16]	@ (70001210 <VIDEO_DeInit_FS+0x18>)
700011fe:	2200      	movs	r2, #0
70001200:	701a      	strb	r2, [r3, #0]
   * - Disable camera sensor via I2C
   * - Turn off camera power supply
   * - Release GPIO resources
   */

  return (USBD_OK);
70001202:	2300      	movs	r3, #0
}
70001204:	4618      	mov	r0, r3
70001206:	46bd      	mov	sp, r7
70001208:	f85d 7b04 	ldr.w	r7, [sp], #4
7000120c:	4770      	bx	lr
7000120e:	bf00      	nop
70001210:	2404b4cc 	.word	0x2404b4cc

70001214 <VIDEO_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t VIDEO_Control_FS(uint8_t req, uint8_t *pbuf, uint16_t length)
{
70001214:	b580      	push	{r7, lr}
70001216:	b084      	sub	sp, #16
70001218:	af00      	add	r7, sp, #0
7000121a:	4603      	mov	r3, r0
7000121c:	6039      	str	r1, [r7, #0]
7000121e:	71fb      	strb	r3, [r7, #7]
70001220:	4613      	mov	r3, r2
70001222:	80bb      	strh	r3, [r7, #4]
  int16_t value;

  switch (req)
70001224:	79fb      	ldrb	r3, [r7, #7]
70001226:	2b01      	cmp	r3, #1
70001228:	d01a      	beq.n	70001260 <VIDEO_Control_FS+0x4c>
7000122a:	2b00      	cmp	r3, #0
7000122c:	dd7b      	ble.n	70001326 <VIDEO_Control_FS+0x112>
7000122e:	2b87      	cmp	r3, #135	@ 0x87
70001230:	dc79      	bgt.n	70001326 <VIDEO_Control_FS+0x112>
70001232:	2b81      	cmp	r3, #129	@ 0x81
70001234:	db77      	blt.n	70001326 <VIDEO_Control_FS+0x112>
70001236:	3b81      	subs	r3, #129	@ 0x81
70001238:	2b06      	cmp	r3, #6
7000123a:	d874      	bhi.n	70001326 <VIDEO_Control_FS+0x112>
7000123c:	a201      	add	r2, pc, #4	@ (adr r2, 70001244 <VIDEO_Control_FS+0x30>)
7000123e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70001242:	bf00      	nop
70001244:	7000129b 	.word	0x7000129b
70001248:	700012c1 	.word	0x700012c1
7000124c:	700012d7 	.word	0x700012d7
70001250:	700012ed 	.word	0x700012ed
70001254:	70001327 	.word	0x70001327
70001258:	70001319 	.word	0x70001319
7000125c:	70001303 	.word	0x70001303
  {
    case SET_CUR:
      /* Process SET_CUR request */
      if (length >= 2)
70001260:	88bb      	ldrh	r3, [r7, #4]
70001262:	2b01      	cmp	r3, #1
70001264:	d961      	bls.n	7000132a <VIDEO_Control_FS+0x116>
      {
        value = (int16_t)(pbuf[0] | (pbuf[1] << 8));
70001266:	683b      	ldr	r3, [r7, #0]
70001268:	781b      	ldrb	r3, [r3, #0]
7000126a:	b21a      	sxth	r2, r3
7000126c:	683b      	ldr	r3, [r7, #0]
7000126e:	3301      	adds	r3, #1
70001270:	781b      	ldrb	r3, [r3, #0]
70001272:	b21b      	sxth	r3, r3
70001274:	021b      	lsls	r3, r3, #8
70001276:	b21b      	sxth	r3, r3
70001278:	4313      	orrs	r3, r2
7000127a:	81fb      	strh	r3, [r7, #14]
         * This is simplified - in a complete implementation you'd check the
         * actual control selector from the setup packet
         */

        /* For now, we'll handle brightness as an example */
        if (value >= MIN_BRIGHTNESS && value <= MAX_BRIGHTNESS)
7000127c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
70001280:	f113 0f80 	cmn.w	r3, #128	@ 0x80
70001284:	db51      	blt.n	7000132a <VIDEO_Control_FS+0x116>
70001286:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
7000128a:	2b7f      	cmp	r3, #127	@ 0x7f
7000128c:	dc4d      	bgt.n	7000132a <VIDEO_Control_FS+0x116>
        {
          camera_control.brightness = value;
7000128e:	4a30      	ldr	r2, [pc, #192]	@ (70001350 <VIDEO_Control_FS+0x13c>)
70001290:	89fb      	ldrh	r3, [r7, #14]
70001292:	8013      	strh	r3, [r2, #0]
          VIDEO_ApplyCameraSettings();
70001294:	f000 f871 	bl	7000137a <VIDEO_ApplyCameraSettings>
        }
      }
      break;
70001298:	e047      	b.n	7000132a <VIDEO_Control_FS+0x116>

    case GET_CUR:
      /* Process GET_CUR request - return current value */
      if (length >= 2)
7000129a:	88bb      	ldrh	r3, [r7, #4]
7000129c:	2b01      	cmp	r3, #1
7000129e:	d946      	bls.n	7000132e <VIDEO_Control_FS+0x11a>
      {
        /* Return brightness as example */
        pbuf[0] = (uint8_t)(camera_control.brightness & 0xFF);
700012a0:	4b2b      	ldr	r3, [pc, #172]	@ (70001350 <VIDEO_Control_FS+0x13c>)
700012a2:	f9b3 3000 	ldrsh.w	r3, [r3]
700012a6:	b2da      	uxtb	r2, r3
700012a8:	683b      	ldr	r3, [r7, #0]
700012aa:	701a      	strb	r2, [r3, #0]
        pbuf[1] = (uint8_t)((camera_control.brightness >> 8) & 0xFF);
700012ac:	4b28      	ldr	r3, [pc, #160]	@ (70001350 <VIDEO_Control_FS+0x13c>)
700012ae:	f9b3 3000 	ldrsh.w	r3, [r3]
700012b2:	121b      	asrs	r3, r3, #8
700012b4:	b21a      	sxth	r2, r3
700012b6:	683b      	ldr	r3, [r7, #0]
700012b8:	3301      	adds	r3, #1
700012ba:	b2d2      	uxtb	r2, r2
700012bc:	701a      	strb	r2, [r3, #0]
      }
      break;
700012be:	e036      	b.n	7000132e <VIDEO_Control_FS+0x11a>

    case GET_MIN:
      /* Process GET_MIN request - return minimum value */
      if (length >= 2)
700012c0:	88bb      	ldrh	r3, [r7, #4]
700012c2:	2b01      	cmp	r3, #1
700012c4:	d935      	bls.n	70001332 <VIDEO_Control_FS+0x11e>
      {
        pbuf[0] = (uint8_t)(MIN_BRIGHTNESS & 0xFF);
700012c6:	683b      	ldr	r3, [r7, #0]
700012c8:	2280      	movs	r2, #128	@ 0x80
700012ca:	701a      	strb	r2, [r3, #0]
        pbuf[1] = (uint8_t)((MIN_BRIGHTNESS >> 8) & 0xFF);
700012cc:	683b      	ldr	r3, [r7, #0]
700012ce:	3301      	adds	r3, #1
700012d0:	22ff      	movs	r2, #255	@ 0xff
700012d2:	701a      	strb	r2, [r3, #0]
      }
      break;
700012d4:	e02d      	b.n	70001332 <VIDEO_Control_FS+0x11e>

    case GET_MAX:
      /* Process GET_MAX request - return maximum value */
      if (length >= 2)
700012d6:	88bb      	ldrh	r3, [r7, #4]
700012d8:	2b01      	cmp	r3, #1
700012da:	d92c      	bls.n	70001336 <VIDEO_Control_FS+0x122>
      {
        pbuf[0] = (uint8_t)(MAX_BRIGHTNESS & 0xFF);
700012dc:	683b      	ldr	r3, [r7, #0]
700012de:	227f      	movs	r2, #127	@ 0x7f
700012e0:	701a      	strb	r2, [r3, #0]
        pbuf[1] = (uint8_t)((MAX_BRIGHTNESS >> 8) & 0xFF);
700012e2:	683b      	ldr	r3, [r7, #0]
700012e4:	3301      	adds	r3, #1
700012e6:	2200      	movs	r2, #0
700012e8:	701a      	strb	r2, [r3, #0]
      }
      break;
700012ea:	e024      	b.n	70001336 <VIDEO_Control_FS+0x122>

    case GET_RES:
      /* Process GET_RES request - return resolution/step */
      if (length >= 2)
700012ec:	88bb      	ldrh	r3, [r7, #4]
700012ee:	2b01      	cmp	r3, #1
700012f0:	d923      	bls.n	7000133a <VIDEO_Control_FS+0x126>
      {
        pbuf[0] = 0x01;  /* Step of 1 */
700012f2:	683b      	ldr	r3, [r7, #0]
700012f4:	2201      	movs	r2, #1
700012f6:	701a      	strb	r2, [r3, #0]
        pbuf[1] = 0x00;
700012f8:	683b      	ldr	r3, [r7, #0]
700012fa:	3301      	adds	r3, #1
700012fc:	2200      	movs	r2, #0
700012fe:	701a      	strb	r2, [r3, #0]
      }
      break;
70001300:	e01b      	b.n	7000133a <VIDEO_Control_FS+0x126>

    case GET_DEF:
      /* Process GET_DEF request - return default value */
      if (length >= 2)
70001302:	88bb      	ldrh	r3, [r7, #4]
70001304:	2b01      	cmp	r3, #1
70001306:	d91a      	bls.n	7000133e <VIDEO_Control_FS+0x12a>
      {
        pbuf[0] = (uint8_t)(DEFAULT_BRIGHTNESS & 0xFF);
70001308:	683b      	ldr	r3, [r7, #0]
7000130a:	2200      	movs	r2, #0
7000130c:	701a      	strb	r2, [r3, #0]
        pbuf[1] = (uint8_t)((DEFAULT_BRIGHTNESS >> 8) & 0xFF);
7000130e:	683b      	ldr	r3, [r7, #0]
70001310:	3301      	adds	r3, #1
70001312:	2200      	movs	r2, #0
70001314:	701a      	strb	r2, [r3, #0]
      }
      break;
70001316:	e012      	b.n	7000133e <VIDEO_Control_FS+0x12a>

    case GET_INFO:
      /* Return capability info - GET/SET supported */
      if (length >= 1)
70001318:	88bb      	ldrh	r3, [r7, #4]
7000131a:	2b00      	cmp	r3, #0
7000131c:	d011      	beq.n	70001342 <VIDEO_Control_FS+0x12e>
      {
        pbuf[0] = 0x03;  /* Supports GET and SET */
7000131e:	683b      	ldr	r3, [r7, #0]
70001320:	2203      	movs	r2, #3
70001322:	701a      	strb	r2, [r3, #0]
      }
      break;
70001324:	e00d      	b.n	70001342 <VIDEO_Control_FS+0x12e>

    default:
      break;
70001326:	bf00      	nop
70001328:	e00c      	b.n	70001344 <VIDEO_Control_FS+0x130>
      break;
7000132a:	bf00      	nop
7000132c:	e00a      	b.n	70001344 <VIDEO_Control_FS+0x130>
      break;
7000132e:	bf00      	nop
70001330:	e008      	b.n	70001344 <VIDEO_Control_FS+0x130>
      break;
70001332:	bf00      	nop
70001334:	e006      	b.n	70001344 <VIDEO_Control_FS+0x130>
      break;
70001336:	bf00      	nop
70001338:	e004      	b.n	70001344 <VIDEO_Control_FS+0x130>
      break;
7000133a:	bf00      	nop
7000133c:	e002      	b.n	70001344 <VIDEO_Control_FS+0x130>
      break;
7000133e:	bf00      	nop
70001340:	e000      	b.n	70001344 <VIDEO_Control_FS+0x130>
      break;
70001342:	bf00      	nop
  }

  return (USBD_OK);
70001344:	2300      	movs	r3, #0
}
70001346:	4618      	mov	r0, r3
70001348:	3710      	adds	r7, #16
7000134a:	46bd      	mov	sp, r7
7000134c:	bd80      	pop	{r7, pc}
7000134e:	bf00      	nop
70001350:	2404b4b8 	.word	0x2404b4b8

70001354 <VIDEO_PrepareFrame_FS>:
  * @param  pbuf: Pointer to frame buffer pointer
  * @param  psize: Pointer to frame size
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t VIDEO_PrepareFrame_FS(uint8_t **pbuf, uint32_t *psize)
{
70001354:	b480      	push	{r7}
70001356:	b083      	sub	sp, #12
70001358:	af00      	add	r7, sp, #0
7000135a:	6078      	str	r0, [r7, #4]
7000135c:	6039      	str	r1, [r7, #0]
   * - Format conversion
   * - Timestamp addition
   * - Quality adjustment
   */

  return (USBD_OK);
7000135e:	2300      	movs	r3, #0
}
70001360:	4618      	mov	r0, r3
70001362:	370c      	adds	r7, #12
70001364:	46bd      	mov	sp, r7
70001366:	f85d 7b04 	ldr.w	r7, [sp], #4
7000136a:	4770      	bx	lr

7000136c <VIDEO_InitCameraSensor>:
/**
  * @brief  Initialize camera sensor via I2C or configuration interface
  * @retval None
  */
static void VIDEO_InitCameraSensor(void)
{
7000136c:	b580      	push	{r7, lr}
7000136e:	af00      	add	r7, sp, #0
   *
   * Example for a generic camera:
   */

  /* Delay for camera power-up */
  HAL_Delay(100);
70001370:	2064      	movs	r0, #100	@ 0x64
70001372:	f000 f8a7 	bl	700014c4 <HAL_Delay>
   * reg_data[1] = 0x01;  // Start
   * HAL_I2C_Master_Transmit(&hi2c1, CAMERA_I2C_ADDRESS, reg_data, 2, 1000);
   */

  /* TODO: Add your camera-specific initialization here */
}
70001376:	bf00      	nop
70001378:	bd80      	pop	{r7, pc}

7000137a <VIDEO_ApplyCameraSettings>:
/**
  * @brief  Apply camera control settings to the sensor
  * @retval None
  */
static void VIDEO_ApplyCameraSettings(void)
{
7000137a:	b480      	push	{r7}
7000137c:	af00      	add	r7, sp, #0
  gain_reg[1] = (uint8_t)camera_control.gain;
  HAL_I2C_Master_Transmit(&hi2c1, CAMERA_I2C_ADDRESS, gain_reg, 2, 1000);
  */

  /* TODO: Add your camera-specific register writes here */
}
7000137e:	bf00      	nop
70001380:	46bd      	mov	sp, r7
70001382:	f85d 7b04 	ldr.w	r7, [sp], #4
70001386:	4770      	bx	lr

70001388 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
70001388:	480d      	ldr	r0, [pc, #52]	@ (700013c0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
7000138a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
7000138c:	f7ff fb34 	bl	700009f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
70001390:	480c      	ldr	r0, [pc, #48]	@ (700013c4 <LoopForever+0x6>)
  ldr r1, =_edata
70001392:	490d      	ldr	r1, [pc, #52]	@ (700013c8 <LoopForever+0xa>)
  ldr r2, =_sidata
70001394:	4a0d      	ldr	r2, [pc, #52]	@ (700013cc <LoopForever+0xe>)
  movs r3, #0
70001396:	2300      	movs	r3, #0
  b LoopCopyDataInit
70001398:	e002      	b.n	700013a0 <LoopCopyDataInit>

7000139a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
7000139a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
7000139c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
7000139e:	3304      	adds	r3, #4

700013a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
700013a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
700013a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
700013a4:	d3f9      	bcc.n	7000139a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
700013a6:	4a0a      	ldr	r2, [pc, #40]	@ (700013d0 <LoopForever+0x12>)
  ldr r4, =_ebss
700013a8:	4c0a      	ldr	r4, [pc, #40]	@ (700013d4 <LoopForever+0x16>)
  movs r3, #0
700013aa:	2300      	movs	r3, #0
  b LoopFillZerobss
700013ac:	e001      	b.n	700013b2 <LoopFillZerobss>

700013ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
700013ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
700013b0:	3204      	adds	r2, #4

700013b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
700013b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
700013b4:	d3fb      	bcc.n	700013ae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
700013b6:	f007 f9b9 	bl	7000872c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
700013ba:	f7fe ff99 	bl	700002f0 <main>

700013be <LoopForever>:

LoopForever:
  b LoopForever
700013be:	e7fe      	b.n	700013be <LoopForever>
  ldr   r0, =_estack
700013c0:	20010000 	.word	0x20010000
  ldr r0, =_sdata
700013c4:	24000000 	.word	0x24000000
  ldr r1, =_edata
700013c8:	24000188 	.word	0x24000188
  ldr r2, =_sidata
700013cc:	70008818 	.word	0x70008818
  ldr r2, =_sbss
700013d0:	2404b188 	.word	0x2404b188
  ldr r4, =_ebss
700013d4:	2404bbd8 	.word	0x2404bbd8

700013d8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
700013d8:	e7fe      	b.n	700013d8 <ADC1_2_IRQHandler>

700013da <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
700013da:	b580      	push	{r7, lr}
700013dc:	b082      	sub	sp, #8
700013de:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
700013e0:	2300      	movs	r3, #0
700013e2:	71fb      	strb	r3, [r7, #7]

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
700013e4:	2003      	movs	r0, #3
700013e6:	f000 f981 	bl	700016ec <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
700013ea:	200f      	movs	r0, #15
700013ec:	f000 f80e 	bl	7000140c <HAL_InitTick>
700013f0:	4603      	mov	r3, r0
700013f2:	2b00      	cmp	r3, #0
700013f4:	d002      	beq.n	700013fc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
700013f6:	2301      	movs	r3, #1
700013f8:	71fb      	strb	r3, [r7, #7]
700013fa:	e001      	b.n	70001400 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
700013fc:	f7ff fa1e 	bl	7000083c <HAL_MspInit>
  }

  /* Return function status */
  return status;
70001400:	79fb      	ldrb	r3, [r7, #7]
}
70001402:	4618      	mov	r0, r3
70001404:	3708      	adds	r7, #8
70001406:	46bd      	mov	sp, r7
70001408:	bd80      	pop	{r7, pc}
	...

7000140c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
7000140c:	b580      	push	{r7, lr}
7000140e:	b084      	sub	sp, #16
70001410:	af00      	add	r7, sp, #0
70001412:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
70001414:	2300      	movs	r3, #0
70001416:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
70001418:	4b17      	ldr	r3, [pc, #92]	@ (70001478 <HAL_InitTick+0x6c>)
7000141a:	781b      	ldrb	r3, [r3, #0]
7000141c:	2b00      	cmp	r3, #0
7000141e:	d023      	beq.n	70001468 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
70001420:	4b16      	ldr	r3, [pc, #88]	@ (7000147c <HAL_InitTick+0x70>)
70001422:	681a      	ldr	r2, [r3, #0]
70001424:	4b14      	ldr	r3, [pc, #80]	@ (70001478 <HAL_InitTick+0x6c>)
70001426:	781b      	ldrb	r3, [r3, #0]
70001428:	4619      	mov	r1, r3
7000142a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
7000142e:	fbb3 f3f1 	udiv	r3, r3, r1
70001432:	fbb2 f3f3 	udiv	r3, r2, r3
70001436:	4618      	mov	r0, r3
70001438:	f000 f98b 	bl	70001752 <HAL_SYSTICK_Config>
7000143c:	4603      	mov	r3, r0
7000143e:	2b00      	cmp	r3, #0
70001440:	d10f      	bne.n	70001462 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
70001442:	687b      	ldr	r3, [r7, #4]
70001444:	2b0f      	cmp	r3, #15
70001446:	d809      	bhi.n	7000145c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
70001448:	2200      	movs	r2, #0
7000144a:	6879      	ldr	r1, [r7, #4]
7000144c:	f04f 30ff 	mov.w	r0, #4294967295
70001450:	f000 f957 	bl	70001702 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
70001454:	4a0a      	ldr	r2, [pc, #40]	@ (70001480 <HAL_InitTick+0x74>)
70001456:	687b      	ldr	r3, [r7, #4]
70001458:	6013      	str	r3, [r2, #0]
7000145a:	e007      	b.n	7000146c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
7000145c:	2301      	movs	r3, #1
7000145e:	73fb      	strb	r3, [r7, #15]
70001460:	e004      	b.n	7000146c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
70001462:	2301      	movs	r3, #1
70001464:	73fb      	strb	r3, [r7, #15]
70001466:	e001      	b.n	7000146c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
70001468:	2301      	movs	r3, #1
7000146a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
7000146c:	7bfb      	ldrb	r3, [r7, #15]
}
7000146e:	4618      	mov	r0, r3
70001470:	3710      	adds	r7, #16
70001472:	46bd      	mov	sp, r7
70001474:	bd80      	pop	{r7, pc}
70001476:	bf00      	nop
70001478:	24000130 	.word	0x24000130
7000147c:	24000004 	.word	0x24000004
70001480:	2400012c 	.word	0x2400012c

70001484 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
70001484:	b480      	push	{r7}
70001486:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
70001488:	4b06      	ldr	r3, [pc, #24]	@ (700014a4 <HAL_IncTick+0x20>)
7000148a:	781b      	ldrb	r3, [r3, #0]
7000148c:	461a      	mov	r2, r3
7000148e:	4b06      	ldr	r3, [pc, #24]	@ (700014a8 <HAL_IncTick+0x24>)
70001490:	681b      	ldr	r3, [r3, #0]
70001492:	4413      	add	r3, r2
70001494:	4a04      	ldr	r2, [pc, #16]	@ (700014a8 <HAL_IncTick+0x24>)
70001496:	6013      	str	r3, [r2, #0]
}
70001498:	bf00      	nop
7000149a:	46bd      	mov	sp, r7
7000149c:	f85d 7b04 	ldr.w	r7, [sp], #4
700014a0:	4770      	bx	lr
700014a2:	bf00      	nop
700014a4:	24000130 	.word	0x24000130
700014a8:	2404b4d0 	.word	0x2404b4d0

700014ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
700014ac:	b480      	push	{r7}
700014ae:	af00      	add	r7, sp, #0
  return uwTick;
700014b0:	4b03      	ldr	r3, [pc, #12]	@ (700014c0 <HAL_GetTick+0x14>)
700014b2:	681b      	ldr	r3, [r3, #0]
}
700014b4:	4618      	mov	r0, r3
700014b6:	46bd      	mov	sp, r7
700014b8:	f85d 7b04 	ldr.w	r7, [sp], #4
700014bc:	4770      	bx	lr
700014be:	bf00      	nop
700014c0:	2404b4d0 	.word	0x2404b4d0

700014c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
700014c4:	b580      	push	{r7, lr}
700014c6:	b084      	sub	sp, #16
700014c8:	af00      	add	r7, sp, #0
700014ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
700014cc:	f7ff ffee 	bl	700014ac <HAL_GetTick>
700014d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
700014d2:	687b      	ldr	r3, [r7, #4]
700014d4:	60fb      	str	r3, [r7, #12]

  /* Add a period to ensure minimum wait */
  if (wait < HAL_MAX_DELAY)
700014d6:	68fb      	ldr	r3, [r7, #12]
700014d8:	f1b3 3fff 	cmp.w	r3, #4294967295
700014dc:	d005      	beq.n	700014ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
700014de:	4b0a      	ldr	r3, [pc, #40]	@ (70001508 <HAL_Delay+0x44>)
700014e0:	781b      	ldrb	r3, [r3, #0]
700014e2:	461a      	mov	r2, r3
700014e4:	68fb      	ldr	r3, [r7, #12]
700014e6:	4413      	add	r3, r2
700014e8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
700014ea:	bf00      	nop
700014ec:	f7ff ffde 	bl	700014ac <HAL_GetTick>
700014f0:	4602      	mov	r2, r0
700014f2:	68bb      	ldr	r3, [r7, #8]
700014f4:	1ad3      	subs	r3, r2, r3
700014f6:	68fa      	ldr	r2, [r7, #12]
700014f8:	429a      	cmp	r2, r3
700014fa:	d8f7      	bhi.n	700014ec <HAL_Delay+0x28>
  {
  }
}
700014fc:	bf00      	nop
700014fe:	bf00      	nop
70001500:	3710      	adds	r7, #16
70001502:	46bd      	mov	sp, r7
70001504:	bd80      	pop	{r7, pc}
70001506:	bf00      	nop
70001508:	24000130 	.word	0x24000130

7000150c <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
7000150c:	b480      	push	{r7}
7000150e:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
70001510:	4b05      	ldr	r3, [pc, #20]	@ (70001528 <HAL_SuspendTick+0x1c>)
70001512:	681b      	ldr	r3, [r3, #0]
70001514:	4a04      	ldr	r2, [pc, #16]	@ (70001528 <HAL_SuspendTick+0x1c>)
70001516:	f023 0302 	bic.w	r3, r3, #2
7000151a:	6013      	str	r3, [r2, #0]
}
7000151c:	bf00      	nop
7000151e:	46bd      	mov	sp, r7
70001520:	f85d 7b04 	ldr.w	r7, [sp], #4
70001524:	4770      	bx	lr
70001526:	bf00      	nop
70001528:	e000e010 	.word	0xe000e010

7000152c <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
7000152c:	b480      	push	{r7}
7000152e:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
70001530:	4b05      	ldr	r3, [pc, #20]	@ (70001548 <HAL_ResumeTick+0x1c>)
70001532:	681b      	ldr	r3, [r3, #0]
70001534:	4a04      	ldr	r2, [pc, #16]	@ (70001548 <HAL_ResumeTick+0x1c>)
70001536:	f043 0302 	orr.w	r3, r3, #2
7000153a:	6013      	str	r3, [r2, #0]
}
7000153c:	bf00      	nop
7000153e:	46bd      	mov	sp, r7
70001540:	f85d 7b04 	ldr.w	r7, [sp], #4
70001544:	4770      	bx	lr
70001546:	bf00      	nop
70001548:	e000e010 	.word	0xe000e010

7000154c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
7000154c:	b480      	push	{r7}
7000154e:	b085      	sub	sp, #20
70001550:	af00      	add	r7, sp, #0
70001552:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
70001554:	687b      	ldr	r3, [r7, #4]
70001556:	f003 0307 	and.w	r3, r3, #7
7000155a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
7000155c:	4b0b      	ldr	r3, [pc, #44]	@ (7000158c <__NVIC_SetPriorityGrouping+0x40>)
7000155e:	68db      	ldr	r3, [r3, #12]
70001560:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
70001562:	68ba      	ldr	r2, [r7, #8]
70001564:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
70001568:	4013      	ands	r3, r2
7000156a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
7000156c:	68fb      	ldr	r3, [r7, #12]
7000156e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
70001570:	68bb      	ldr	r3, [r7, #8]
70001572:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
70001574:	4b06      	ldr	r3, [pc, #24]	@ (70001590 <__NVIC_SetPriorityGrouping+0x44>)
70001576:	4313      	orrs	r3, r2
70001578:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
7000157a:	4a04      	ldr	r2, [pc, #16]	@ (7000158c <__NVIC_SetPriorityGrouping+0x40>)
7000157c:	68bb      	ldr	r3, [r7, #8]
7000157e:	60d3      	str	r3, [r2, #12]
}
70001580:	bf00      	nop
70001582:	3714      	adds	r7, #20
70001584:	46bd      	mov	sp, r7
70001586:	f85d 7b04 	ldr.w	r7, [sp], #4
7000158a:	4770      	bx	lr
7000158c:	e000ed00 	.word	0xe000ed00
70001590:	05fa0000 	.word	0x05fa0000

70001594 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
70001594:	b480      	push	{r7}
70001596:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
70001598:	4b04      	ldr	r3, [pc, #16]	@ (700015ac <__NVIC_GetPriorityGrouping+0x18>)
7000159a:	68db      	ldr	r3, [r3, #12]
7000159c:	0a1b      	lsrs	r3, r3, #8
7000159e:	f003 0307 	and.w	r3, r3, #7
}
700015a2:	4618      	mov	r0, r3
700015a4:	46bd      	mov	sp, r7
700015a6:	f85d 7b04 	ldr.w	r7, [sp], #4
700015aa:	4770      	bx	lr
700015ac:	e000ed00 	.word	0xe000ed00

700015b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
700015b0:	b480      	push	{r7}
700015b2:	b083      	sub	sp, #12
700015b4:	af00      	add	r7, sp, #0
700015b6:	4603      	mov	r3, r0
700015b8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
700015ba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
700015be:	2b00      	cmp	r3, #0
700015c0:	db0b      	blt.n	700015da <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
700015c2:	88fb      	ldrh	r3, [r7, #6]
700015c4:	f003 021f 	and.w	r2, r3, #31
700015c8:	4907      	ldr	r1, [pc, #28]	@ (700015e8 <__NVIC_EnableIRQ+0x38>)
700015ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
700015ce:	095b      	lsrs	r3, r3, #5
700015d0:	2001      	movs	r0, #1
700015d2:	fa00 f202 	lsl.w	r2, r0, r2
700015d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
700015da:	bf00      	nop
700015dc:	370c      	adds	r7, #12
700015de:	46bd      	mov	sp, r7
700015e0:	f85d 7b04 	ldr.w	r7, [sp], #4
700015e4:	4770      	bx	lr
700015e6:	bf00      	nop
700015e8:	e000e100 	.word	0xe000e100

700015ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
700015ec:	b480      	push	{r7}
700015ee:	b083      	sub	sp, #12
700015f0:	af00      	add	r7, sp, #0
700015f2:	4603      	mov	r3, r0
700015f4:	6039      	str	r1, [r7, #0]
700015f6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
700015f8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
700015fc:	2b00      	cmp	r3, #0
700015fe:	db0a      	blt.n	70001616 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
70001600:	683b      	ldr	r3, [r7, #0]
70001602:	b2da      	uxtb	r2, r3
70001604:	490c      	ldr	r1, [pc, #48]	@ (70001638 <__NVIC_SetPriority+0x4c>)
70001606:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
7000160a:	0112      	lsls	r2, r2, #4
7000160c:	b2d2      	uxtb	r2, r2
7000160e:	440b      	add	r3, r1
70001610:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
70001614:	e00a      	b.n	7000162c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
70001616:	683b      	ldr	r3, [r7, #0]
70001618:	b2da      	uxtb	r2, r3
7000161a:	4908      	ldr	r1, [pc, #32]	@ (7000163c <__NVIC_SetPriority+0x50>)
7000161c:	88fb      	ldrh	r3, [r7, #6]
7000161e:	f003 030f 	and.w	r3, r3, #15
70001622:	3b04      	subs	r3, #4
70001624:	0112      	lsls	r2, r2, #4
70001626:	b2d2      	uxtb	r2, r2
70001628:	440b      	add	r3, r1
7000162a:	761a      	strb	r2, [r3, #24]
}
7000162c:	bf00      	nop
7000162e:	370c      	adds	r7, #12
70001630:	46bd      	mov	sp, r7
70001632:	f85d 7b04 	ldr.w	r7, [sp], #4
70001636:	4770      	bx	lr
70001638:	e000e100 	.word	0xe000e100
7000163c:	e000ed00 	.word	0xe000ed00

70001640 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
70001640:	b480      	push	{r7}
70001642:	b089      	sub	sp, #36	@ 0x24
70001644:	af00      	add	r7, sp, #0
70001646:	60f8      	str	r0, [r7, #12]
70001648:	60b9      	str	r1, [r7, #8]
7000164a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
7000164c:	68fb      	ldr	r3, [r7, #12]
7000164e:	f003 0307 	and.w	r3, r3, #7
70001652:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
70001654:	69fb      	ldr	r3, [r7, #28]
70001656:	f1c3 0307 	rsb	r3, r3, #7
7000165a:	2b04      	cmp	r3, #4
7000165c:	bf28      	it	cs
7000165e:	2304      	movcs	r3, #4
70001660:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
70001662:	69fb      	ldr	r3, [r7, #28]
70001664:	3304      	adds	r3, #4
70001666:	2b06      	cmp	r3, #6
70001668:	d902      	bls.n	70001670 <NVIC_EncodePriority+0x30>
7000166a:	69fb      	ldr	r3, [r7, #28]
7000166c:	3b03      	subs	r3, #3
7000166e:	e000      	b.n	70001672 <NVIC_EncodePriority+0x32>
70001670:	2300      	movs	r3, #0
70001672:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
70001674:	f04f 32ff 	mov.w	r2, #4294967295
70001678:	69bb      	ldr	r3, [r7, #24]
7000167a:	fa02 f303 	lsl.w	r3, r2, r3
7000167e:	43da      	mvns	r2, r3
70001680:	68bb      	ldr	r3, [r7, #8]
70001682:	401a      	ands	r2, r3
70001684:	697b      	ldr	r3, [r7, #20]
70001686:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
70001688:	f04f 31ff 	mov.w	r1, #4294967295
7000168c:	697b      	ldr	r3, [r7, #20]
7000168e:	fa01 f303 	lsl.w	r3, r1, r3
70001692:	43d9      	mvns	r1, r3
70001694:	687b      	ldr	r3, [r7, #4]
70001696:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
70001698:	4313      	orrs	r3, r2
         );
}
7000169a:	4618      	mov	r0, r3
7000169c:	3724      	adds	r7, #36	@ 0x24
7000169e:	46bd      	mov	sp, r7
700016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
700016a4:	4770      	bx	lr
	...

700016a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
700016a8:	b580      	push	{r7, lr}
700016aa:	b082      	sub	sp, #8
700016ac:	af00      	add	r7, sp, #0
700016ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
700016b0:	687b      	ldr	r3, [r7, #4]
700016b2:	3b01      	subs	r3, #1
700016b4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
700016b8:	d301      	bcc.n	700016be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
700016ba:	2301      	movs	r3, #1
700016bc:	e00f      	b.n	700016de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
700016be:	4a0a      	ldr	r2, [pc, #40]	@ (700016e8 <SysTick_Config+0x40>)
700016c0:	687b      	ldr	r3, [r7, #4]
700016c2:	3b01      	subs	r3, #1
700016c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
700016c6:	210f      	movs	r1, #15
700016c8:	f04f 30ff 	mov.w	r0, #4294967295
700016cc:	f7ff ff8e 	bl	700015ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
700016d0:	4b05      	ldr	r3, [pc, #20]	@ (700016e8 <SysTick_Config+0x40>)
700016d2:	2200      	movs	r2, #0
700016d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
700016d6:	4b04      	ldr	r3, [pc, #16]	@ (700016e8 <SysTick_Config+0x40>)
700016d8:	2207      	movs	r2, #7
700016da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
700016dc:	2300      	movs	r3, #0
}
700016de:	4618      	mov	r0, r3
700016e0:	3708      	adds	r7, #8
700016e2:	46bd      	mov	sp, r7
700016e4:	bd80      	pop	{r7, pc}
700016e6:	bf00      	nop
700016e8:	e000e010 	.word	0xe000e010

700016ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
700016ec:	b580      	push	{r7, lr}
700016ee:	b082      	sub	sp, #8
700016f0:	af00      	add	r7, sp, #0
700016f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
700016f4:	6878      	ldr	r0, [r7, #4]
700016f6:	f7ff ff29 	bl	7000154c <__NVIC_SetPriorityGrouping>
}
700016fa:	bf00      	nop
700016fc:	3708      	adds	r7, #8
700016fe:	46bd      	mov	sp, r7
70001700:	bd80      	pop	{r7, pc}

70001702 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
70001702:	b580      	push	{r7, lr}
70001704:	b086      	sub	sp, #24
70001706:	af00      	add	r7, sp, #0
70001708:	4603      	mov	r3, r0
7000170a:	60b9      	str	r1, [r7, #8]
7000170c:	607a      	str	r2, [r7, #4]
7000170e:	81fb      	strh	r3, [r7, #14]
  uint32_t prioritygroup;

  /* Check the parameters */
  assert_param(IS_NVIC_PRIO_INTERRUPT(IRQn));
  prioritygroup = NVIC_GetPriorityGrouping();
70001710:	f7ff ff40 	bl	70001594 <__NVIC_GetPriorityGrouping>
70001714:	6178      	str	r0, [r7, #20]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority, prioritygroup));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority, prioritygroup));

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
70001716:	687a      	ldr	r2, [r7, #4]
70001718:	68b9      	ldr	r1, [r7, #8]
7000171a:	6978      	ldr	r0, [r7, #20]
7000171c:	f7ff ff90 	bl	70001640 <NVIC_EncodePriority>
70001720:	4602      	mov	r2, r0
70001722:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
70001726:	4611      	mov	r1, r2
70001728:	4618      	mov	r0, r3
7000172a:	f7ff ff5f 	bl	700015ec <__NVIC_SetPriority>
}
7000172e:	bf00      	nop
70001730:	3718      	adds	r7, #24
70001732:	46bd      	mov	sp, r7
70001734:	bd80      	pop	{r7, pc}

70001736 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *         to the appropriate CMSIS device file (stm32h7rsxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
70001736:	b580      	push	{r7, lr}
70001738:	b082      	sub	sp, #8
7000173a:	af00      	add	r7, sp, #0
7000173c:	4603      	mov	r3, r0
7000173e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
70001740:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
70001744:	4618      	mov	r0, r3
70001746:	f7ff ff33 	bl	700015b0 <__NVIC_EnableIRQ>
}
7000174a:	bf00      	nop
7000174c:	3708      	adds	r7, #8
7000174e:	46bd      	mov	sp, r7
70001750:	bd80      	pop	{r7, pc}

70001752 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
70001752:	b580      	push	{r7, lr}
70001754:	b082      	sub	sp, #8
70001756:	af00      	add	r7, sp, #0
70001758:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
7000175a:	6878      	ldr	r0, [r7, #4]
7000175c:	f7ff ffa4 	bl	700016a8 <SysTick_Config>
70001760:	4603      	mov	r3, r0
}
70001762:	4618      	mov	r0, r3
70001764:	3708      	adds	r7, #8
70001766:	46bd      	mov	sp, r7
70001768:	bd80      	pop	{r7, pc}
	...

7000176c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
7000176c:	b480      	push	{r7}
7000176e:	b083      	sub	sp, #12
70001770:	af00      	add	r7, sp, #0
70001772:	6078      	str	r0, [r7, #4]
  __ASM volatile ("dmb 0xF":::"memory");
70001774:	f3bf 8f5f 	dmb	sy
}
70001778:	bf00      	nop
  /* Force any outstanding transfers to complete before enabling MPU */
  __DMB();

  /* Enable the MPU */
  MPU->CTRL = (MPU_Control | MPU_CTRL_ENABLE_Msk);
7000177a:	4a0b      	ldr	r2, [pc, #44]	@ (700017a8 <HAL_MPU_Enable+0x3c>)
7000177c:	687b      	ldr	r3, [r7, #4]
7000177e:	f043 0301 	orr.w	r3, r3, #1
70001782:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
70001784:	4b09      	ldr	r3, [pc, #36]	@ (700017ac <HAL_MPU_Enable+0x40>)
70001786:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70001788:	4a08      	ldr	r2, [pc, #32]	@ (700017ac <HAL_MPU_Enable+0x40>)
7000178a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
7000178e:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
70001790:	f3bf 8f4f 	dsb	sy
}
70001794:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
70001796:	f3bf 8f6f 	isb	sy
}
7000179a:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
7000179c:	bf00      	nop
7000179e:	370c      	adds	r7, #12
700017a0:	46bd      	mov	sp, r7
700017a2:	f85d 7b04 	ldr.w	r7, [sp], #4
700017a6:	4770      	bx	lr
700017a8:	e000ed90 	.word	0xe000ed90
700017ac:	e000ed00 	.word	0xe000ed00

700017b0 <HAL_MPU_Disable>:
/**
  * @brief  Disable the MPU.
  * @retval None
  */
void HAL_MPU_Disable(void)
{
700017b0:	b480      	push	{r7}
700017b2:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
700017b4:	f3bf 8f5f 	dmb	sy
}
700017b8:	bf00      	nop
  /* Force any outstanding transfers to complete before disabling MPU */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
700017ba:	4b0a      	ldr	r3, [pc, #40]	@ (700017e4 <HAL_MPU_Disable+0x34>)
700017bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
700017be:	4a09      	ldr	r2, [pc, #36]	@ (700017e4 <HAL_MPU_Disable+0x34>)
700017c0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
700017c4:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register */
  MPU->CTRL = 0U;
700017c6:	4b08      	ldr	r3, [pc, #32]	@ (700017e8 <HAL_MPU_Disable+0x38>)
700017c8:	2200      	movs	r2, #0
700017ca:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
700017cc:	f3bf 8f4f 	dsb	sy
}
700017d0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
700017d2:	f3bf 8f6f 	isb	sy
}
700017d6:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
700017d8:	bf00      	nop
700017da:	46bd      	mov	sp, r7
700017dc:	f85d 7b04 	ldr.w	r7, [sp], #4
700017e0:	4770      	bx	lr
700017e2:	bf00      	nop
700017e4:	e000ed00 	.word	0xe000ed00
700017e8:	e000ed90 	.word	0xe000ed90

700017ec <HAL_MPU_ConfigRegion>:
  *                  the initialization and configuration information.
  * @note   The region base address must be aligned to the size of the region.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *pMPU_RegionInit)
{
700017ec:	b480      	push	{r7}
700017ee:	b083      	sub	sp, #12
700017f0:	af00      	add	r7, sp, #0
700017f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(pMPU_RegionInit->Number));
  assert_param(IS_MPU_REGION_ENABLE(pMPU_RegionInit->Enable));

  /* Set the Region number */
  MPU->RNR = pMPU_RegionInit->Number;
700017f4:	687b      	ldr	r3, [r7, #4]
700017f6:	785a      	ldrb	r2, [r3, #1]
700017f8:	4b1e      	ldr	r3, [pc, #120]	@ (70001874 <HAL_MPU_ConfigRegion+0x88>)
700017fa:	609a      	str	r2, [r3, #8]
  assert_param(IS_MPU_SUB_REGION_DISABLE(pMPU_RegionInit->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(pMPU_RegionInit->Size));
  assert_param(IS_MPU_ADDRESS_MULTIPLE_SIZE(pMPU_RegionInit->BaseAddress, pMPU_RegionInit->Size));

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
700017fc:	4b1d      	ldr	r3, [pc, #116]	@ (70001874 <HAL_MPU_ConfigRegion+0x88>)
700017fe:	691b      	ldr	r3, [r3, #16]
70001800:	4a1c      	ldr	r2, [pc, #112]	@ (70001874 <HAL_MPU_ConfigRegion+0x88>)
70001802:	f023 0301 	bic.w	r3, r3, #1
70001806:	6113      	str	r3, [r2, #16]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
70001808:	4b1a      	ldr	r3, [pc, #104]	@ (70001874 <HAL_MPU_ConfigRegion+0x88>)
7000180a:	691b      	ldr	r3, [r3, #16]
7000180c:	4a19      	ldr	r2, [pc, #100]	@ (70001874 <HAL_MPU_ConfigRegion+0x88>)
7000180e:	f023 0301 	bic.w	r3, r3, #1
70001812:	6113      	str	r3, [r2, #16]
  MPU->RBAR = pMPU_RegionInit->BaseAddress;
70001814:	4a17      	ldr	r2, [pc, #92]	@ (70001874 <HAL_MPU_ConfigRegion+0x88>)
70001816:	687b      	ldr	r3, [r7, #4]
70001818:	685b      	ldr	r3, [r3, #4]
7000181a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)pMPU_RegionInit->DisableExec      << MPU_RASR_XN_Pos)   |
7000181c:	687b      	ldr	r3, [r7, #4]
7000181e:	7b1b      	ldrb	r3, [r3, #12]
70001820:	071a      	lsls	r2, r3, #28
              ((uint32_t)pMPU_RegionInit->AccessPermission << MPU_RASR_AP_Pos)   |
70001822:	687b      	ldr	r3, [r7, #4]
70001824:	7adb      	ldrb	r3, [r3, #11]
70001826:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)pMPU_RegionInit->DisableExec      << MPU_RASR_XN_Pos)   |
70001828:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->TypeExtField     << MPU_RASR_TEX_Pos)  |
7000182a:	687b      	ldr	r3, [r7, #4]
7000182c:	7a9b      	ldrb	r3, [r3, #10]
7000182e:	04db      	lsls	r3, r3, #19
              ((uint32_t)pMPU_RegionInit->AccessPermission << MPU_RASR_AP_Pos)   |
70001830:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->IsShareable      << MPU_RASR_S_Pos)    |
70001832:	687b      	ldr	r3, [r7, #4]
70001834:	7b5b      	ldrb	r3, [r3, #13]
70001836:	049b      	lsls	r3, r3, #18
              ((uint32_t)pMPU_RegionInit->TypeExtField     << MPU_RASR_TEX_Pos)  |
70001838:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->IsCacheable      << MPU_RASR_C_Pos)    |
7000183a:	687b      	ldr	r3, [r7, #4]
7000183c:	7b9b      	ldrb	r3, [r3, #14]
7000183e:	045b      	lsls	r3, r3, #17
              ((uint32_t)pMPU_RegionInit->IsShareable      << MPU_RASR_S_Pos)    |
70001840:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->IsBufferable     << MPU_RASR_B_Pos)    |
70001842:	687b      	ldr	r3, [r7, #4]
70001844:	7bdb      	ldrb	r3, [r3, #15]
70001846:	041b      	lsls	r3, r3, #16
              ((uint32_t)pMPU_RegionInit->IsCacheable      << MPU_RASR_C_Pos)    |
70001848:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->SubRegionDisable << MPU_RASR_SRD_Pos)  |
7000184a:	687b      	ldr	r3, [r7, #4]
7000184c:	7a5b      	ldrb	r3, [r3, #9]
7000184e:	021b      	lsls	r3, r3, #8
              ((uint32_t)pMPU_RegionInit->IsBufferable     << MPU_RASR_B_Pos)    |
70001850:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->Size             << MPU_RASR_SIZE_Pos) |
70001852:	687b      	ldr	r3, [r7, #4]
70001854:	7a1b      	ldrb	r3, [r3, #8]
70001856:	005b      	lsls	r3, r3, #1
              ((uint32_t)pMPU_RegionInit->SubRegionDisable << MPU_RASR_SRD_Pos)  |
70001858:	4313      	orrs	r3, r2
              ((uint32_t)pMPU_RegionInit->Enable           << MPU_RASR_ENABLE_Pos);
7000185a:	687a      	ldr	r2, [r7, #4]
7000185c:	7812      	ldrb	r2, [r2, #0]
7000185e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)pMPU_RegionInit->DisableExec      << MPU_RASR_XN_Pos)   |
70001860:	4a04      	ldr	r2, [pc, #16]	@ (70001874 <HAL_MPU_ConfigRegion+0x88>)
              ((uint32_t)pMPU_RegionInit->Size             << MPU_RASR_SIZE_Pos) |
70001862:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)pMPU_RegionInit->DisableExec      << MPU_RASR_XN_Pos)   |
70001864:	6113      	str	r3, [r2, #16]
}
70001866:	bf00      	nop
70001868:	370c      	adds	r7, #12
7000186a:	46bd      	mov	sp, r7
7000186c:	f85d 7b04 	ldr.w	r7, [sp], #4
70001870:	4770      	bx	lr
70001872:	bf00      	nop
70001874:	e000ed90 	.word	0xe000ed90

70001878 <HAL_DCMIPP_Init>:
  * @brief  Initialize the selected HAL DCMIPP handle and associate a DCMIPP peripheral instance.
  * @param  hdcmipp  Pointer to DCMIPP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMIPP_Init(DCMIPP_HandleTypeDef *hdcmipp)
{
70001878:	b580      	push	{r7, lr}
7000187a:	b084      	sub	sp, #16
7000187c:	af00      	add	r7, sp, #0
7000187e:	6078      	str	r0, [r7, #4]
  uint32_t pipe_index;

  /* Check pointer validity */
  if (hdcmipp == NULL)
70001880:	687b      	ldr	r3, [r7, #4]
70001882:	2b00      	cmp	r3, #0
70001884:	d101      	bne.n	7000188a <HAL_DCMIPP_Init+0x12>
  {
    return HAL_ERROR;
70001886:	2301      	movs	r3, #1
70001888:	e020      	b.n	700018cc <HAL_DCMIPP_Init+0x54>
  }

  /* Check function parameters */
  assert_param(IS_DCMIPP_ALL_INSTANCE(hdcmipp->Instance));

  if (hdcmipp->State == HAL_DCMIPP_STATE_RESET)
7000188a:	687b      	ldr	r3, [r7, #4]
7000188c:	791b      	ldrb	r3, [r3, #4]
7000188e:	b2db      	uxtb	r3, r3
70001890:	2b00      	cmp	r3, #0
70001892:	d102      	bne.n	7000189a <HAL_DCMIPP_Init+0x22>
    }
    /* Initialize the low level hardware (MSP) */
    hdcmipp->MspInitCallback(hdcmipp);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMIPP_MspInit(hdcmipp);
70001894:	6878      	ldr	r0, [r7, #4]
70001896:	f7fe ffe7 	bl	70000868 <HAL_DCMIPP_MspInit>
#endif /* (USE_HAL_DCMIPP_REGISTER_CALLBACKS) */
  }

  /* Change the DCMIPP state */
  hdcmipp->State = HAL_DCMIPP_STATE_BUSY;
7000189a:	687b      	ldr	r3, [r7, #4]
7000189c:	2203      	movs	r2, #3
7000189e:	711a      	strb	r2, [r3, #4]

  /* Reset DCMIPP Pipe state */
  for (pipe_index = 0U; pipe_index < DCMIPP_NUM_OF_PIPES; pipe_index++)
700018a0:	2300      	movs	r3, #0
700018a2:	60fb      	str	r3, [r7, #12]
700018a4:	e008      	b.n	700018b8 <HAL_DCMIPP_Init+0x40>
  {
    hdcmipp->PipeState[pipe_index] = HAL_DCMIPP_PIPE_STATE_RESET;
700018a6:	687a      	ldr	r2, [r7, #4]
700018a8:	68fb      	ldr	r3, [r7, #12]
700018aa:	4413      	add	r3, r2
700018ac:	3305      	adds	r3, #5
700018ae:	2200      	movs	r2, #0
700018b0:	701a      	strb	r2, [r3, #0]
  for (pipe_index = 0U; pipe_index < DCMIPP_NUM_OF_PIPES; pipe_index++)
700018b2:	68fb      	ldr	r3, [r7, #12]
700018b4:	3301      	adds	r3, #1
700018b6:	60fb      	str	r3, [r7, #12]
700018b8:	68fb      	ldr	r3, [r7, #12]
700018ba:	2b00      	cmp	r3, #0
700018bc:	d0f3      	beq.n	700018a6 <HAL_DCMIPP_Init+0x2e>
  }

  /* Update error code */
  hdcmipp->ErrorCode = HAL_DCMIPP_ERROR_NONE;
700018be:	687b      	ldr	r3, [r7, #4]
700018c0:	2200      	movs	r2, #0
700018c2:	609a      	str	r2, [r3, #8]

  /* Update the DCMIPP state*/
  hdcmipp->State = HAL_DCMIPP_STATE_INIT;
700018c4:	687b      	ldr	r3, [r7, #4]
700018c6:	2201      	movs	r2, #1
700018c8:	711a      	strb	r2, [r3, #4]

  return HAL_OK;
700018ca:	2300      	movs	r3, #0
}
700018cc:	4618      	mov	r0, r3
700018ce:	3710      	adds	r7, #16
700018d0:	46bd      	mov	sp, r7
700018d2:	bd80      	pop	{r7, pc}

700018d4 <HAL_DCMIPP_PARALLEL_SetConfig>:
  *                         the parallel Interface configuration information for DCMIPP.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMIPP_PARALLEL_SetConfig(DCMIPP_HandleTypeDef *hdcmipp,
                                                const DCMIPP_ParallelConfTypeDef *pParallelConfig)
{
700018d4:	b480      	push	{r7}
700018d6:	b085      	sub	sp, #20
700018d8:	af00      	add	r7, sp, #0
700018da:	6078      	str	r0, [r7, #4]
700018dc:	6039      	str	r1, [r7, #0]
  uint32_t prcr_reg;
  uint32_t prescr_reg;

  /* Check parameters */
  if ((hdcmipp == NULL) || (pParallelConfig == NULL))
700018de:	687b      	ldr	r3, [r7, #4]
700018e0:	2b00      	cmp	r3, #0
700018e2:	d002      	beq.n	700018ea <HAL_DCMIPP_PARALLEL_SetConfig+0x16>
700018e4:	683b      	ldr	r3, [r7, #0]
700018e6:	2b00      	cmp	r3, #0
700018e8:	d101      	bne.n	700018ee <HAL_DCMIPP_PARALLEL_SetConfig+0x1a>
  {
    return HAL_ERROR;
700018ea:	2301      	movs	r3, #1
700018ec:	e059      	b.n	700019a2 <HAL_DCMIPP_PARALLEL_SetConfig+0xce>
  assert_param(IS_DCMIPP_SYNC_MODE(pParallelConfig->SynchroMode));
  assert_param(IS_DCMIPP_SWAP_BITS(pParallelConfig->SwapBits));
  assert_param(IS_DCMIPP_SWAP_CYCLES(pParallelConfig->SwapCycles));

  /* Check DCMIPP state */
  if (hdcmipp->State != HAL_DCMIPP_STATE_INIT)
700018ee:	687b      	ldr	r3, [r7, #4]
700018f0:	791b      	ldrb	r3, [r3, #4]
700018f2:	b2db      	uxtb	r3, r3
700018f4:	2b01      	cmp	r3, #1
700018f6:	d001      	beq.n	700018fc <HAL_DCMIPP_PARALLEL_SetConfig+0x28>
  {
    return HAL_ERROR;
700018f8:	2301      	movs	r3, #1
700018fa:	e052      	b.n	700019a2 <HAL_DCMIPP_PARALLEL_SetConfig+0xce>
  }
  else
  {
    /* Configures the Format, VS, HS, PCK polarity, ExtendedDataMode, SynchronisationMode, Swap Cycles and bits */
    prcr_reg  = ((pParallelConfig->Format)           | \
700018fc:	683b      	ldr	r3, [r7, #0]
700018fe:	681a      	ldr	r2, [r3, #0]
                 (pParallelConfig->VSPolarity)       | \
70001900:	683b      	ldr	r3, [r7, #0]
70001902:	685b      	ldr	r3, [r3, #4]
    prcr_reg  = ((pParallelConfig->Format)           | \
70001904:	431a      	orrs	r2, r3
                 (pParallelConfig->HSPolarity)       | \
70001906:	683b      	ldr	r3, [r7, #0]
70001908:	689b      	ldr	r3, [r3, #8]
                 (pParallelConfig->VSPolarity)       | \
7000190a:	431a      	orrs	r2, r3
                 (pParallelConfig->PCKPolarity)      | \
7000190c:	683b      	ldr	r3, [r7, #0]
7000190e:	68db      	ldr	r3, [r3, #12]
                 (pParallelConfig->HSPolarity)       | \
70001910:	431a      	orrs	r2, r3
                 (pParallelConfig->ExtendedDataMode) | \
70001912:	683b      	ldr	r3, [r7, #0]
70001914:	691b      	ldr	r3, [r3, #16]
                 (pParallelConfig->PCKPolarity)      | \
70001916:	431a      	orrs	r2, r3
                 (pParallelConfig->SynchroMode)      | \
70001918:	683b      	ldr	r3, [r7, #0]
7000191a:	695b      	ldr	r3, [r3, #20]
                 (pParallelConfig->ExtendedDataMode) | \
7000191c:	431a      	orrs	r2, r3
                 (pParallelConfig->SwapCycles)       | \
7000191e:	683b      	ldr	r3, [r7, #0]
70001920:	6a1b      	ldr	r3, [r3, #32]
                 (pParallelConfig->SynchroMode)      | \
70001922:	431a      	orrs	r2, r3
                 (pParallelConfig->SwapBits));
70001924:	683b      	ldr	r3, [r7, #0]
70001926:	69db      	ldr	r3, [r3, #28]
    prcr_reg  = ((pParallelConfig->Format)           | \
70001928:	4313      	orrs	r3, r2
7000192a:	60fb      	str	r3, [r7, #12]

    WRITE_REG(hdcmipp->Instance->PRCR, prcr_reg);
7000192c:	687b      	ldr	r3, [r7, #4]
7000192e:	681b      	ldr	r3, [r3, #0]
70001930:	68fa      	ldr	r2, [r7, #12]
70001932:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104

    if (pParallelConfig->SynchroMode == DCMIPP_SYNCHRO_EMBEDDED)
70001936:	683b      	ldr	r3, [r7, #0]
70001938:	695b      	ldr	r3, [r3, #20]
7000193a:	2b10      	cmp	r3, #16
7000193c:	d119      	bne.n	70001972 <HAL_DCMIPP_PARALLEL_SetConfig+0x9e>
    {
      /* Set Embedded Sync codes */
      prescr_reg = (((uint32_t)pParallelConfig->SynchroCodes.FrameEndCode << DCMIPP_PRESCR_FEC_Pos)   | \
7000193e:	683b      	ldr	r3, [r7, #0]
70001940:	7edb      	ldrb	r3, [r3, #27]
70001942:	061a      	lsls	r2, r3, #24
                    ((uint32_t)pParallelConfig->SynchroCodes.LineEndCode << DCMIPP_PRESCR_LEC_Pos)    | \
70001944:	683b      	ldr	r3, [r7, #0]
70001946:	7e9b      	ldrb	r3, [r3, #26]
70001948:	041b      	lsls	r3, r3, #16
      prescr_reg = (((uint32_t)pParallelConfig->SynchroCodes.FrameEndCode << DCMIPP_PRESCR_FEC_Pos)   | \
7000194a:	4313      	orrs	r3, r2
                    ((uint32_t)pParallelConfig->SynchroCodes.FrameStartCode << DCMIPP_PRESCR_FSC_Pos) | \
7000194c:	683a      	ldr	r2, [r7, #0]
7000194e:	7e12      	ldrb	r2, [r2, #24]
                    ((uint32_t)pParallelConfig->SynchroCodes.LineEndCode << DCMIPP_PRESCR_LEC_Pos)    | \
70001950:	431a      	orrs	r2, r3
                    ((uint32_t)pParallelConfig->SynchroCodes.LineStartCode << DCMIPP_PRESCR_LSC_Pos));
70001952:	683b      	ldr	r3, [r7, #0]
70001954:	7e5b      	ldrb	r3, [r3, #25]
70001956:	021b      	lsls	r3, r3, #8
      prescr_reg = (((uint32_t)pParallelConfig->SynchroCodes.FrameEndCode << DCMIPP_PRESCR_FEC_Pos)   | \
70001958:	4313      	orrs	r3, r2
7000195a:	60bb      	str	r3, [r7, #8]

      WRITE_REG(hdcmipp->Instance->PRESCR, prescr_reg);
7000195c:	687b      	ldr	r3, [r7, #4]
7000195e:	681b      	ldr	r3, [r3, #0]
70001960:	68ba      	ldr	r2, [r7, #8]
70001962:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108

      /* Set Embedded Sync Unmask codes : All codes are unmasked */
      WRITE_REG(hdcmipp->Instance->PRESUR, 0xFFFFFFFFU);
70001966:	687b      	ldr	r3, [r7, #4]
70001968:	681b      	ldr	r3, [r3, #0]
7000196a:	f04f 32ff 	mov.w	r2, #4294967295
7000196e:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
    }

    /* Enable the Synchronization error interrupt on parallel interface */
    __HAL_DCMIPP_ENABLE_IT(hdcmipp, DCMIPP_IT_PARALLEL_SYNC_ERROR);
70001972:	687b      	ldr	r3, [r7, #4]
70001974:	681b      	ldr	r3, [r3, #0]
70001976:	f8d3 23f0 	ldr.w	r2, [r3, #1008]	@ 0x3f0
7000197a:	687b      	ldr	r3, [r7, #4]
7000197c:	681b      	ldr	r3, [r3, #0]
7000197e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
70001982:	f8c3 23f0 	str.w	r2, [r3, #1008]	@ 0x3f0

    /* Enable Parallel interface */
    SET_BIT(hdcmipp->Instance->PRCR, DCMIPP_PRCR_ENABLE);
70001986:	687b      	ldr	r3, [r7, #4]
70001988:	681b      	ldr	r3, [r3, #0]
7000198a:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
7000198e:	687b      	ldr	r3, [r7, #4]
70001990:	681b      	ldr	r3, [r3, #0]
70001992:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
70001996:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104

  }

  /* Update the DCMIPP state */
  hdcmipp->State = HAL_DCMIPP_STATE_READY;
7000199a:	687b      	ldr	r3, [r7, #4]
7000199c:	2202      	movs	r2, #2
7000199e:	711a      	strb	r2, [r3, #4]

  return HAL_OK;
700019a0:	2300      	movs	r3, #0
}
700019a2:	4618      	mov	r0, r3
700019a4:	3714      	adds	r7, #20
700019a6:	46bd      	mov	sp, r7
700019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
700019ac:	4770      	bx	lr

700019ae <HAL_DCMIPP_PIPE_SetConfig>:
  * @param  pPipeConfig pointer to pipe configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMIPP_PIPE_SetConfig(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe,
                                            const DCMIPP_PipeConfTypeDef *pPipeConfig)
{
700019ae:	b580      	push	{r7, lr}
700019b0:	b086      	sub	sp, #24
700019b2:	af00      	add	r7, sp, #0
700019b4:	60f8      	str	r0, [r7, #12]
700019b6:	60b9      	str	r1, [r7, #8]
700019b8:	607a      	str	r2, [r7, #4]
  HAL_DCMIPP_PipeStateTypeDef pipe_state;

  /* Check the DCMIPP peripheral handle parameter and pPipeConfig parameter */
  if ((hdcmipp == NULL) || (pPipeConfig == NULL))
700019ba:	68fb      	ldr	r3, [r7, #12]
700019bc:	2b00      	cmp	r3, #0
700019be:	d002      	beq.n	700019c6 <HAL_DCMIPP_PIPE_SetConfig+0x18>
700019c0:	687b      	ldr	r3, [r7, #4]
700019c2:	2b00      	cmp	r3, #0
700019c4:	d101      	bne.n	700019ca <HAL_DCMIPP_PIPE_SetConfig+0x1c>
  {
    return HAL_ERROR;
700019c6:	2301      	movs	r3, #1
700019c8:	e026      	b.n	70001a18 <HAL_DCMIPP_PIPE_SetConfig+0x6a>
  /* Check the parameters */
  assert_param(IS_DCMIPP_ALL_INSTANCE(hdcmipp->Instance));
  assert_param(IS_DCMIPP_PIPE(Pipe));
  assert_param(IS_DCMIPP_FRAME_RATE(pPipeConfig->FrameRate));
  /* Get Pipe State */
  pipe_state = hdcmipp->PipeState[Pipe];
700019ca:	68fa      	ldr	r2, [r7, #12]
700019cc:	68bb      	ldr	r3, [r7, #8]
700019ce:	4413      	add	r3, r2
700019d0:	3305      	adds	r3, #5
700019d2:	781b      	ldrb	r3, [r3, #0]
700019d4:	75fb      	strb	r3, [r7, #23]

  if (hdcmipp->State == HAL_DCMIPP_STATE_READY)
700019d6:	68fb      	ldr	r3, [r7, #12]
700019d8:	791b      	ldrb	r3, [r3, #4]
700019da:	b2db      	uxtb	r3, r3
700019dc:	2b02      	cmp	r3, #2
700019de:	d11a      	bne.n	70001a16 <HAL_DCMIPP_PIPE_SetConfig+0x68>
  {
    if ((pipe_state == HAL_DCMIPP_PIPE_STATE_RESET) || (pipe_state == HAL_DCMIPP_PIPE_STATE_ERROR))
700019e0:	7dfb      	ldrb	r3, [r7, #23]
700019e2:	2b00      	cmp	r3, #0
700019e4:	d002      	beq.n	700019ec <HAL_DCMIPP_PIPE_SetConfig+0x3e>
700019e6:	7dfb      	ldrb	r3, [r7, #23]
700019e8:	2b04      	cmp	r3, #4
700019ea:	d112      	bne.n	70001a12 <HAL_DCMIPP_PIPE_SetConfig+0x64>
    {
      /* Update the DCMIPP PIPE state */
      hdcmipp->PipeState[Pipe] = HAL_DCMIPP_PIPE_STATE_BUSY;
700019ec:	68fa      	ldr	r2, [r7, #12]
700019ee:	68bb      	ldr	r3, [r7, #8]
700019f0:	4413      	add	r3, r2
700019f2:	3305      	adds	r3, #5
700019f4:	2202      	movs	r2, #2
700019f6:	701a      	strb	r2, [r3, #0]

      /* Initialize the DCMIPP Pipe registers */
      Pipe_Config(hdcmipp, Pipe, pPipeConfig);
700019f8:	687a      	ldr	r2, [r7, #4]
700019fa:	68b9      	ldr	r1, [r7, #8]
700019fc:	68f8      	ldr	r0, [r7, #12]
700019fe:	f000 f839 	bl	70001a74 <Pipe_Config>

      /* Update the DCMIPP pipe state */
      hdcmipp->PipeState[Pipe] = HAL_DCMIPP_PIPE_STATE_READY;
70001a02:	68fa      	ldr	r2, [r7, #12]
70001a04:	68bb      	ldr	r3, [r7, #8]
70001a06:	4413      	add	r3, r2
70001a08:	3305      	adds	r3, #5
70001a0a:	2201      	movs	r2, #1
70001a0c:	701a      	strb	r2, [r3, #0]
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
70001a0e:	2300      	movs	r3, #0
70001a10:	e002      	b.n	70001a18 <HAL_DCMIPP_PIPE_SetConfig+0x6a>
      return HAL_ERROR;
70001a12:	2301      	movs	r3, #1
70001a14:	e000      	b.n	70001a18 <HAL_DCMIPP_PIPE_SetConfig+0x6a>
    return HAL_ERROR;
70001a16:	2301      	movs	r3, #1
}
70001a18:	4618      	mov	r0, r3
70001a1a:	3718      	adds	r7, #24
70001a1c:	46bd      	mov	sp, r7
70001a1e:	bd80      	pop	{r7, pc}

70001a20 <HAL_DCMIPP_PIPE_Start>:
  * @param  CaptureMode DCMIPP capture mode for the pipe can be a value from @ref DCMIPP_Capture_Mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMIPP_PIPE_Start(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe, uint32_t DstAddress,
                                        uint32_t CaptureMode)
{
70001a20:	b580      	push	{r7, lr}
70001a22:	b084      	sub	sp, #16
70001a24:	af00      	add	r7, sp, #0
70001a26:	60f8      	str	r0, [r7, #12]
70001a28:	60b9      	str	r1, [r7, #8]
70001a2a:	607a      	str	r2, [r7, #4]
70001a2c:	603b      	str	r3, [r7, #0]
  assert_param(IS_DCMIPP_PIPE(Pipe));
  assert_param(IS_DCMIPP_CAPTURE_MODE(CaptureMode));

  /* Check pointer validity */
  if ((hdcmipp == NULL) || ((DstAddress & 0xFU) != 0U))
70001a2e:	68fb      	ldr	r3, [r7, #12]
70001a30:	2b00      	cmp	r3, #0
70001a32:	d004      	beq.n	70001a3e <HAL_DCMIPP_PIPE_Start+0x1e>
70001a34:	687b      	ldr	r3, [r7, #4]
70001a36:	f003 030f 	and.w	r3, r3, #15
70001a3a:	2b00      	cmp	r3, #0
70001a3c:	d001      	beq.n	70001a42 <HAL_DCMIPP_PIPE_Start+0x22>
  {
    return HAL_ERROR;
70001a3e:	2301      	movs	r3, #1
70001a40:	e014      	b.n	70001a6c <HAL_DCMIPP_PIPE_Start+0x4c>
  }

  /* Check DCMIPP pipe state */
  if (hdcmipp->PipeState[Pipe]  != HAL_DCMIPP_PIPE_STATE_READY)
70001a42:	68fa      	ldr	r2, [r7, #12]
70001a44:	68bb      	ldr	r3, [r7, #8]
70001a46:	4413      	add	r3, r2
70001a48:	3305      	adds	r3, #5
70001a4a:	781b      	ldrb	r3, [r3, #0]
70001a4c:	b2db      	uxtb	r3, r3
70001a4e:	2b01      	cmp	r3, #1
70001a50:	d001      	beq.n	70001a56 <HAL_DCMIPP_PIPE_Start+0x36>
  {
    return HAL_ERROR;
70001a52:	2301      	movs	r3, #1
70001a54:	e00a      	b.n	70001a6c <HAL_DCMIPP_PIPE_Start+0x4c>
  }

  /* Set Capture Mode and Destination address for the selected pipe */
  DCMIPP_SetConfig(hdcmipp, Pipe, DstAddress, CaptureMode);
70001a56:	683b      	ldr	r3, [r7, #0]
70001a58:	687a      	ldr	r2, [r7, #4]
70001a5a:	68b9      	ldr	r1, [r7, #8]
70001a5c:	68f8      	ldr	r0, [r7, #12]
70001a5e:	f000 f825 	bl	70001aac <DCMIPP_SetConfig>

  /* Enable Capture for the selected Pipe */
  DCMIPP_EnableCapture(hdcmipp, Pipe);
70001a62:	68b9      	ldr	r1, [r7, #8]
70001a64:	68f8      	ldr	r0, [r7, #12]
70001a66:	f000 f851 	bl	70001b0c <DCMIPP_EnableCapture>

  return HAL_OK;
70001a6a:	2300      	movs	r3, #0
}
70001a6c:	4618      	mov	r0, r3
70001a6e:	3710      	adds	r7, #16
70001a70:	46bd      	mov	sp, r7
70001a72:	bd80      	pop	{r7, pc}

70001a74 <Pipe_Config>:
  * @param  pPipeConfig pointer to the DCMIPP_PipeConfTypeDef structure that contains
  *                     the configuration information for the pipe.
  * @retval None
  */
static void Pipe_Config(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe, const DCMIPP_PipeConfTypeDef *pPipeConfig)
{
70001a74:	b480      	push	{r7}
70001a76:	b085      	sub	sp, #20
70001a78:	af00      	add	r7, sp, #0
70001a7a:	60f8      	str	r0, [r7, #12]
70001a7c:	60b9      	str	r1, [r7, #8]
70001a7e:	607a      	str	r2, [r7, #4]
  if (Pipe == DCMIPP_PIPE0)
70001a80:	68bb      	ldr	r3, [r7, #8]
70001a82:	2b00      	cmp	r3, #0
70001a84:	d10c      	bne.n	70001aa0 <Pipe_Config+0x2c>
  {
    /* Configure Pipe0 */
    /* Configure Frame Rate */
    MODIFY_REG(hdcmipp->Instance->P0FCTCR, DCMIPP_P0FCTCR_FRATE, pPipeConfig->FrameRate);
70001a86:	68fb      	ldr	r3, [r7, #12]
70001a88:	681b      	ldr	r3, [r3, #0]
70001a8a:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
70001a8e:	f023 0103 	bic.w	r1, r3, #3
70001a92:	687b      	ldr	r3, [r7, #4]
70001a94:	681a      	ldr	r2, [r3, #0]
70001a96:	68fb      	ldr	r3, [r7, #12]
70001a98:	681b      	ldr	r3, [r3, #0]
70001a9a:	430a      	orrs	r2, r1
70001a9c:	f8c3 2500 	str.w	r2, [r3, #1280]	@ 0x500
  }
}
70001aa0:	bf00      	nop
70001aa2:	3714      	adds	r7, #20
70001aa4:	46bd      	mov	sp, r7
70001aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
70001aaa:	4770      	bx	lr

70001aac <DCMIPP_SetConfig>:
  * @param  DstAddress  Specifies the destination memory address for the captured data.
  * @param  CaptureMode Specifies the capture mode to be set for the pipe.
  * @retval None
  */
static void DCMIPP_SetConfig(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe, uint32_t DstAddress, uint32_t CaptureMode)
{
70001aac:	b480      	push	{r7}
70001aae:	b085      	sub	sp, #20
70001ab0:	af00      	add	r7, sp, #0
70001ab2:	60f8      	str	r0, [r7, #12]
70001ab4:	60b9      	str	r1, [r7, #8]
70001ab6:	607a      	str	r2, [r7, #4]
70001ab8:	603b      	str	r3, [r7, #0]
  if (Pipe == DCMIPP_PIPE0)
70001aba:	68bb      	ldr	r3, [r7, #8]
70001abc:	2b00      	cmp	r3, #0
70001abe:	d11f      	bne.n	70001b00 <DCMIPP_SetConfig+0x54>
  {
    /* Update the DCMIPP pipe State */
    hdcmipp->PipeState[Pipe] = HAL_DCMIPP_PIPE_STATE_BUSY;
70001ac0:	68fa      	ldr	r2, [r7, #12]
70001ac2:	68bb      	ldr	r3, [r7, #8]
70001ac4:	4413      	add	r3, r2
70001ac6:	3305      	adds	r3, #5
70001ac8:	2202      	movs	r2, #2
70001aca:	701a      	strb	r2, [r3, #0]

    /* Set the capture mode */
    hdcmipp->Instance->P0FCTCR |= CaptureMode;
70001acc:	68fb      	ldr	r3, [r7, #12]
70001ace:	681b      	ldr	r3, [r3, #0]
70001ad0:	f8d3 1500 	ldr.w	r1, [r3, #1280]	@ 0x500
70001ad4:	68fb      	ldr	r3, [r7, #12]
70001ad6:	681b      	ldr	r3, [r3, #0]
70001ad8:	683a      	ldr	r2, [r7, #0]
70001ada:	430a      	orrs	r2, r1
70001adc:	f8c3 2500 	str.w	r2, [r3, #1280]	@ 0x500

    /* Set the destination address */
    WRITE_REG(hdcmipp->Instance->P0PPM0AR1, DstAddress);
70001ae0:	68fb      	ldr	r3, [r7, #12]
70001ae2:	681b      	ldr	r3, [r3, #0]
70001ae4:	687a      	ldr	r2, [r7, #4]
70001ae6:	f8c3 25c4 	str.w	r2, [r3, #1476]	@ 0x5c4

    /* Enable all required interrupts lines for the PIPE0 */
    __HAL_DCMIPP_ENABLE_IT(hdcmipp, DCMIPP_IT_PIPE0_FRAME | DCMIPP_IT_PIPE0_VSYNC | DCMIPP_IT_PIPE0_OVR |
70001aea:	68fb      	ldr	r3, [r7, #12]
70001aec:	681b      	ldr	r3, [r3, #0]
70001aee:	f8d3 13f0 	ldr.w	r1, [r3, #1008]	@ 0x3f0
70001af2:	68fb      	ldr	r3, [r7, #12]
70001af4:	681a      	ldr	r2, [r3, #0]
70001af6:	f248 6320 	movw	r3, #34336	@ 0x8620
70001afa:	430b      	orrs	r3, r1
70001afc:	f8c2 33f0 	str.w	r3, [r2, #1008]	@ 0x3f0
                           DCMIPP_IT_AXI_TRANSFER_ERROR);
  }
}
70001b00:	bf00      	nop
70001b02:	3714      	adds	r7, #20
70001b04:	46bd      	mov	sp, r7
70001b06:	f85d 7b04 	ldr.w	r7, [sp], #4
70001b0a:	4770      	bx	lr

70001b0c <DCMIPP_EnableCapture>:
  * @param  hdcmipp     Pointer to DCMIPP handle
  * @param  Pipe        Specifies the DCMIPP pipe, can be a value from @ref DCMIPP_Pipes
  * @retval None
  */
static void DCMIPP_EnableCapture(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe)
{
70001b0c:	b480      	push	{r7}
70001b0e:	b083      	sub	sp, #12
70001b10:	af00      	add	r7, sp, #0
70001b12:	6078      	str	r0, [r7, #4]
70001b14:	6039      	str	r1, [r7, #0]
  if (Pipe == DCMIPP_PIPE0)
70001b16:	683b      	ldr	r3, [r7, #0]
70001b18:	2b00      	cmp	r3, #0
70001b1a:	d113      	bne.n	70001b44 <DCMIPP_EnableCapture+0x38>
  {
    /* Activate the Pipe */
    SET_BIT(hdcmipp->Instance->P0FSCR, DCMIPP_P0FSCR_PIPEN);
70001b1c:	687b      	ldr	r3, [r7, #4]
70001b1e:	681b      	ldr	r3, [r3, #0]
70001b20:	f8d3 2404 	ldr.w	r2, [r3, #1028]	@ 0x404
70001b24:	687b      	ldr	r3, [r7, #4]
70001b26:	681b      	ldr	r3, [r3, #0]
70001b28:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
70001b2c:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404

    /* Start the capture */
    SET_BIT(hdcmipp->Instance->P0FCTCR, DCMIPP_P0FCTCR_CPTREQ);
70001b30:	687b      	ldr	r3, [r7, #4]
70001b32:	681b      	ldr	r3, [r3, #0]
70001b34:	f8d3 2500 	ldr.w	r2, [r3, #1280]	@ 0x500
70001b38:	687b      	ldr	r3, [r7, #4]
70001b3a:	681b      	ldr	r3, [r3, #0]
70001b3c:	f042 0208 	orr.w	r2, r2, #8
70001b40:	f8c3 2500 	str.w	r2, [r3, #1280]	@ 0x500
  }
}
70001b44:	bf00      	nop
70001b46:	370c      	adds	r7, #12
70001b48:	46bd      	mov	sp, r7
70001b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
70001b4e:	4770      	bx	lr

70001b50 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
70001b50:	b480      	push	{r7}
70001b52:	b087      	sub	sp, #28
70001b54:	af00      	add	r7, sp, #0
70001b56:	6078      	str	r0, [r7, #4]
70001b58:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
70001b5a:	2300      	movs	r3, #0
70001b5c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
70001b5e:	e143      	b.n	70001de8 <HAL_GPIO_Init+0x298>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
70001b60:	683b      	ldr	r3, [r7, #0]
70001b62:	681a      	ldr	r2, [r3, #0]
70001b64:	2101      	movs	r1, #1
70001b66:	697b      	ldr	r3, [r7, #20]
70001b68:	fa01 f303 	lsl.w	r3, r1, r3
70001b6c:	4013      	ands	r3, r2
70001b6e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
70001b70:	68fb      	ldr	r3, [r7, #12]
70001b72:	2b00      	cmp	r3, #0
70001b74:	f000 8135 	beq.w	70001de2 <HAL_GPIO_Init+0x292>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
70001b78:	683b      	ldr	r3, [r7, #0]
70001b7a:	685b      	ldr	r3, [r3, #4]
70001b7c:	f003 0303 	and.w	r3, r3, #3
70001b80:	2b01      	cmp	r3, #1
70001b82:	d005      	beq.n	70001b90 <HAL_GPIO_Init+0x40>
70001b84:	683b      	ldr	r3, [r7, #0]
70001b86:	685b      	ldr	r3, [r3, #4]
70001b88:	f003 0303 	and.w	r3, r3, #3
70001b8c:	2b02      	cmp	r3, #2
70001b8e:	d130      	bne.n	70001bf2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
70001b90:	687b      	ldr	r3, [r7, #4]
70001b92:	689b      	ldr	r3, [r3, #8]
70001b94:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
70001b96:	697b      	ldr	r3, [r7, #20]
70001b98:	005b      	lsls	r3, r3, #1
70001b9a:	2203      	movs	r2, #3
70001b9c:	fa02 f303 	lsl.w	r3, r2, r3
70001ba0:	43db      	mvns	r3, r3
70001ba2:	693a      	ldr	r2, [r7, #16]
70001ba4:	4013      	ands	r3, r2
70001ba6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
70001ba8:	683b      	ldr	r3, [r7, #0]
70001baa:	68da      	ldr	r2, [r3, #12]
70001bac:	697b      	ldr	r3, [r7, #20]
70001bae:	005b      	lsls	r3, r3, #1
70001bb0:	fa02 f303 	lsl.w	r3, r2, r3
70001bb4:	693a      	ldr	r2, [r7, #16]
70001bb6:	4313      	orrs	r3, r2
70001bb8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
70001bba:	687b      	ldr	r3, [r7, #4]
70001bbc:	693a      	ldr	r2, [r7, #16]
70001bbe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
70001bc0:	687b      	ldr	r3, [r7, #4]
70001bc2:	685b      	ldr	r3, [r3, #4]
70001bc4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
70001bc6:	2201      	movs	r2, #1
70001bc8:	697b      	ldr	r3, [r7, #20]
70001bca:	fa02 f303 	lsl.w	r3, r2, r3
70001bce:	43db      	mvns	r3, r3
70001bd0:	693a      	ldr	r2, [r7, #16]
70001bd2:	4013      	ands	r3, r2
70001bd4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
70001bd6:	683b      	ldr	r3, [r7, #0]
70001bd8:	685b      	ldr	r3, [r3, #4]
70001bda:	091b      	lsrs	r3, r3, #4
70001bdc:	f003 0201 	and.w	r2, r3, #1
70001be0:	697b      	ldr	r3, [r7, #20]
70001be2:	fa02 f303 	lsl.w	r3, r2, r3
70001be6:	693a      	ldr	r2, [r7, #16]
70001be8:	4313      	orrs	r3, r2
70001bea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
70001bec:	687b      	ldr	r3, [r7, #4]
70001bee:	693a      	ldr	r2, [r7, #16]
70001bf0:	605a      	str	r2, [r3, #4]
      }

      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
70001bf2:	683b      	ldr	r3, [r7, #0]
70001bf4:	685b      	ldr	r3, [r3, #4]
70001bf6:	f003 0303 	and.w	r3, r3, #3
70001bfa:	2b03      	cmp	r3, #3
70001bfc:	d109      	bne.n	70001c12 <HAL_GPIO_Init+0xc2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
70001bfe:	683b      	ldr	r3, [r7, #0]
70001c00:	685b      	ldr	r3, [r3, #4]
70001c02:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
70001c06:	2b03      	cmp	r3, #3
70001c08:	d11b      	bne.n	70001c42 <HAL_GPIO_Init+0xf2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
70001c0a:	683b      	ldr	r3, [r7, #0]
70001c0c:	689b      	ldr	r3, [r3, #8]
70001c0e:	2b01      	cmp	r3, #1
70001c10:	d017      	beq.n	70001c42 <HAL_GPIO_Init+0xf2>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
70001c12:	687b      	ldr	r3, [r7, #4]
70001c14:	68db      	ldr	r3, [r3, #12]
70001c16:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
70001c18:	697b      	ldr	r3, [r7, #20]
70001c1a:	005b      	lsls	r3, r3, #1
70001c1c:	2203      	movs	r2, #3
70001c1e:	fa02 f303 	lsl.w	r3, r2, r3
70001c22:	43db      	mvns	r3, r3
70001c24:	693a      	ldr	r2, [r7, #16]
70001c26:	4013      	ands	r3, r2
70001c28:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
70001c2a:	683b      	ldr	r3, [r7, #0]
70001c2c:	689a      	ldr	r2, [r3, #8]
70001c2e:	697b      	ldr	r3, [r7, #20]
70001c30:	005b      	lsls	r3, r3, #1
70001c32:	fa02 f303 	lsl.w	r3, r2, r3
70001c36:	693a      	ldr	r2, [r7, #16]
70001c38:	4313      	orrs	r3, r2
70001c3a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
70001c3c:	687b      	ldr	r3, [r7, #4]
70001c3e:	693a      	ldr	r2, [r7, #16]
70001c40:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
70001c42:	683b      	ldr	r3, [r7, #0]
70001c44:	685b      	ldr	r3, [r3, #4]
70001c46:	f003 0303 	and.w	r3, r3, #3
70001c4a:	2b02      	cmp	r3, #2
70001c4c:	d123      	bne.n	70001c96 <HAL_GPIO_Init+0x146>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
70001c4e:	697b      	ldr	r3, [r7, #20]
70001c50:	08da      	lsrs	r2, r3, #3
70001c52:	687b      	ldr	r3, [r7, #4]
70001c54:	3208      	adds	r2, #8
70001c56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70001c5a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
70001c5c:	697b      	ldr	r3, [r7, #20]
70001c5e:	f003 0307 	and.w	r3, r3, #7
70001c62:	009b      	lsls	r3, r3, #2
70001c64:	220f      	movs	r2, #15
70001c66:	fa02 f303 	lsl.w	r3, r2, r3
70001c6a:	43db      	mvns	r3, r3
70001c6c:	693a      	ldr	r2, [r7, #16]
70001c6e:	4013      	ands	r3, r2
70001c70:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
70001c72:	683b      	ldr	r3, [r7, #0]
70001c74:	691a      	ldr	r2, [r3, #16]
70001c76:	697b      	ldr	r3, [r7, #20]
70001c78:	f003 0307 	and.w	r3, r3, #7
70001c7c:	009b      	lsls	r3, r3, #2
70001c7e:	fa02 f303 	lsl.w	r3, r2, r3
70001c82:	693a      	ldr	r2, [r7, #16]
70001c84:	4313      	orrs	r3, r2
70001c86:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
70001c88:	697b      	ldr	r3, [r7, #20]
70001c8a:	08da      	lsrs	r2, r3, #3
70001c8c:	687b      	ldr	r3, [r7, #4]
70001c8e:	3208      	adds	r2, #8
70001c90:	6939      	ldr	r1, [r7, #16]
70001c92:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
70001c96:	687b      	ldr	r3, [r7, #4]
70001c98:	681b      	ldr	r3, [r3, #0]
70001c9a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
70001c9c:	697b      	ldr	r3, [r7, #20]
70001c9e:	005b      	lsls	r3, r3, #1
70001ca0:	2203      	movs	r2, #3
70001ca2:	fa02 f303 	lsl.w	r3, r2, r3
70001ca6:	43db      	mvns	r3, r3
70001ca8:	693a      	ldr	r2, [r7, #16]
70001caa:	4013      	ands	r3, r2
70001cac:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
70001cae:	683b      	ldr	r3, [r7, #0]
70001cb0:	685b      	ldr	r3, [r3, #4]
70001cb2:	f003 0203 	and.w	r2, r3, #3
70001cb6:	697b      	ldr	r3, [r7, #20]
70001cb8:	005b      	lsls	r3, r3, #1
70001cba:	fa02 f303 	lsl.w	r3, r2, r3
70001cbe:	693a      	ldr	r2, [r7, #16]
70001cc0:	4313      	orrs	r3, r2
70001cc2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
70001cc4:	687b      	ldr	r3, [r7, #4]
70001cc6:	693a      	ldr	r2, [r7, #16]
70001cc8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
70001cca:	683b      	ldr	r3, [r7, #0]
70001ccc:	685b      	ldr	r3, [r3, #4]
70001cce:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
70001cd2:	2b00      	cmp	r3, #0
70001cd4:	f000 8085 	beq.w	70001de2 <HAL_GPIO_Init+0x292>
      {
        temp = SBS->EXTICR[position >> 2u];
70001cd8:	4a4b      	ldr	r2, [pc, #300]	@ (70001e08 <HAL_GPIO_Init+0x2b8>)
70001cda:	697b      	ldr	r3, [r7, #20]
70001cdc:	089b      	lsrs	r3, r3, #2
70001cde:	334c      	adds	r3, #76	@ 0x4c
70001ce0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
70001ce4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << ((position & 0x03u) * SBS_EXTICR1_PC_EXTI1_Pos));
70001ce6:	697b      	ldr	r3, [r7, #20]
70001ce8:	f003 0303 	and.w	r3, r3, #3
70001cec:	009b      	lsls	r3, r3, #2
70001cee:	220f      	movs	r2, #15
70001cf0:	fa02 f303 	lsl.w	r3, r2, r3
70001cf4:	43db      	mvns	r3, r3
70001cf6:	693a      	ldr	r2, [r7, #16]
70001cf8:	4013      	ands	r3, r2
70001cfa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03u) * SBS_EXTICR1_PC_EXTI1_Pos));
70001cfc:	687b      	ldr	r3, [r7, #4]
70001cfe:	0a9a      	lsrs	r2, r3, #10
70001d00:	4b42      	ldr	r3, [pc, #264]	@ (70001e0c <HAL_GPIO_Init+0x2bc>)
70001d02:	4013      	ands	r3, r2
70001d04:	697a      	ldr	r2, [r7, #20]
70001d06:	f002 0203 	and.w	r2, r2, #3
70001d0a:	0092      	lsls	r2, r2, #2
70001d0c:	4093      	lsls	r3, r2
70001d0e:	693a      	ldr	r2, [r7, #16]
70001d10:	4313      	orrs	r3, r2
70001d12:	613b      	str	r3, [r7, #16]
        SBS->EXTICR[position >> 2u] = temp;
70001d14:	493c      	ldr	r1, [pc, #240]	@ (70001e08 <HAL_GPIO_Init+0x2b8>)
70001d16:	697b      	ldr	r3, [r7, #20]
70001d18:	089b      	lsrs	r3, r3, #2
70001d1a:	334c      	adds	r3, #76	@ 0x4c
70001d1c:	693a      	ldr	r2, [r7, #16]
70001d1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
70001d22:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
70001d26:	681b      	ldr	r3, [r3, #0]
70001d28:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
70001d2a:	68fb      	ldr	r3, [r7, #12]
70001d2c:	43db      	mvns	r3, r3
70001d2e:	693a      	ldr	r2, [r7, #16]
70001d30:	4013      	ands	r3, r2
70001d32:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
70001d34:	683b      	ldr	r3, [r7, #0]
70001d36:	685b      	ldr	r3, [r3, #4]
70001d38:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
70001d3c:	2b00      	cmp	r3, #0
70001d3e:	d003      	beq.n	70001d48 <HAL_GPIO_Init+0x1f8>
        {
          temp |= iocurrent;
70001d40:	693a      	ldr	r2, [r7, #16]
70001d42:	68fb      	ldr	r3, [r7, #12]
70001d44:	4313      	orrs	r3, r2
70001d46:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
70001d48:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
70001d4c:	693b      	ldr	r3, [r7, #16]
70001d4e:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
70001d50:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
70001d54:	685b      	ldr	r3, [r3, #4]
70001d56:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
70001d58:	68fb      	ldr	r3, [r7, #12]
70001d5a:	43db      	mvns	r3, r3
70001d5c:	693a      	ldr	r2, [r7, #16]
70001d5e:	4013      	ands	r3, r2
70001d60:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
70001d62:	683b      	ldr	r3, [r7, #0]
70001d64:	685b      	ldr	r3, [r3, #4]
70001d66:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
70001d6a:	2b00      	cmp	r3, #0
70001d6c:	d003      	beq.n	70001d76 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
70001d6e:	693a      	ldr	r2, [r7, #16]
70001d70:	68fb      	ldr	r3, [r7, #12]
70001d72:	4313      	orrs	r3, r2
70001d74:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
70001d76:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
70001d7a:	693b      	ldr	r3, [r7, #16]
70001d7c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
70001d7e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
70001d82:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
70001d86:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
70001d88:	68fb      	ldr	r3, [r7, #12]
70001d8a:	43db      	mvns	r3, r3
70001d8c:	693a      	ldr	r2, [r7, #16]
70001d8e:	4013      	ands	r3, r2
70001d90:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
70001d92:	683b      	ldr	r3, [r7, #0]
70001d94:	685b      	ldr	r3, [r3, #4]
70001d96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70001d9a:	2b00      	cmp	r3, #0
70001d9c:	d003      	beq.n	70001da6 <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
70001d9e:	693a      	ldr	r2, [r7, #16]
70001da0:	68fb      	ldr	r3, [r7, #12]
70001da2:	4313      	orrs	r3, r2
70001da4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
70001da6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
70001daa:	693b      	ldr	r3, [r7, #16]
70001dac:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        temp = EXTI->IMR1;
70001db0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
70001db4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
70001db8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
70001dba:	68fb      	ldr	r3, [r7, #12]
70001dbc:	43db      	mvns	r3, r3
70001dbe:	693a      	ldr	r2, [r7, #16]
70001dc0:	4013      	ands	r3, r2
70001dc2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
70001dc4:	683b      	ldr	r3, [r7, #0]
70001dc6:	685b      	ldr	r3, [r3, #4]
70001dc8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
70001dcc:	2b00      	cmp	r3, #0
70001dce:	d003      	beq.n	70001dd8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
70001dd0:	693a      	ldr	r2, [r7, #16]
70001dd2:	68fb      	ldr	r3, [r7, #12]
70001dd4:	4313      	orrs	r3, r2
70001dd6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
70001dd8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
70001ddc:	693b      	ldr	r3, [r7, #16]
70001dde:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
70001de2:	697b      	ldr	r3, [r7, #20]
70001de4:	3301      	adds	r3, #1
70001de6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
70001de8:	683b      	ldr	r3, [r7, #0]
70001dea:	681a      	ldr	r2, [r3, #0]
70001dec:	697b      	ldr	r3, [r7, #20]
70001dee:	fa22 f303 	lsr.w	r3, r2, r3
70001df2:	2b00      	cmp	r3, #0
70001df4:	f47f aeb4 	bne.w	70001b60 <HAL_GPIO_Init+0x10>
  }
}
70001df8:	bf00      	nop
70001dfa:	bf00      	nop
70001dfc:	371c      	adds	r7, #28
70001dfe:	46bd      	mov	sp, r7
70001e00:	f85d 7b04 	ldr.w	r7, [sp], #4
70001e04:	4770      	bx	lr
70001e06:	bf00      	nop
70001e08:	58000400 	.word	0x58000400
70001e0c:	0029ff7f 	.word	0x0029ff7f

70001e10 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
70001e10:	b580      	push	{r7, lr}
70001e12:	b086      	sub	sp, #24
70001e14:	af02      	add	r7, sp, #8
70001e16:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
70001e18:	687b      	ldr	r3, [r7, #4]
70001e1a:	2b00      	cmp	r3, #0
70001e1c:	d101      	bne.n	70001e22 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
70001e1e:	2301      	movs	r3, #1
70001e20:	e108      	b.n	70002034 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
70001e22:	687b      	ldr	r3, [r7, #4]
70001e24:	681b      	ldr	r3, [r3, #0]
70001e26:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
70001e28:	687b      	ldr	r3, [r7, #4]
70001e2a:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
70001e2e:	b2db      	uxtb	r3, r3
70001e30:	2b00      	cmp	r3, #0
70001e32:	d106      	bne.n	70001e42 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
70001e34:	687b      	ldr	r3, [r7, #4]
70001e36:	2200      	movs	r2, #0
70001e38:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
70001e3c:	6878      	ldr	r0, [r7, #4]
70001e3e:	f006 f935 	bl	700080ac <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
70001e42:	687b      	ldr	r3, [r7, #4]
70001e44:	2203      	movs	r2, #3
70001e46:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
70001e4a:	68bb      	ldr	r3, [r7, #8]
70001e4c:	4a7b      	ldr	r2, [pc, #492]	@ (7000203c <HAL_PCD_Init+0x22c>)
70001e4e:	4293      	cmp	r3, r2
70001e50:	d102      	bne.n	70001e58 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
70001e52:	687b      	ldr	r3, [r7, #4]
70001e54:	2200      	movs	r2, #0
70001e56:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
70001e58:	687b      	ldr	r3, [r7, #4]
70001e5a:	681b      	ldr	r3, [r3, #0]
70001e5c:	4618      	mov	r0, r3
70001e5e:	f003 fae8 	bl	70005432 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
70001e62:	687b      	ldr	r3, [r7, #4]
70001e64:	6818      	ldr	r0, [r3, #0]
70001e66:	687b      	ldr	r3, [r7, #4]
70001e68:	7c1a      	ldrb	r2, [r3, #16]
70001e6a:	f88d 2000 	strb.w	r2, [sp]
70001e6e:	3304      	adds	r3, #4
70001e70:	cb0e      	ldmia	r3, {r1, r2, r3}
70001e72:	f003 f9d9 	bl	70005228 <USB_CoreInit>
70001e76:	4603      	mov	r3, r0
70001e78:	2b00      	cmp	r3, #0
70001e7a:	d005      	beq.n	70001e88 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
70001e7c:	687b      	ldr	r3, [r7, #4]
70001e7e:	2202      	movs	r2, #2
70001e80:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
70001e84:	2301      	movs	r3, #1
70001e86:	e0d5      	b.n	70002034 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
70001e88:	687b      	ldr	r3, [r7, #4]
70001e8a:	681b      	ldr	r3, [r3, #0]
70001e8c:	2100      	movs	r1, #0
70001e8e:	4618      	mov	r0, r3
70001e90:	f003 fae0 	bl	70005454 <USB_SetCurrentMode>
70001e94:	4603      	mov	r3, r0
70001e96:	2b00      	cmp	r3, #0
70001e98:	d005      	beq.n	70001ea6 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
70001e9a:	687b      	ldr	r3, [r7, #4]
70001e9c:	2202      	movs	r2, #2
70001e9e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
70001ea2:	2301      	movs	r3, #1
70001ea4:	e0c6      	b.n	70002034 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
70001ea6:	2300      	movs	r3, #0
70001ea8:	73fb      	strb	r3, [r7, #15]
70001eaa:	e04a      	b.n	70001f42 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
70001eac:	7bfa      	ldrb	r2, [r7, #15]
70001eae:	6879      	ldr	r1, [r7, #4]
70001eb0:	4613      	mov	r3, r2
70001eb2:	00db      	lsls	r3, r3, #3
70001eb4:	4413      	add	r3, r2
70001eb6:	009b      	lsls	r3, r3, #2
70001eb8:	440b      	add	r3, r1
70001eba:	3315      	adds	r3, #21
70001ebc:	2201      	movs	r2, #1
70001ebe:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
70001ec0:	7bfa      	ldrb	r2, [r7, #15]
70001ec2:	6879      	ldr	r1, [r7, #4]
70001ec4:	4613      	mov	r3, r2
70001ec6:	00db      	lsls	r3, r3, #3
70001ec8:	4413      	add	r3, r2
70001eca:	009b      	lsls	r3, r3, #2
70001ecc:	440b      	add	r3, r1
70001ece:	3314      	adds	r3, #20
70001ed0:	7bfa      	ldrb	r2, [r7, #15]
70001ed2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
70001ed4:	7bfa      	ldrb	r2, [r7, #15]
70001ed6:	7bfb      	ldrb	r3, [r7, #15]
70001ed8:	b298      	uxth	r0, r3
70001eda:	6879      	ldr	r1, [r7, #4]
70001edc:	4613      	mov	r3, r2
70001ede:	00db      	lsls	r3, r3, #3
70001ee0:	4413      	add	r3, r2
70001ee2:	009b      	lsls	r3, r3, #2
70001ee4:	440b      	add	r3, r1
70001ee6:	332e      	adds	r3, #46	@ 0x2e
70001ee8:	4602      	mov	r2, r0
70001eea:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
70001eec:	7bfa      	ldrb	r2, [r7, #15]
70001eee:	6879      	ldr	r1, [r7, #4]
70001ef0:	4613      	mov	r3, r2
70001ef2:	00db      	lsls	r3, r3, #3
70001ef4:	4413      	add	r3, r2
70001ef6:	009b      	lsls	r3, r3, #2
70001ef8:	440b      	add	r3, r1
70001efa:	3318      	adds	r3, #24
70001efc:	2200      	movs	r2, #0
70001efe:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
70001f00:	7bfa      	ldrb	r2, [r7, #15]
70001f02:	6879      	ldr	r1, [r7, #4]
70001f04:	4613      	mov	r3, r2
70001f06:	00db      	lsls	r3, r3, #3
70001f08:	4413      	add	r3, r2
70001f0a:	009b      	lsls	r3, r3, #2
70001f0c:	440b      	add	r3, r1
70001f0e:	331c      	adds	r3, #28
70001f10:	2200      	movs	r2, #0
70001f12:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
70001f14:	7bfa      	ldrb	r2, [r7, #15]
70001f16:	6879      	ldr	r1, [r7, #4]
70001f18:	4613      	mov	r3, r2
70001f1a:	00db      	lsls	r3, r3, #3
70001f1c:	4413      	add	r3, r2
70001f1e:	009b      	lsls	r3, r3, #2
70001f20:	440b      	add	r3, r1
70001f22:	3320      	adds	r3, #32
70001f24:	2200      	movs	r2, #0
70001f26:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
70001f28:	7bfa      	ldrb	r2, [r7, #15]
70001f2a:	6879      	ldr	r1, [r7, #4]
70001f2c:	4613      	mov	r3, r2
70001f2e:	00db      	lsls	r3, r3, #3
70001f30:	4413      	add	r3, r2
70001f32:	009b      	lsls	r3, r3, #2
70001f34:	440b      	add	r3, r1
70001f36:	3324      	adds	r3, #36	@ 0x24
70001f38:	2200      	movs	r2, #0
70001f3a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
70001f3c:	7bfb      	ldrb	r3, [r7, #15]
70001f3e:	3301      	adds	r3, #1
70001f40:	73fb      	strb	r3, [r7, #15]
70001f42:	687b      	ldr	r3, [r7, #4]
70001f44:	791b      	ldrb	r3, [r3, #4]
70001f46:	7bfa      	ldrb	r2, [r7, #15]
70001f48:	429a      	cmp	r2, r3
70001f4a:	d3af      	bcc.n	70001eac <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
70001f4c:	2300      	movs	r3, #0
70001f4e:	73fb      	strb	r3, [r7, #15]
70001f50:	e044      	b.n	70001fdc <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
70001f52:	7bfa      	ldrb	r2, [r7, #15]
70001f54:	6879      	ldr	r1, [r7, #4]
70001f56:	4613      	mov	r3, r2
70001f58:	00db      	lsls	r3, r3, #3
70001f5a:	4413      	add	r3, r2
70001f5c:	009b      	lsls	r3, r3, #2
70001f5e:	440b      	add	r3, r1
70001f60:	f203 2355 	addw	r3, r3, #597	@ 0x255
70001f64:	2200      	movs	r2, #0
70001f66:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
70001f68:	7bfa      	ldrb	r2, [r7, #15]
70001f6a:	6879      	ldr	r1, [r7, #4]
70001f6c:	4613      	mov	r3, r2
70001f6e:	00db      	lsls	r3, r3, #3
70001f70:	4413      	add	r3, r2
70001f72:	009b      	lsls	r3, r3, #2
70001f74:	440b      	add	r3, r1
70001f76:	f503 7315 	add.w	r3, r3, #596	@ 0x254
70001f7a:	7bfa      	ldrb	r2, [r7, #15]
70001f7c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
70001f7e:	7bfa      	ldrb	r2, [r7, #15]
70001f80:	6879      	ldr	r1, [r7, #4]
70001f82:	4613      	mov	r3, r2
70001f84:	00db      	lsls	r3, r3, #3
70001f86:	4413      	add	r3, r2
70001f88:	009b      	lsls	r3, r3, #2
70001f8a:	440b      	add	r3, r1
70001f8c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
70001f90:	2200      	movs	r2, #0
70001f92:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
70001f94:	7bfa      	ldrb	r2, [r7, #15]
70001f96:	6879      	ldr	r1, [r7, #4]
70001f98:	4613      	mov	r3, r2
70001f9a:	00db      	lsls	r3, r3, #3
70001f9c:	4413      	add	r3, r2
70001f9e:	009b      	lsls	r3, r3, #2
70001fa0:	440b      	add	r3, r1
70001fa2:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
70001fa6:	2200      	movs	r2, #0
70001fa8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
70001faa:	7bfa      	ldrb	r2, [r7, #15]
70001fac:	6879      	ldr	r1, [r7, #4]
70001fae:	4613      	mov	r3, r2
70001fb0:	00db      	lsls	r3, r3, #3
70001fb2:	4413      	add	r3, r2
70001fb4:	009b      	lsls	r3, r3, #2
70001fb6:	440b      	add	r3, r1
70001fb8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
70001fbc:	2200      	movs	r2, #0
70001fbe:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
70001fc0:	7bfa      	ldrb	r2, [r7, #15]
70001fc2:	6879      	ldr	r1, [r7, #4]
70001fc4:	4613      	mov	r3, r2
70001fc6:	00db      	lsls	r3, r3, #3
70001fc8:	4413      	add	r3, r2
70001fca:	009b      	lsls	r3, r3, #2
70001fcc:	440b      	add	r3, r1
70001fce:	f503 7319 	add.w	r3, r3, #612	@ 0x264
70001fd2:	2200      	movs	r2, #0
70001fd4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
70001fd6:	7bfb      	ldrb	r3, [r7, #15]
70001fd8:	3301      	adds	r3, #1
70001fda:	73fb      	strb	r3, [r7, #15]
70001fdc:	687b      	ldr	r3, [r7, #4]
70001fde:	791b      	ldrb	r3, [r3, #4]
70001fe0:	7bfa      	ldrb	r2, [r7, #15]
70001fe2:	429a      	cmp	r2, r3
70001fe4:	d3b5      	bcc.n	70001f52 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
70001fe6:	687b      	ldr	r3, [r7, #4]
70001fe8:	6818      	ldr	r0, [r3, #0]
70001fea:	687b      	ldr	r3, [r7, #4]
70001fec:	7c1a      	ldrb	r2, [r3, #16]
70001fee:	f88d 2000 	strb.w	r2, [sp]
70001ff2:	3304      	adds	r3, #4
70001ff4:	cb0e      	ldmia	r3, {r1, r2, r3}
70001ff6:	f003 fa79 	bl	700054ec <USB_DevInit>
70001ffa:	4603      	mov	r3, r0
70001ffc:	2b00      	cmp	r3, #0
70001ffe:	d005      	beq.n	7000200c <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
70002000:	687b      	ldr	r3, [r7, #4]
70002002:	2202      	movs	r2, #2
70002004:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
70002008:	2301      	movs	r3, #1
7000200a:	e013      	b.n	70002034 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
7000200c:	687b      	ldr	r3, [r7, #4]
7000200e:	2200      	movs	r2, #0
70002010:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
70002012:	687b      	ldr	r3, [r7, #4]
70002014:	2201      	movs	r2, #1
70002016:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
7000201a:	687b      	ldr	r3, [r7, #4]
7000201c:	7b1b      	ldrb	r3, [r3, #12]
7000201e:	2b01      	cmp	r3, #1
70002020:	d102      	bne.n	70002028 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
70002022:	6878      	ldr	r0, [r7, #4]
70002024:	f001 f958 	bl	700032d8 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
70002028:	687b      	ldr	r3, [r7, #4]
7000202a:	681b      	ldr	r3, [r3, #0]
7000202c:	4618      	mov	r0, r3
7000202e:	f004 fafc 	bl	7000662a <USB_DevDisconnect>

  return HAL_OK;
70002032:	2300      	movs	r3, #0
}
70002034:	4618      	mov	r0, r3
70002036:	3710      	adds	r7, #16
70002038:	46bd      	mov	sp, r7
7000203a:	bd80      	pop	{r7, pc}
7000203c:	40080000 	.word	0x40080000

70002040 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
70002040:	b580      	push	{r7, lr}
70002042:	b084      	sub	sp, #16
70002044:	af00      	add	r7, sp, #0
70002046:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
70002048:	687b      	ldr	r3, [r7, #4]
7000204a:	681b      	ldr	r3, [r3, #0]
7000204c:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
7000204e:	687b      	ldr	r3, [r7, #4]
70002050:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
70002054:	2b01      	cmp	r3, #1
70002056:	d101      	bne.n	7000205c <HAL_PCD_Start+0x1c>
70002058:	2302      	movs	r3, #2
7000205a:	e022      	b.n	700020a2 <HAL_PCD_Start+0x62>
7000205c:	687b      	ldr	r3, [r7, #4]
7000205e:	2201      	movs	r2, #1
70002060:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
70002064:	68fb      	ldr	r3, [r7, #12]
70002066:	68db      	ldr	r3, [r3, #12]
70002068:	f003 0340 	and.w	r3, r3, #64	@ 0x40
7000206c:	2b00      	cmp	r3, #0
7000206e:	d009      	beq.n	70002084 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
70002070:	687b      	ldr	r3, [r7, #4]
70002072:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
70002074:	2b01      	cmp	r3, #1
70002076:	d105      	bne.n	70002084 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
70002078:	68fb      	ldr	r3, [r7, #12]
7000207a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
7000207c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
70002080:	68fb      	ldr	r3, [r7, #12]
70002082:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
70002084:	687b      	ldr	r3, [r7, #4]
70002086:	681b      	ldr	r3, [r3, #0]
70002088:	4618      	mov	r0, r3
7000208a:	f003 f9c1 	bl	70005410 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
7000208e:	687b      	ldr	r3, [r7, #4]
70002090:	681b      	ldr	r3, [r3, #0]
70002092:	4618      	mov	r0, r3
70002094:	f004 faa8 	bl	700065e8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
70002098:	687b      	ldr	r3, [r7, #4]
7000209a:	2200      	movs	r2, #0
7000209c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
700020a0:	2300      	movs	r3, #0
}
700020a2:	4618      	mov	r0, r3
700020a4:	3710      	adds	r7, #16
700020a6:	46bd      	mov	sp, r7
700020a8:	bd80      	pop	{r7, pc}

700020aa <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
700020aa:	b590      	push	{r4, r7, lr}
700020ac:	b08d      	sub	sp, #52	@ 0x34
700020ae:	af00      	add	r7, sp, #0
700020b0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
700020b2:	687b      	ldr	r3, [r7, #4]
700020b4:	681b      	ldr	r3, [r3, #0]
700020b6:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
700020b8:	6a3b      	ldr	r3, [r7, #32]
700020ba:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
700020bc:	687b      	ldr	r3, [r7, #4]
700020be:	681b      	ldr	r3, [r3, #0]
700020c0:	4618      	mov	r0, r3
700020c2:	f004 fb66 	bl	70006792 <USB_GetMode>
700020c6:	4603      	mov	r3, r0
700020c8:	2b00      	cmp	r3, #0
700020ca:	f040 84b9 	bne.w	70002a40 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
700020ce:	687b      	ldr	r3, [r7, #4]
700020d0:	681b      	ldr	r3, [r3, #0]
700020d2:	4618      	mov	r0, r3
700020d4:	f004 faca 	bl	7000666c <USB_ReadInterrupts>
700020d8:	4603      	mov	r3, r0
700020da:	2b00      	cmp	r3, #0
700020dc:	f000 84af 	beq.w	70002a3e <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
700020e0:	69fb      	ldr	r3, [r7, #28]
700020e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700020e6:	689b      	ldr	r3, [r3, #8]
700020e8:	0a1b      	lsrs	r3, r3, #8
700020ea:	f3c3 020d 	ubfx	r2, r3, #0, #14
700020ee:	687b      	ldr	r3, [r7, #4]
700020f0:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
700020f4:	687b      	ldr	r3, [r7, #4]
700020f6:	681b      	ldr	r3, [r3, #0]
700020f8:	4618      	mov	r0, r3
700020fa:	f004 fab7 	bl	7000666c <USB_ReadInterrupts>
700020fe:	4603      	mov	r3, r0
70002100:	f003 0302 	and.w	r3, r3, #2
70002104:	2b02      	cmp	r3, #2
70002106:	d107      	bne.n	70002118 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
70002108:	687b      	ldr	r3, [r7, #4]
7000210a:	681b      	ldr	r3, [r3, #0]
7000210c:	695a      	ldr	r2, [r3, #20]
7000210e:	687b      	ldr	r3, [r7, #4]
70002110:	681b      	ldr	r3, [r3, #0]
70002112:	f002 0202 	and.w	r2, r2, #2
70002116:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
70002118:	687b      	ldr	r3, [r7, #4]
7000211a:	681b      	ldr	r3, [r3, #0]
7000211c:	4618      	mov	r0, r3
7000211e:	f004 faa5 	bl	7000666c <USB_ReadInterrupts>
70002122:	4603      	mov	r3, r0
70002124:	f003 0310 	and.w	r3, r3, #16
70002128:	2b10      	cmp	r3, #16
7000212a:	d161      	bne.n	700021f0 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
7000212c:	687b      	ldr	r3, [r7, #4]
7000212e:	681b      	ldr	r3, [r3, #0]
70002130:	699a      	ldr	r2, [r3, #24]
70002132:	687b      	ldr	r3, [r7, #4]
70002134:	681b      	ldr	r3, [r3, #0]
70002136:	f022 0210 	bic.w	r2, r2, #16
7000213a:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
7000213c:	6a3b      	ldr	r3, [r7, #32]
7000213e:	6a1b      	ldr	r3, [r3, #32]
70002140:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
70002142:	69bb      	ldr	r3, [r7, #24]
70002144:	f003 020f 	and.w	r2, r3, #15
70002148:	4613      	mov	r3, r2
7000214a:	00db      	lsls	r3, r3, #3
7000214c:	4413      	add	r3, r2
7000214e:	009b      	lsls	r3, r3, #2
70002150:	f503 7314 	add.w	r3, r3, #592	@ 0x250
70002154:	687a      	ldr	r2, [r7, #4]
70002156:	4413      	add	r3, r2
70002158:	3304      	adds	r3, #4
7000215a:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
7000215c:	69bb      	ldr	r3, [r7, #24]
7000215e:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
70002162:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
70002166:	d124      	bne.n	700021b2 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
70002168:	69ba      	ldr	r2, [r7, #24]
7000216a:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
7000216e:	4013      	ands	r3, r2
70002170:	2b00      	cmp	r3, #0
70002172:	d035      	beq.n	700021e0 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
70002174:	697b      	ldr	r3, [r7, #20]
70002176:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
70002178:	69bb      	ldr	r3, [r7, #24]
7000217a:	091b      	lsrs	r3, r3, #4
7000217c:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
7000217e:	f3c3 030a 	ubfx	r3, r3, #0, #11
70002182:	b29b      	uxth	r3, r3
70002184:	461a      	mov	r2, r3
70002186:	6a38      	ldr	r0, [r7, #32]
70002188:	f004 f8dc 	bl	70006344 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
7000218c:	697b      	ldr	r3, [r7, #20]
7000218e:	68da      	ldr	r2, [r3, #12]
70002190:	69bb      	ldr	r3, [r7, #24]
70002192:	091b      	lsrs	r3, r3, #4
70002194:	f3c3 030a 	ubfx	r3, r3, #0, #11
70002198:	441a      	add	r2, r3
7000219a:	697b      	ldr	r3, [r7, #20]
7000219c:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
7000219e:	697b      	ldr	r3, [r7, #20]
700021a0:	695a      	ldr	r2, [r3, #20]
700021a2:	69bb      	ldr	r3, [r7, #24]
700021a4:	091b      	lsrs	r3, r3, #4
700021a6:	f3c3 030a 	ubfx	r3, r3, #0, #11
700021aa:	441a      	add	r2, r3
700021ac:	697b      	ldr	r3, [r7, #20]
700021ae:	615a      	str	r2, [r3, #20]
700021b0:	e016      	b.n	700021e0 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
700021b2:	69bb      	ldr	r3, [r7, #24]
700021b4:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
700021b8:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
700021bc:	d110      	bne.n	700021e0 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
700021be:	687b      	ldr	r3, [r7, #4]
700021c0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
700021c4:	2208      	movs	r2, #8
700021c6:	4619      	mov	r1, r3
700021c8:	6a38      	ldr	r0, [r7, #32]
700021ca:	f004 f8bb 	bl	70006344 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
700021ce:	697b      	ldr	r3, [r7, #20]
700021d0:	695a      	ldr	r2, [r3, #20]
700021d2:	69bb      	ldr	r3, [r7, #24]
700021d4:	091b      	lsrs	r3, r3, #4
700021d6:	f3c3 030a 	ubfx	r3, r3, #0, #11
700021da:	441a      	add	r2, r3
700021dc:	697b      	ldr	r3, [r7, #20]
700021de:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
700021e0:	687b      	ldr	r3, [r7, #4]
700021e2:	681b      	ldr	r3, [r3, #0]
700021e4:	699a      	ldr	r2, [r3, #24]
700021e6:	687b      	ldr	r3, [r7, #4]
700021e8:	681b      	ldr	r3, [r3, #0]
700021ea:	f042 0210 	orr.w	r2, r2, #16
700021ee:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
700021f0:	687b      	ldr	r3, [r7, #4]
700021f2:	681b      	ldr	r3, [r3, #0]
700021f4:	4618      	mov	r0, r3
700021f6:	f004 fa39 	bl	7000666c <USB_ReadInterrupts>
700021fa:	4603      	mov	r3, r0
700021fc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
70002200:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
70002204:	f040 80a7 	bne.w	70002356 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
70002208:	2300      	movs	r3, #0
7000220a:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
7000220c:	687b      	ldr	r3, [r7, #4]
7000220e:	681b      	ldr	r3, [r3, #0]
70002210:	4618      	mov	r0, r3
70002212:	f004 fa3e 	bl	70006692 <USB_ReadDevAllOutEpInterrupt>
70002216:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
70002218:	e099      	b.n	7000234e <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
7000221a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
7000221c:	f003 0301 	and.w	r3, r3, #1
70002220:	2b00      	cmp	r3, #0
70002222:	f000 808e 	beq.w	70002342 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
70002226:	687b      	ldr	r3, [r7, #4]
70002228:	681b      	ldr	r3, [r3, #0]
7000222a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
7000222c:	b2d2      	uxtb	r2, r2
7000222e:	4611      	mov	r1, r2
70002230:	4618      	mov	r0, r3
70002232:	f004 fa62 	bl	700066fa <USB_ReadDevOutEPInterrupt>
70002236:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
70002238:	693b      	ldr	r3, [r7, #16]
7000223a:	f003 0301 	and.w	r3, r3, #1
7000223e:	2b00      	cmp	r3, #0
70002240:	d00c      	beq.n	7000225c <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
70002242:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002244:	015a      	lsls	r2, r3, #5
70002246:	69fb      	ldr	r3, [r7, #28]
70002248:	4413      	add	r3, r2
7000224a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000224e:	461a      	mov	r2, r3
70002250:	2301      	movs	r3, #1
70002252:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
70002254:	6a79      	ldr	r1, [r7, #36]	@ 0x24
70002256:	6878      	ldr	r0, [r7, #4]
70002258:	f000 feb8 	bl	70002fcc <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
7000225c:	693b      	ldr	r3, [r7, #16]
7000225e:	f003 0308 	and.w	r3, r3, #8
70002262:	2b00      	cmp	r3, #0
70002264:	d00c      	beq.n	70002280 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
70002266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002268:	015a      	lsls	r2, r3, #5
7000226a:	69fb      	ldr	r3, [r7, #28]
7000226c:	4413      	add	r3, r2
7000226e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70002272:	461a      	mov	r2, r3
70002274:	2308      	movs	r3, #8
70002276:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
70002278:	6a79      	ldr	r1, [r7, #36]	@ 0x24
7000227a:	6878      	ldr	r0, [r7, #4]
7000227c:	f000 ff8e 	bl	7000319c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
70002280:	693b      	ldr	r3, [r7, #16]
70002282:	f003 0310 	and.w	r3, r3, #16
70002286:	2b00      	cmp	r3, #0
70002288:	d008      	beq.n	7000229c <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
7000228a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000228c:	015a      	lsls	r2, r3, #5
7000228e:	69fb      	ldr	r3, [r7, #28]
70002290:	4413      	add	r3, r2
70002292:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70002296:	461a      	mov	r2, r3
70002298:	2310      	movs	r3, #16
7000229a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
7000229c:	693b      	ldr	r3, [r7, #16]
7000229e:	f003 0302 	and.w	r3, r3, #2
700022a2:	2b00      	cmp	r3, #0
700022a4:	d030      	beq.n	70002308 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
700022a6:	6a3b      	ldr	r3, [r7, #32]
700022a8:	695b      	ldr	r3, [r3, #20]
700022aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
700022ae:	2b80      	cmp	r3, #128	@ 0x80
700022b0:	d109      	bne.n	700022c6 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
700022b2:	69fb      	ldr	r3, [r7, #28]
700022b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700022b8:	685b      	ldr	r3, [r3, #4]
700022ba:	69fa      	ldr	r2, [r7, #28]
700022bc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
700022c0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
700022c4:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
700022c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
700022c8:	4613      	mov	r3, r2
700022ca:	00db      	lsls	r3, r3, #3
700022cc:	4413      	add	r3, r2
700022ce:	009b      	lsls	r3, r3, #2
700022d0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
700022d4:	687a      	ldr	r2, [r7, #4]
700022d6:	4413      	add	r3, r2
700022d8:	3304      	adds	r3, #4
700022da:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
700022dc:	697b      	ldr	r3, [r7, #20]
700022de:	78db      	ldrb	r3, [r3, #3]
700022e0:	2b01      	cmp	r3, #1
700022e2:	d108      	bne.n	700022f6 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
700022e4:	697b      	ldr	r3, [r7, #20]
700022e6:	2200      	movs	r2, #0
700022e8:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
700022ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700022ec:	b2db      	uxtb	r3, r3
700022ee:	4619      	mov	r1, r3
700022f0:	6878      	ldr	r0, [r7, #4]
700022f2:	f006 f815 	bl	70008320 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
700022f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700022f8:	015a      	lsls	r2, r3, #5
700022fa:	69fb      	ldr	r3, [r7, #28]
700022fc:	4413      	add	r3, r2
700022fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70002302:	461a      	mov	r2, r3
70002304:	2302      	movs	r3, #2
70002306:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
70002308:	693b      	ldr	r3, [r7, #16]
7000230a:	f003 0320 	and.w	r3, r3, #32
7000230e:	2b00      	cmp	r3, #0
70002310:	d008      	beq.n	70002324 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
70002312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002314:	015a      	lsls	r2, r3, #5
70002316:	69fb      	ldr	r3, [r7, #28]
70002318:	4413      	add	r3, r2
7000231a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000231e:	461a      	mov	r2, r3
70002320:	2320      	movs	r3, #32
70002322:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
70002324:	693b      	ldr	r3, [r7, #16]
70002326:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
7000232a:	2b00      	cmp	r3, #0
7000232c:	d009      	beq.n	70002342 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
7000232e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002330:	015a      	lsls	r2, r3, #5
70002332:	69fb      	ldr	r3, [r7, #28]
70002334:	4413      	add	r3, r2
70002336:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000233a:	461a      	mov	r2, r3
7000233c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
70002340:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
70002342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002344:	3301      	adds	r3, #1
70002346:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
70002348:	6abb      	ldr	r3, [r7, #40]	@ 0x28
7000234a:	085b      	lsrs	r3, r3, #1
7000234c:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
7000234e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
70002350:	2b00      	cmp	r3, #0
70002352:	f47f af62 	bne.w	7000221a <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
70002356:	687b      	ldr	r3, [r7, #4]
70002358:	681b      	ldr	r3, [r3, #0]
7000235a:	4618      	mov	r0, r3
7000235c:	f004 f986 	bl	7000666c <USB_ReadInterrupts>
70002360:	4603      	mov	r3, r0
70002362:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
70002366:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
7000236a:	f040 80db 	bne.w	70002524 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
7000236e:	687b      	ldr	r3, [r7, #4]
70002370:	681b      	ldr	r3, [r3, #0]
70002372:	4618      	mov	r0, r3
70002374:	f004 f9a7 	bl	700066c6 <USB_ReadDevAllInEpInterrupt>
70002378:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
7000237a:	2300      	movs	r3, #0
7000237c:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
7000237e:	e0cd      	b.n	7000251c <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
70002380:	6abb      	ldr	r3, [r7, #40]	@ 0x28
70002382:	f003 0301 	and.w	r3, r3, #1
70002386:	2b00      	cmp	r3, #0
70002388:	f000 80c2 	beq.w	70002510 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
7000238c:	687b      	ldr	r3, [r7, #4]
7000238e:	681b      	ldr	r3, [r3, #0]
70002390:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
70002392:	b2d2      	uxtb	r2, r2
70002394:	4611      	mov	r1, r2
70002396:	4618      	mov	r0, r3
70002398:	f004 f9cd 	bl	70006736 <USB_ReadDevInEPInterrupt>
7000239c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
7000239e:	693b      	ldr	r3, [r7, #16]
700023a0:	f003 0301 	and.w	r3, r3, #1
700023a4:	2b00      	cmp	r3, #0
700023a6:	d057      	beq.n	70002458 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
700023a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700023aa:	f003 030f 	and.w	r3, r3, #15
700023ae:	2201      	movs	r2, #1
700023b0:	fa02 f303 	lsl.w	r3, r2, r3
700023b4:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
700023b6:	69fb      	ldr	r3, [r7, #28]
700023b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700023bc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
700023be:	68fb      	ldr	r3, [r7, #12]
700023c0:	43db      	mvns	r3, r3
700023c2:	69f9      	ldr	r1, [r7, #28]
700023c4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
700023c8:	4013      	ands	r3, r2
700023ca:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
700023cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700023ce:	015a      	lsls	r2, r3, #5
700023d0:	69fb      	ldr	r3, [r7, #28]
700023d2:	4413      	add	r3, r2
700023d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700023d8:	461a      	mov	r2, r3
700023da:	2301      	movs	r3, #1
700023dc:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
700023de:	687b      	ldr	r3, [r7, #4]
700023e0:	799b      	ldrb	r3, [r3, #6]
700023e2:	2b01      	cmp	r3, #1
700023e4:	d132      	bne.n	7000244c <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
700023e6:	6879      	ldr	r1, [r7, #4]
700023e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
700023ea:	4613      	mov	r3, r2
700023ec:	00db      	lsls	r3, r3, #3
700023ee:	4413      	add	r3, r2
700023f0:	009b      	lsls	r3, r3, #2
700023f2:	440b      	add	r3, r1
700023f4:	3320      	adds	r3, #32
700023f6:	6819      	ldr	r1, [r3, #0]
700023f8:	6878      	ldr	r0, [r7, #4]
700023fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
700023fc:	4613      	mov	r3, r2
700023fe:	00db      	lsls	r3, r3, #3
70002400:	4413      	add	r3, r2
70002402:	009b      	lsls	r3, r3, #2
70002404:	4403      	add	r3, r0
70002406:	331c      	adds	r3, #28
70002408:	681b      	ldr	r3, [r3, #0]
7000240a:	4419      	add	r1, r3
7000240c:	6878      	ldr	r0, [r7, #4]
7000240e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
70002410:	4613      	mov	r3, r2
70002412:	00db      	lsls	r3, r3, #3
70002414:	4413      	add	r3, r2
70002416:	009b      	lsls	r3, r3, #2
70002418:	4403      	add	r3, r0
7000241a:	3320      	adds	r3, #32
7000241c:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
7000241e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002420:	2b00      	cmp	r3, #0
70002422:	d113      	bne.n	7000244c <HAL_PCD_IRQHandler+0x3a2>
70002424:	6879      	ldr	r1, [r7, #4]
70002426:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
70002428:	4613      	mov	r3, r2
7000242a:	00db      	lsls	r3, r3, #3
7000242c:	4413      	add	r3, r2
7000242e:	009b      	lsls	r3, r3, #2
70002430:	440b      	add	r3, r1
70002432:	3324      	adds	r3, #36	@ 0x24
70002434:	681b      	ldr	r3, [r3, #0]
70002436:	2b00      	cmp	r3, #0
70002438:	d108      	bne.n	7000244c <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
7000243a:	687b      	ldr	r3, [r7, #4]
7000243c:	6818      	ldr	r0, [r3, #0]
7000243e:	687b      	ldr	r3, [r7, #4]
70002440:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
70002444:	461a      	mov	r2, r3
70002446:	2101      	movs	r1, #1
70002448:	f004 f9d6 	bl	700067f8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
7000244c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000244e:	b2db      	uxtb	r3, r3
70002450:	4619      	mov	r1, r3
70002452:	6878      	ldr	r0, [r7, #4]
70002454:	f005 fecf 	bl	700081f6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
70002458:	693b      	ldr	r3, [r7, #16]
7000245a:	f003 0308 	and.w	r3, r3, #8
7000245e:	2b00      	cmp	r3, #0
70002460:	d008      	beq.n	70002474 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
70002462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002464:	015a      	lsls	r2, r3, #5
70002466:	69fb      	ldr	r3, [r7, #28]
70002468:	4413      	add	r3, r2
7000246a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
7000246e:	461a      	mov	r2, r3
70002470:	2308      	movs	r3, #8
70002472:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
70002474:	693b      	ldr	r3, [r7, #16]
70002476:	f003 0310 	and.w	r3, r3, #16
7000247a:	2b00      	cmp	r3, #0
7000247c:	d008      	beq.n	70002490 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
7000247e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002480:	015a      	lsls	r2, r3, #5
70002482:	69fb      	ldr	r3, [r7, #28]
70002484:	4413      	add	r3, r2
70002486:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
7000248a:	461a      	mov	r2, r3
7000248c:	2310      	movs	r3, #16
7000248e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
70002490:	693b      	ldr	r3, [r7, #16]
70002492:	f003 0340 	and.w	r3, r3, #64	@ 0x40
70002496:	2b00      	cmp	r3, #0
70002498:	d008      	beq.n	700024ac <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
7000249a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000249c:	015a      	lsls	r2, r3, #5
7000249e:	69fb      	ldr	r3, [r7, #28]
700024a0:	4413      	add	r3, r2
700024a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700024a6:	461a      	mov	r2, r3
700024a8:	2340      	movs	r3, #64	@ 0x40
700024aa:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
700024ac:	693b      	ldr	r3, [r7, #16]
700024ae:	f003 0302 	and.w	r3, r3, #2
700024b2:	2b00      	cmp	r3, #0
700024b4:	d023      	beq.n	700024fe <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
700024b6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
700024b8:	6a38      	ldr	r0, [r7, #32]
700024ba:	f003 f9b5 	bl	70005828 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
700024be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
700024c0:	4613      	mov	r3, r2
700024c2:	00db      	lsls	r3, r3, #3
700024c4:	4413      	add	r3, r2
700024c6:	009b      	lsls	r3, r3, #2
700024c8:	3310      	adds	r3, #16
700024ca:	687a      	ldr	r2, [r7, #4]
700024cc:	4413      	add	r3, r2
700024ce:	3304      	adds	r3, #4
700024d0:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
700024d2:	697b      	ldr	r3, [r7, #20]
700024d4:	78db      	ldrb	r3, [r3, #3]
700024d6:	2b01      	cmp	r3, #1
700024d8:	d108      	bne.n	700024ec <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
700024da:	697b      	ldr	r3, [r7, #20]
700024dc:	2200      	movs	r2, #0
700024de:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
700024e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700024e2:	b2db      	uxtb	r3, r3
700024e4:	4619      	mov	r1, r3
700024e6:	6878      	ldr	r0, [r7, #4]
700024e8:	f005 ff2c 	bl	70008344 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
700024ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700024ee:	015a      	lsls	r2, r3, #5
700024f0:	69fb      	ldr	r3, [r7, #28]
700024f2:	4413      	add	r3, r2
700024f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700024f8:	461a      	mov	r2, r3
700024fa:	2302      	movs	r3, #2
700024fc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
700024fe:	693b      	ldr	r3, [r7, #16]
70002500:	f003 0380 	and.w	r3, r3, #128	@ 0x80
70002504:	2b00      	cmp	r3, #0
70002506:	d003      	beq.n	70002510 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
70002508:	6a79      	ldr	r1, [r7, #36]	@ 0x24
7000250a:	6878      	ldr	r0, [r7, #4]
7000250c:	f000 fcd2 	bl	70002eb4 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
70002510:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002512:	3301      	adds	r3, #1
70002514:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
70002516:	6abb      	ldr	r3, [r7, #40]	@ 0x28
70002518:	085b      	lsrs	r3, r3, #1
7000251a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
7000251c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
7000251e:	2b00      	cmp	r3, #0
70002520:	f47f af2e 	bne.w	70002380 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
70002524:	687b      	ldr	r3, [r7, #4]
70002526:	681b      	ldr	r3, [r3, #0]
70002528:	4618      	mov	r0, r3
7000252a:	f004 f89f 	bl	7000666c <USB_ReadInterrupts>
7000252e:	4603      	mov	r3, r0
70002530:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
70002534:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
70002538:	d122      	bne.n	70002580 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
7000253a:	69fb      	ldr	r3, [r7, #28]
7000253c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70002540:	685b      	ldr	r3, [r3, #4]
70002542:	69fa      	ldr	r2, [r7, #28]
70002544:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
70002548:	f023 0301 	bic.w	r3, r3, #1
7000254c:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
7000254e:	687b      	ldr	r3, [r7, #4]
70002550:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
70002554:	2b01      	cmp	r3, #1
70002556:	d108      	bne.n	7000256a <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
70002558:	687b      	ldr	r3, [r7, #4]
7000255a:	2200      	movs	r2, #0
7000255c:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
70002560:	2100      	movs	r1, #0
70002562:	6878      	ldr	r0, [r7, #4]
70002564:	f000 fedc 	bl	70003320 <HAL_PCDEx_LPM_Callback>
70002568:	e002      	b.n	70002570 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
7000256a:	6878      	ldr	r0, [r7, #4]
7000256c:	f005 feb0 	bl	700082d0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
70002570:	687b      	ldr	r3, [r7, #4]
70002572:	681b      	ldr	r3, [r3, #0]
70002574:	695a      	ldr	r2, [r3, #20]
70002576:	687b      	ldr	r3, [r7, #4]
70002578:	681b      	ldr	r3, [r3, #0]
7000257a:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
7000257e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
70002580:	687b      	ldr	r3, [r7, #4]
70002582:	681b      	ldr	r3, [r3, #0]
70002584:	4618      	mov	r0, r3
70002586:	f004 f871 	bl	7000666c <USB_ReadInterrupts>
7000258a:	4603      	mov	r3, r0
7000258c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
70002590:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
70002594:	d112      	bne.n	700025bc <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
70002596:	69fb      	ldr	r3, [r7, #28]
70002598:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
7000259c:	689b      	ldr	r3, [r3, #8]
7000259e:	f003 0301 	and.w	r3, r3, #1
700025a2:	2b01      	cmp	r3, #1
700025a4:	d102      	bne.n	700025ac <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
700025a6:	6878      	ldr	r0, [r7, #4]
700025a8:	f005 fe76 	bl	70008298 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
700025ac:	687b      	ldr	r3, [r7, #4]
700025ae:	681b      	ldr	r3, [r3, #0]
700025b0:	695a      	ldr	r2, [r3, #20]
700025b2:	687b      	ldr	r3, [r7, #4]
700025b4:	681b      	ldr	r3, [r3, #0]
700025b6:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
700025ba:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
700025bc:	687b      	ldr	r3, [r7, #4]
700025be:	681b      	ldr	r3, [r3, #0]
700025c0:	4618      	mov	r0, r3
700025c2:	f004 f853 	bl	7000666c <USB_ReadInterrupts>
700025c6:	4603      	mov	r3, r0
700025c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
700025cc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
700025d0:	d121      	bne.n	70002616 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
700025d2:	687b      	ldr	r3, [r7, #4]
700025d4:	681b      	ldr	r3, [r3, #0]
700025d6:	695a      	ldr	r2, [r3, #20]
700025d8:	687b      	ldr	r3, [r7, #4]
700025da:	681b      	ldr	r3, [r3, #0]
700025dc:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
700025e0:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
700025e2:	687b      	ldr	r3, [r7, #4]
700025e4:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
700025e8:	2b00      	cmp	r3, #0
700025ea:	d111      	bne.n	70002610 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
700025ec:	687b      	ldr	r3, [r7, #4]
700025ee:	2201      	movs	r2, #1
700025f0:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
700025f4:	687b      	ldr	r3, [r7, #4]
700025f6:	681b      	ldr	r3, [r3, #0]
700025f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
700025fa:	089b      	lsrs	r3, r3, #2
700025fc:	f003 020f 	and.w	r2, r3, #15
70002600:	687b      	ldr	r3, [r7, #4]
70002602:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
70002606:	2101      	movs	r1, #1
70002608:	6878      	ldr	r0, [r7, #4]
7000260a:	f000 fe89 	bl	70003320 <HAL_PCDEx_LPM_Callback>
7000260e:	e002      	b.n	70002616 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
70002610:	6878      	ldr	r0, [r7, #4]
70002612:	f005 fe41 	bl	70008298 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
70002616:	687b      	ldr	r3, [r7, #4]
70002618:	681b      	ldr	r3, [r3, #0]
7000261a:	4618      	mov	r0, r3
7000261c:	f004 f826 	bl	7000666c <USB_ReadInterrupts>
70002620:	4603      	mov	r3, r0
70002622:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
70002626:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
7000262a:	f040 80b7 	bne.w	7000279c <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
7000262e:	69fb      	ldr	r3, [r7, #28]
70002630:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70002634:	685b      	ldr	r3, [r3, #4]
70002636:	69fa      	ldr	r2, [r7, #28]
70002638:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
7000263c:	f023 0301 	bic.w	r3, r3, #1
70002640:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
70002642:	687b      	ldr	r3, [r7, #4]
70002644:	681b      	ldr	r3, [r3, #0]
70002646:	2110      	movs	r1, #16
70002648:	4618      	mov	r0, r3
7000264a:	f003 f8ed 	bl	70005828 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
7000264e:	2300      	movs	r3, #0
70002650:	62fb      	str	r3, [r7, #44]	@ 0x2c
70002652:	e046      	b.n	700026e2 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
70002654:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
70002656:	015a      	lsls	r2, r3, #5
70002658:	69fb      	ldr	r3, [r7, #28]
7000265a:	4413      	add	r3, r2
7000265c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70002660:	461a      	mov	r2, r3
70002662:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
70002666:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
70002668:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
7000266a:	015a      	lsls	r2, r3, #5
7000266c:	69fb      	ldr	r3, [r7, #28]
7000266e:	4413      	add	r3, r2
70002670:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70002674:	681b      	ldr	r3, [r3, #0]
70002676:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
70002678:	0151      	lsls	r1, r2, #5
7000267a:	69fa      	ldr	r2, [r7, #28]
7000267c:	440a      	add	r2, r1
7000267e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70002682:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
70002686:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
70002688:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
7000268a:	015a      	lsls	r2, r3, #5
7000268c:	69fb      	ldr	r3, [r7, #28]
7000268e:	4413      	add	r3, r2
70002690:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70002694:	461a      	mov	r2, r3
70002696:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
7000269a:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
7000269c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
7000269e:	015a      	lsls	r2, r3, #5
700026a0:	69fb      	ldr	r3, [r7, #28]
700026a2:	4413      	add	r3, r2
700026a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700026a8:	681b      	ldr	r3, [r3, #0]
700026aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
700026ac:	0151      	lsls	r1, r2, #5
700026ae:	69fa      	ldr	r2, [r7, #28]
700026b0:	440a      	add	r2, r1
700026b2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
700026b6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
700026ba:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
700026bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
700026be:	015a      	lsls	r2, r3, #5
700026c0:	69fb      	ldr	r3, [r7, #28]
700026c2:	4413      	add	r3, r2
700026c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700026c8:	681b      	ldr	r3, [r3, #0]
700026ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
700026cc:	0151      	lsls	r1, r2, #5
700026ce:	69fa      	ldr	r2, [r7, #28]
700026d0:	440a      	add	r2, r1
700026d2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
700026d6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
700026da:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
700026dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
700026de:	3301      	adds	r3, #1
700026e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
700026e2:	687b      	ldr	r3, [r7, #4]
700026e4:	791b      	ldrb	r3, [r3, #4]
700026e6:	461a      	mov	r2, r3
700026e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
700026ea:	4293      	cmp	r3, r2
700026ec:	d3b2      	bcc.n	70002654 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
700026ee:	69fb      	ldr	r3, [r7, #28]
700026f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700026f4:	69db      	ldr	r3, [r3, #28]
700026f6:	69fa      	ldr	r2, [r7, #28]
700026f8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
700026fc:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
70002700:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
70002702:	687b      	ldr	r3, [r7, #4]
70002704:	7bdb      	ldrb	r3, [r3, #15]
70002706:	2b00      	cmp	r3, #0
70002708:	d016      	beq.n	70002738 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
7000270a:	69fb      	ldr	r3, [r7, #28]
7000270c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70002710:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
70002714:	69fa      	ldr	r2, [r7, #28]
70002716:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
7000271a:	f043 030b 	orr.w	r3, r3, #11
7000271e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
70002722:	69fb      	ldr	r3, [r7, #28]
70002724:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70002728:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
7000272a:	69fa      	ldr	r2, [r7, #28]
7000272c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
70002730:	f043 030b 	orr.w	r3, r3, #11
70002734:	6453      	str	r3, [r2, #68]	@ 0x44
70002736:	e015      	b.n	70002764 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
70002738:	69fb      	ldr	r3, [r7, #28]
7000273a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
7000273e:	695a      	ldr	r2, [r3, #20]
70002740:	69fb      	ldr	r3, [r7, #28]
70002742:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70002746:	4619      	mov	r1, r3
70002748:	f242 032b 	movw	r3, #8235	@ 0x202b
7000274c:	4313      	orrs	r3, r2
7000274e:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
70002750:	69fb      	ldr	r3, [r7, #28]
70002752:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70002756:	691b      	ldr	r3, [r3, #16]
70002758:	69fa      	ldr	r2, [r7, #28]
7000275a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
7000275e:	f043 030b 	orr.w	r3, r3, #11
70002762:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
70002764:	69fb      	ldr	r3, [r7, #28]
70002766:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
7000276a:	681b      	ldr	r3, [r3, #0]
7000276c:	69fa      	ldr	r2, [r7, #28]
7000276e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
70002772:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
70002776:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
70002778:	687b      	ldr	r3, [r7, #4]
7000277a:	6818      	ldr	r0, [r3, #0]
7000277c:	687b      	ldr	r3, [r7, #4]
7000277e:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
70002780:	687b      	ldr	r3, [r7, #4]
70002782:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
70002786:	461a      	mov	r2, r3
70002788:	f004 f836 	bl	700067f8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
7000278c:	687b      	ldr	r3, [r7, #4]
7000278e:	681b      	ldr	r3, [r3, #0]
70002790:	695a      	ldr	r2, [r3, #20]
70002792:	687b      	ldr	r3, [r7, #4]
70002794:	681b      	ldr	r3, [r3, #0]
70002796:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
7000279a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
7000279c:	687b      	ldr	r3, [r7, #4]
7000279e:	681b      	ldr	r3, [r3, #0]
700027a0:	4618      	mov	r0, r3
700027a2:	f003 ff63 	bl	7000666c <USB_ReadInterrupts>
700027a6:	4603      	mov	r3, r0
700027a8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
700027ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
700027b0:	d123      	bne.n	700027fa <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
700027b2:	687b      	ldr	r3, [r7, #4]
700027b4:	681b      	ldr	r3, [r3, #0]
700027b6:	4618      	mov	r0, r3
700027b8:	f003 fffa 	bl	700067b0 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
700027bc:	687b      	ldr	r3, [r7, #4]
700027be:	681b      	ldr	r3, [r3, #0]
700027c0:	4618      	mov	r0, r3
700027c2:	f003 f8aa 	bl	7000591a <USB_GetDevSpeed>
700027c6:	4603      	mov	r3, r0
700027c8:	461a      	mov	r2, r3
700027ca:	687b      	ldr	r3, [r7, #4]
700027cc:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
700027ce:	687b      	ldr	r3, [r7, #4]
700027d0:	681c      	ldr	r4, [r3, #0]
700027d2:	f001 fca7 	bl	70004124 <HAL_RCC_GetHCLKFreq>
700027d6:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
700027d8:	687b      	ldr	r3, [r7, #4]
700027da:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
700027dc:	461a      	mov	r2, r3
700027de:	4620      	mov	r0, r4
700027e0:	f002 fd74 	bl	700052cc <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
700027e4:	6878      	ldr	r0, [r7, #4]
700027e6:	f005 fd2e 	bl	70008246 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
700027ea:	687b      	ldr	r3, [r7, #4]
700027ec:	681b      	ldr	r3, [r3, #0]
700027ee:	695a      	ldr	r2, [r3, #20]
700027f0:	687b      	ldr	r3, [r7, #4]
700027f2:	681b      	ldr	r3, [r3, #0]
700027f4:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
700027f8:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
700027fa:	687b      	ldr	r3, [r7, #4]
700027fc:	681b      	ldr	r3, [r3, #0]
700027fe:	4618      	mov	r0, r3
70002800:	f003 ff34 	bl	7000666c <USB_ReadInterrupts>
70002804:	4603      	mov	r3, r0
70002806:	f003 0308 	and.w	r3, r3, #8
7000280a:	2b08      	cmp	r3, #8
7000280c:	d10a      	bne.n	70002824 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
7000280e:	6878      	ldr	r0, [r7, #4]
70002810:	f005 fd0b 	bl	7000822a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
70002814:	687b      	ldr	r3, [r7, #4]
70002816:	681b      	ldr	r3, [r3, #0]
70002818:	695a      	ldr	r2, [r3, #20]
7000281a:	687b      	ldr	r3, [r7, #4]
7000281c:	681b      	ldr	r3, [r3, #0]
7000281e:	f002 0208 	and.w	r2, r2, #8
70002822:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
70002824:	687b      	ldr	r3, [r7, #4]
70002826:	681b      	ldr	r3, [r3, #0]
70002828:	4618      	mov	r0, r3
7000282a:	f003 ff1f 	bl	7000666c <USB_ReadInterrupts>
7000282e:	4603      	mov	r3, r0
70002830:	f003 0380 	and.w	r3, r3, #128	@ 0x80
70002834:	2b80      	cmp	r3, #128	@ 0x80
70002836:	d123      	bne.n	70002880 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
70002838:	6a3b      	ldr	r3, [r7, #32]
7000283a:	699b      	ldr	r3, [r3, #24]
7000283c:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
70002840:	6a3b      	ldr	r3, [r7, #32]
70002842:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
70002844:	2301      	movs	r3, #1
70002846:	627b      	str	r3, [r7, #36]	@ 0x24
70002848:	e014      	b.n	70002874 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
7000284a:	6879      	ldr	r1, [r7, #4]
7000284c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
7000284e:	4613      	mov	r3, r2
70002850:	00db      	lsls	r3, r3, #3
70002852:	4413      	add	r3, r2
70002854:	009b      	lsls	r3, r3, #2
70002856:	440b      	add	r3, r1
70002858:	f203 2357 	addw	r3, r3, #599	@ 0x257
7000285c:	781b      	ldrb	r3, [r3, #0]
7000285e:	2b01      	cmp	r3, #1
70002860:	d105      	bne.n	7000286e <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
70002862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002864:	b2db      	uxtb	r3, r3
70002866:	4619      	mov	r1, r3
70002868:	6878      	ldr	r0, [r7, #4]
7000286a:	f000 faf2 	bl	70002e52 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
7000286e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002870:	3301      	adds	r3, #1
70002872:	627b      	str	r3, [r7, #36]	@ 0x24
70002874:	687b      	ldr	r3, [r7, #4]
70002876:	791b      	ldrb	r3, [r3, #4]
70002878:	461a      	mov	r2, r3
7000287a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000287c:	4293      	cmp	r3, r2
7000287e:	d3e4      	bcc.n	7000284a <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
70002880:	687b      	ldr	r3, [r7, #4]
70002882:	681b      	ldr	r3, [r3, #0]
70002884:	4618      	mov	r0, r3
70002886:	f003 fef1 	bl	7000666c <USB_ReadInterrupts>
7000288a:	4603      	mov	r3, r0
7000288c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
70002890:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
70002894:	d13c      	bne.n	70002910 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
70002896:	2301      	movs	r3, #1
70002898:	627b      	str	r3, [r7, #36]	@ 0x24
7000289a:	e02b      	b.n	700028f4 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
7000289c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000289e:	015a      	lsls	r2, r3, #5
700028a0:	69fb      	ldr	r3, [r7, #28]
700028a2:	4413      	add	r3, r2
700028a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700028a8:	681b      	ldr	r3, [r3, #0]
700028aa:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
700028ac:	6879      	ldr	r1, [r7, #4]
700028ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
700028b0:	4613      	mov	r3, r2
700028b2:	00db      	lsls	r3, r3, #3
700028b4:	4413      	add	r3, r2
700028b6:	009b      	lsls	r3, r3, #2
700028b8:	440b      	add	r3, r1
700028ba:	3318      	adds	r3, #24
700028bc:	781b      	ldrb	r3, [r3, #0]
700028be:	2b01      	cmp	r3, #1
700028c0:	d115      	bne.n	700028ee <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
700028c2:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
700028c4:	2b00      	cmp	r3, #0
700028c6:	da12      	bge.n	700028ee <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
700028c8:	6879      	ldr	r1, [r7, #4]
700028ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
700028cc:	4613      	mov	r3, r2
700028ce:	00db      	lsls	r3, r3, #3
700028d0:	4413      	add	r3, r2
700028d2:	009b      	lsls	r3, r3, #2
700028d4:	440b      	add	r3, r1
700028d6:	3317      	adds	r3, #23
700028d8:	2201      	movs	r2, #1
700028da:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
700028dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700028de:	b2db      	uxtb	r3, r3
700028e0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
700028e4:	b2db      	uxtb	r3, r3
700028e6:	4619      	mov	r1, r3
700028e8:	6878      	ldr	r0, [r7, #4]
700028ea:	f000 fab2 	bl	70002e52 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
700028ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700028f0:	3301      	adds	r3, #1
700028f2:	627b      	str	r3, [r7, #36]	@ 0x24
700028f4:	687b      	ldr	r3, [r7, #4]
700028f6:	791b      	ldrb	r3, [r3, #4]
700028f8:	461a      	mov	r2, r3
700028fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700028fc:	4293      	cmp	r3, r2
700028fe:	d3cd      	bcc.n	7000289c <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
70002900:	687b      	ldr	r3, [r7, #4]
70002902:	681b      	ldr	r3, [r3, #0]
70002904:	695a      	ldr	r2, [r3, #20]
70002906:	687b      	ldr	r3, [r7, #4]
70002908:	681b      	ldr	r3, [r3, #0]
7000290a:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
7000290e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
70002910:	687b      	ldr	r3, [r7, #4]
70002912:	681b      	ldr	r3, [r3, #0]
70002914:	4618      	mov	r0, r3
70002916:	f003 fea9 	bl	7000666c <USB_ReadInterrupts>
7000291a:	4603      	mov	r3, r0
7000291c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
70002920:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
70002924:	d156      	bne.n	700029d4 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
70002926:	2301      	movs	r3, #1
70002928:	627b      	str	r3, [r7, #36]	@ 0x24
7000292a:	e045      	b.n	700029b8 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
7000292c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000292e:	015a      	lsls	r2, r3, #5
70002930:	69fb      	ldr	r3, [r7, #28]
70002932:	4413      	add	r3, r2
70002934:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70002938:	681b      	ldr	r3, [r3, #0]
7000293a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
7000293c:	6879      	ldr	r1, [r7, #4]
7000293e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
70002940:	4613      	mov	r3, r2
70002942:	00db      	lsls	r3, r3, #3
70002944:	4413      	add	r3, r2
70002946:	009b      	lsls	r3, r3, #2
70002948:	440b      	add	r3, r1
7000294a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
7000294e:	781b      	ldrb	r3, [r3, #0]
70002950:	2b01      	cmp	r3, #1
70002952:	d12e      	bne.n	700029b2 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
70002954:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
70002956:	2b00      	cmp	r3, #0
70002958:	da2b      	bge.n	700029b2 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
7000295a:	69bb      	ldr	r3, [r7, #24]
7000295c:	0c1a      	lsrs	r2, r3, #16
7000295e:	687b      	ldr	r3, [r7, #4]
70002960:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
70002964:	4053      	eors	r3, r2
70002966:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
7000296a:	2b00      	cmp	r3, #0
7000296c:	d121      	bne.n	700029b2 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
7000296e:	6879      	ldr	r1, [r7, #4]
70002970:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
70002972:	4613      	mov	r3, r2
70002974:	00db      	lsls	r3, r3, #3
70002976:	4413      	add	r3, r2
70002978:	009b      	lsls	r3, r3, #2
7000297a:	440b      	add	r3, r1
7000297c:	f203 2357 	addw	r3, r3, #599	@ 0x257
70002980:	2201      	movs	r2, #1
70002982:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
70002984:	6a3b      	ldr	r3, [r7, #32]
70002986:	699b      	ldr	r3, [r3, #24]
70002988:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
7000298c:	6a3b      	ldr	r3, [r7, #32]
7000298e:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
70002990:	6a3b      	ldr	r3, [r7, #32]
70002992:	695b      	ldr	r3, [r3, #20]
70002994:	f003 0380 	and.w	r3, r3, #128	@ 0x80
70002998:	2b00      	cmp	r3, #0
7000299a:	d10a      	bne.n	700029b2 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
7000299c:	69fb      	ldr	r3, [r7, #28]
7000299e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700029a2:	685b      	ldr	r3, [r3, #4]
700029a4:	69fa      	ldr	r2, [r7, #28]
700029a6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
700029aa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
700029ae:	6053      	str	r3, [r2, #4]
            break;
700029b0:	e008      	b.n	700029c4 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
700029b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700029b4:	3301      	adds	r3, #1
700029b6:	627b      	str	r3, [r7, #36]	@ 0x24
700029b8:	687b      	ldr	r3, [r7, #4]
700029ba:	791b      	ldrb	r3, [r3, #4]
700029bc:	461a      	mov	r2, r3
700029be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700029c0:	4293      	cmp	r3, r2
700029c2:	d3b3      	bcc.n	7000292c <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
700029c4:	687b      	ldr	r3, [r7, #4]
700029c6:	681b      	ldr	r3, [r3, #0]
700029c8:	695a      	ldr	r2, [r3, #20]
700029ca:	687b      	ldr	r3, [r7, #4]
700029cc:	681b      	ldr	r3, [r3, #0]
700029ce:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
700029d2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
700029d4:	687b      	ldr	r3, [r7, #4]
700029d6:	681b      	ldr	r3, [r3, #0]
700029d8:	4618      	mov	r0, r3
700029da:	f003 fe47 	bl	7000666c <USB_ReadInterrupts>
700029de:	4603      	mov	r3, r0
700029e0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
700029e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
700029e8:	d10a      	bne.n	70002a00 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
700029ea:	6878      	ldr	r0, [r7, #4]
700029ec:	f005 fcbc 	bl	70008368 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
700029f0:	687b      	ldr	r3, [r7, #4]
700029f2:	681b      	ldr	r3, [r3, #0]
700029f4:	695a      	ldr	r2, [r3, #20]
700029f6:	687b      	ldr	r3, [r7, #4]
700029f8:	681b      	ldr	r3, [r3, #0]
700029fa:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
700029fe:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
70002a00:	687b      	ldr	r3, [r7, #4]
70002a02:	681b      	ldr	r3, [r3, #0]
70002a04:	4618      	mov	r0, r3
70002a06:	f003 fe31 	bl	7000666c <USB_ReadInterrupts>
70002a0a:	4603      	mov	r3, r0
70002a0c:	f003 0304 	and.w	r3, r3, #4
70002a10:	2b04      	cmp	r3, #4
70002a12:	d115      	bne.n	70002a40 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
70002a14:	687b      	ldr	r3, [r7, #4]
70002a16:	681b      	ldr	r3, [r3, #0]
70002a18:	685b      	ldr	r3, [r3, #4]
70002a1a:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
70002a1c:	69bb      	ldr	r3, [r7, #24]
70002a1e:	f003 0304 	and.w	r3, r3, #4
70002a22:	2b00      	cmp	r3, #0
70002a24:	d002      	beq.n	70002a2c <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
70002a26:	6878      	ldr	r0, [r7, #4]
70002a28:	f005 fcac 	bl	70008384 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
70002a2c:	687b      	ldr	r3, [r7, #4]
70002a2e:	681b      	ldr	r3, [r3, #0]
70002a30:	6859      	ldr	r1, [r3, #4]
70002a32:	687b      	ldr	r3, [r7, #4]
70002a34:	681b      	ldr	r3, [r3, #0]
70002a36:	69ba      	ldr	r2, [r7, #24]
70002a38:	430a      	orrs	r2, r1
70002a3a:	605a      	str	r2, [r3, #4]
70002a3c:	e000      	b.n	70002a40 <HAL_PCD_IRQHandler+0x996>
      return;
70002a3e:	bf00      	nop
    }
  }
}
70002a40:	3734      	adds	r7, #52	@ 0x34
70002a42:	46bd      	mov	sp, r7
70002a44:	bd90      	pop	{r4, r7, pc}

70002a46 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
70002a46:	b580      	push	{r7, lr}
70002a48:	b082      	sub	sp, #8
70002a4a:	af00      	add	r7, sp, #0
70002a4c:	6078      	str	r0, [r7, #4]
70002a4e:	460b      	mov	r3, r1
70002a50:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
70002a52:	687b      	ldr	r3, [r7, #4]
70002a54:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
70002a58:	2b01      	cmp	r3, #1
70002a5a:	d101      	bne.n	70002a60 <HAL_PCD_SetAddress+0x1a>
70002a5c:	2302      	movs	r3, #2
70002a5e:	e012      	b.n	70002a86 <HAL_PCD_SetAddress+0x40>
70002a60:	687b      	ldr	r3, [r7, #4]
70002a62:	2201      	movs	r2, #1
70002a64:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
70002a68:	687b      	ldr	r3, [r7, #4]
70002a6a:	78fa      	ldrb	r2, [r7, #3]
70002a6c:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
70002a6e:	687b      	ldr	r3, [r7, #4]
70002a70:	681b      	ldr	r3, [r3, #0]
70002a72:	78fa      	ldrb	r2, [r7, #3]
70002a74:	4611      	mov	r1, r2
70002a76:	4618      	mov	r0, r3
70002a78:	f003 fd90 	bl	7000659c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
70002a7c:	687b      	ldr	r3, [r7, #4]
70002a7e:	2200      	movs	r2, #0
70002a80:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
70002a84:	2300      	movs	r3, #0
}
70002a86:	4618      	mov	r0, r3
70002a88:	3708      	adds	r7, #8
70002a8a:	46bd      	mov	sp, r7
70002a8c:	bd80      	pop	{r7, pc}

70002a8e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
70002a8e:	b580      	push	{r7, lr}
70002a90:	b084      	sub	sp, #16
70002a92:	af00      	add	r7, sp, #0
70002a94:	6078      	str	r0, [r7, #4]
70002a96:	4608      	mov	r0, r1
70002a98:	4611      	mov	r1, r2
70002a9a:	461a      	mov	r2, r3
70002a9c:	4603      	mov	r3, r0
70002a9e:	70fb      	strb	r3, [r7, #3]
70002aa0:	460b      	mov	r3, r1
70002aa2:	803b      	strh	r3, [r7, #0]
70002aa4:	4613      	mov	r3, r2
70002aa6:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
70002aa8:	2300      	movs	r3, #0
70002aaa:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
70002aac:	f997 3003 	ldrsb.w	r3, [r7, #3]
70002ab0:	2b00      	cmp	r3, #0
70002ab2:	da0f      	bge.n	70002ad4 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
70002ab4:	78fb      	ldrb	r3, [r7, #3]
70002ab6:	f003 020f 	and.w	r2, r3, #15
70002aba:	4613      	mov	r3, r2
70002abc:	00db      	lsls	r3, r3, #3
70002abe:	4413      	add	r3, r2
70002ac0:	009b      	lsls	r3, r3, #2
70002ac2:	3310      	adds	r3, #16
70002ac4:	687a      	ldr	r2, [r7, #4]
70002ac6:	4413      	add	r3, r2
70002ac8:	3304      	adds	r3, #4
70002aca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
70002acc:	68fb      	ldr	r3, [r7, #12]
70002ace:	2201      	movs	r2, #1
70002ad0:	705a      	strb	r2, [r3, #1]
70002ad2:	e00f      	b.n	70002af4 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
70002ad4:	78fb      	ldrb	r3, [r7, #3]
70002ad6:	f003 020f 	and.w	r2, r3, #15
70002ada:	4613      	mov	r3, r2
70002adc:	00db      	lsls	r3, r3, #3
70002ade:	4413      	add	r3, r2
70002ae0:	009b      	lsls	r3, r3, #2
70002ae2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
70002ae6:	687a      	ldr	r2, [r7, #4]
70002ae8:	4413      	add	r3, r2
70002aea:	3304      	adds	r3, #4
70002aec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
70002aee:	68fb      	ldr	r3, [r7, #12]
70002af0:	2200      	movs	r2, #0
70002af2:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
70002af4:	78fb      	ldrb	r3, [r7, #3]
70002af6:	f003 030f 	and.w	r3, r3, #15
70002afa:	b2da      	uxtb	r2, r3
70002afc:	68fb      	ldr	r3, [r7, #12]
70002afe:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
70002b00:	883b      	ldrh	r3, [r7, #0]
70002b02:	f3c3 020a 	ubfx	r2, r3, #0, #11
70002b06:	68fb      	ldr	r3, [r7, #12]
70002b08:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
70002b0a:	68fb      	ldr	r3, [r7, #12]
70002b0c:	78ba      	ldrb	r2, [r7, #2]
70002b0e:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
70002b10:	68fb      	ldr	r3, [r7, #12]
70002b12:	785b      	ldrb	r3, [r3, #1]
70002b14:	2b00      	cmp	r3, #0
70002b16:	d004      	beq.n	70002b22 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
70002b18:	68fb      	ldr	r3, [r7, #12]
70002b1a:	781b      	ldrb	r3, [r3, #0]
70002b1c:	461a      	mov	r2, r3
70002b1e:	68fb      	ldr	r3, [r7, #12]
70002b20:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
70002b22:	78bb      	ldrb	r3, [r7, #2]
70002b24:	2b02      	cmp	r3, #2
70002b26:	d102      	bne.n	70002b2e <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
70002b28:	68fb      	ldr	r3, [r7, #12]
70002b2a:	2200      	movs	r2, #0
70002b2c:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
70002b2e:	687b      	ldr	r3, [r7, #4]
70002b30:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
70002b34:	2b01      	cmp	r3, #1
70002b36:	d101      	bne.n	70002b3c <HAL_PCD_EP_Open+0xae>
70002b38:	2302      	movs	r3, #2
70002b3a:	e00e      	b.n	70002b5a <HAL_PCD_EP_Open+0xcc>
70002b3c:	687b      	ldr	r3, [r7, #4]
70002b3e:	2201      	movs	r2, #1
70002b40:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
70002b44:	687b      	ldr	r3, [r7, #4]
70002b46:	681b      	ldr	r3, [r3, #0]
70002b48:	68f9      	ldr	r1, [r7, #12]
70002b4a:	4618      	mov	r0, r3
70002b4c:	f002 ff0a 	bl	70005964 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
70002b50:	687b      	ldr	r3, [r7, #4]
70002b52:	2200      	movs	r2, #0
70002b54:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
70002b58:	7afb      	ldrb	r3, [r7, #11]
}
70002b5a:	4618      	mov	r0, r3
70002b5c:	3710      	adds	r7, #16
70002b5e:	46bd      	mov	sp, r7
70002b60:	bd80      	pop	{r7, pc}

70002b62 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
70002b62:	b580      	push	{r7, lr}
70002b64:	b084      	sub	sp, #16
70002b66:	af00      	add	r7, sp, #0
70002b68:	6078      	str	r0, [r7, #4]
70002b6a:	460b      	mov	r3, r1
70002b6c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
70002b6e:	f997 3003 	ldrsb.w	r3, [r7, #3]
70002b72:	2b00      	cmp	r3, #0
70002b74:	da0f      	bge.n	70002b96 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
70002b76:	78fb      	ldrb	r3, [r7, #3]
70002b78:	f003 020f 	and.w	r2, r3, #15
70002b7c:	4613      	mov	r3, r2
70002b7e:	00db      	lsls	r3, r3, #3
70002b80:	4413      	add	r3, r2
70002b82:	009b      	lsls	r3, r3, #2
70002b84:	3310      	adds	r3, #16
70002b86:	687a      	ldr	r2, [r7, #4]
70002b88:	4413      	add	r3, r2
70002b8a:	3304      	adds	r3, #4
70002b8c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
70002b8e:	68fb      	ldr	r3, [r7, #12]
70002b90:	2201      	movs	r2, #1
70002b92:	705a      	strb	r2, [r3, #1]
70002b94:	e00f      	b.n	70002bb6 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
70002b96:	78fb      	ldrb	r3, [r7, #3]
70002b98:	f003 020f 	and.w	r2, r3, #15
70002b9c:	4613      	mov	r3, r2
70002b9e:	00db      	lsls	r3, r3, #3
70002ba0:	4413      	add	r3, r2
70002ba2:	009b      	lsls	r3, r3, #2
70002ba4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
70002ba8:	687a      	ldr	r2, [r7, #4]
70002baa:	4413      	add	r3, r2
70002bac:	3304      	adds	r3, #4
70002bae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
70002bb0:	68fb      	ldr	r3, [r7, #12]
70002bb2:	2200      	movs	r2, #0
70002bb4:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
70002bb6:	78fb      	ldrb	r3, [r7, #3]
70002bb8:	f003 030f 	and.w	r3, r3, #15
70002bbc:	b2da      	uxtb	r2, r3
70002bbe:	68fb      	ldr	r3, [r7, #12]
70002bc0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
70002bc2:	687b      	ldr	r3, [r7, #4]
70002bc4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
70002bc8:	2b01      	cmp	r3, #1
70002bca:	d101      	bne.n	70002bd0 <HAL_PCD_EP_Close+0x6e>
70002bcc:	2302      	movs	r3, #2
70002bce:	e00e      	b.n	70002bee <HAL_PCD_EP_Close+0x8c>
70002bd0:	687b      	ldr	r3, [r7, #4]
70002bd2:	2201      	movs	r2, #1
70002bd4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
70002bd8:	687b      	ldr	r3, [r7, #4]
70002bda:	681b      	ldr	r3, [r3, #0]
70002bdc:	68f9      	ldr	r1, [r7, #12]
70002bde:	4618      	mov	r0, r3
70002be0:	f002 ff48 	bl	70005a74 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
70002be4:	687b      	ldr	r3, [r7, #4]
70002be6:	2200      	movs	r2, #0
70002be8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
70002bec:	2300      	movs	r3, #0
}
70002bee:	4618      	mov	r0, r3
70002bf0:	3710      	adds	r7, #16
70002bf2:	46bd      	mov	sp, r7
70002bf4:	bd80      	pop	{r7, pc}

70002bf6 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
70002bf6:	b580      	push	{r7, lr}
70002bf8:	b086      	sub	sp, #24
70002bfa:	af00      	add	r7, sp, #0
70002bfc:	60f8      	str	r0, [r7, #12]
70002bfe:	607a      	str	r2, [r7, #4]
70002c00:	603b      	str	r3, [r7, #0]
70002c02:	460b      	mov	r3, r1
70002c04:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
70002c06:	7afb      	ldrb	r3, [r7, #11]
70002c08:	f003 020f 	and.w	r2, r3, #15
70002c0c:	4613      	mov	r3, r2
70002c0e:	00db      	lsls	r3, r3, #3
70002c10:	4413      	add	r3, r2
70002c12:	009b      	lsls	r3, r3, #2
70002c14:	f503 7314 	add.w	r3, r3, #592	@ 0x250
70002c18:	68fa      	ldr	r2, [r7, #12]
70002c1a:	4413      	add	r3, r2
70002c1c:	3304      	adds	r3, #4
70002c1e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
70002c20:	697b      	ldr	r3, [r7, #20]
70002c22:	687a      	ldr	r2, [r7, #4]
70002c24:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
70002c26:	697b      	ldr	r3, [r7, #20]
70002c28:	683a      	ldr	r2, [r7, #0]
70002c2a:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
70002c2c:	697b      	ldr	r3, [r7, #20]
70002c2e:	2200      	movs	r2, #0
70002c30:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
70002c32:	697b      	ldr	r3, [r7, #20]
70002c34:	2200      	movs	r2, #0
70002c36:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
70002c38:	7afb      	ldrb	r3, [r7, #11]
70002c3a:	f003 030f 	and.w	r3, r3, #15
70002c3e:	b2da      	uxtb	r2, r3
70002c40:	697b      	ldr	r3, [r7, #20]
70002c42:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
70002c44:	68fb      	ldr	r3, [r7, #12]
70002c46:	799b      	ldrb	r3, [r3, #6]
70002c48:	2b01      	cmp	r3, #1
70002c4a:	d102      	bne.n	70002c52 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
70002c4c:	687a      	ldr	r2, [r7, #4]
70002c4e:	697b      	ldr	r3, [r7, #20]
70002c50:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
70002c52:	68fb      	ldr	r3, [r7, #12]
70002c54:	6818      	ldr	r0, [r3, #0]
70002c56:	68fb      	ldr	r3, [r7, #12]
70002c58:	799b      	ldrb	r3, [r3, #6]
70002c5a:	461a      	mov	r2, r3
70002c5c:	6979      	ldr	r1, [r7, #20]
70002c5e:	f002 ffe5 	bl	70005c2c <USB_EPStartXfer>

  return HAL_OK;
70002c62:	2300      	movs	r3, #0
}
70002c64:	4618      	mov	r0, r3
70002c66:	3718      	adds	r7, #24
70002c68:	46bd      	mov	sp, r7
70002c6a:	bd80      	pop	{r7, pc}

70002c6c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
70002c6c:	b580      	push	{r7, lr}
70002c6e:	b086      	sub	sp, #24
70002c70:	af00      	add	r7, sp, #0
70002c72:	60f8      	str	r0, [r7, #12]
70002c74:	607a      	str	r2, [r7, #4]
70002c76:	603b      	str	r3, [r7, #0]
70002c78:	460b      	mov	r3, r1
70002c7a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
70002c7c:	7afb      	ldrb	r3, [r7, #11]
70002c7e:	f003 020f 	and.w	r2, r3, #15
70002c82:	4613      	mov	r3, r2
70002c84:	00db      	lsls	r3, r3, #3
70002c86:	4413      	add	r3, r2
70002c88:	009b      	lsls	r3, r3, #2
70002c8a:	3310      	adds	r3, #16
70002c8c:	68fa      	ldr	r2, [r7, #12]
70002c8e:	4413      	add	r3, r2
70002c90:	3304      	adds	r3, #4
70002c92:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
70002c94:	697b      	ldr	r3, [r7, #20]
70002c96:	687a      	ldr	r2, [r7, #4]
70002c98:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
70002c9a:	697b      	ldr	r3, [r7, #20]
70002c9c:	683a      	ldr	r2, [r7, #0]
70002c9e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
70002ca0:	697b      	ldr	r3, [r7, #20]
70002ca2:	2200      	movs	r2, #0
70002ca4:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
70002ca6:	697b      	ldr	r3, [r7, #20]
70002ca8:	2201      	movs	r2, #1
70002caa:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
70002cac:	7afb      	ldrb	r3, [r7, #11]
70002cae:	f003 030f 	and.w	r3, r3, #15
70002cb2:	b2da      	uxtb	r2, r3
70002cb4:	697b      	ldr	r3, [r7, #20]
70002cb6:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
70002cb8:	68fb      	ldr	r3, [r7, #12]
70002cba:	799b      	ldrb	r3, [r3, #6]
70002cbc:	2b01      	cmp	r3, #1
70002cbe:	d102      	bne.n	70002cc6 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
70002cc0:	687a      	ldr	r2, [r7, #4]
70002cc2:	697b      	ldr	r3, [r7, #20]
70002cc4:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
70002cc6:	68fb      	ldr	r3, [r7, #12]
70002cc8:	6818      	ldr	r0, [r3, #0]
70002cca:	68fb      	ldr	r3, [r7, #12]
70002ccc:	799b      	ldrb	r3, [r3, #6]
70002cce:	461a      	mov	r2, r3
70002cd0:	6979      	ldr	r1, [r7, #20]
70002cd2:	f002 ffab 	bl	70005c2c <USB_EPStartXfer>

  return HAL_OK;
70002cd6:	2300      	movs	r3, #0
}
70002cd8:	4618      	mov	r0, r3
70002cda:	3718      	adds	r7, #24
70002cdc:	46bd      	mov	sp, r7
70002cde:	bd80      	pop	{r7, pc}

70002ce0 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
70002ce0:	b580      	push	{r7, lr}
70002ce2:	b084      	sub	sp, #16
70002ce4:	af00      	add	r7, sp, #0
70002ce6:	6078      	str	r0, [r7, #4]
70002ce8:	460b      	mov	r3, r1
70002cea:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
70002cec:	78fb      	ldrb	r3, [r7, #3]
70002cee:	f003 030f 	and.w	r3, r3, #15
70002cf2:	687a      	ldr	r2, [r7, #4]
70002cf4:	7912      	ldrb	r2, [r2, #4]
70002cf6:	4293      	cmp	r3, r2
70002cf8:	d901      	bls.n	70002cfe <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
70002cfa:	2301      	movs	r3, #1
70002cfc:	e04f      	b.n	70002d9e <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
70002cfe:	f997 3003 	ldrsb.w	r3, [r7, #3]
70002d02:	2b00      	cmp	r3, #0
70002d04:	da0f      	bge.n	70002d26 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
70002d06:	78fb      	ldrb	r3, [r7, #3]
70002d08:	f003 020f 	and.w	r2, r3, #15
70002d0c:	4613      	mov	r3, r2
70002d0e:	00db      	lsls	r3, r3, #3
70002d10:	4413      	add	r3, r2
70002d12:	009b      	lsls	r3, r3, #2
70002d14:	3310      	adds	r3, #16
70002d16:	687a      	ldr	r2, [r7, #4]
70002d18:	4413      	add	r3, r2
70002d1a:	3304      	adds	r3, #4
70002d1c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
70002d1e:	68fb      	ldr	r3, [r7, #12]
70002d20:	2201      	movs	r2, #1
70002d22:	705a      	strb	r2, [r3, #1]
70002d24:	e00d      	b.n	70002d42 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
70002d26:	78fa      	ldrb	r2, [r7, #3]
70002d28:	4613      	mov	r3, r2
70002d2a:	00db      	lsls	r3, r3, #3
70002d2c:	4413      	add	r3, r2
70002d2e:	009b      	lsls	r3, r3, #2
70002d30:	f503 7314 	add.w	r3, r3, #592	@ 0x250
70002d34:	687a      	ldr	r2, [r7, #4]
70002d36:	4413      	add	r3, r2
70002d38:	3304      	adds	r3, #4
70002d3a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
70002d3c:	68fb      	ldr	r3, [r7, #12]
70002d3e:	2200      	movs	r2, #0
70002d40:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
70002d42:	68fb      	ldr	r3, [r7, #12]
70002d44:	2201      	movs	r2, #1
70002d46:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
70002d48:	78fb      	ldrb	r3, [r7, #3]
70002d4a:	f003 030f 	and.w	r3, r3, #15
70002d4e:	b2da      	uxtb	r2, r3
70002d50:	68fb      	ldr	r3, [r7, #12]
70002d52:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
70002d54:	687b      	ldr	r3, [r7, #4]
70002d56:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
70002d5a:	2b01      	cmp	r3, #1
70002d5c:	d101      	bne.n	70002d62 <HAL_PCD_EP_SetStall+0x82>
70002d5e:	2302      	movs	r3, #2
70002d60:	e01d      	b.n	70002d9e <HAL_PCD_EP_SetStall+0xbe>
70002d62:	687b      	ldr	r3, [r7, #4]
70002d64:	2201      	movs	r2, #1
70002d66:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
70002d6a:	687b      	ldr	r3, [r7, #4]
70002d6c:	681b      	ldr	r3, [r3, #0]
70002d6e:	68f9      	ldr	r1, [r7, #12]
70002d70:	4618      	mov	r0, r3
70002d72:	f003 fb3f 	bl	700063f4 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
70002d76:	78fb      	ldrb	r3, [r7, #3]
70002d78:	f003 030f 	and.w	r3, r3, #15
70002d7c:	2b00      	cmp	r3, #0
70002d7e:	d109      	bne.n	70002d94 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
70002d80:	687b      	ldr	r3, [r7, #4]
70002d82:	6818      	ldr	r0, [r3, #0]
70002d84:	687b      	ldr	r3, [r7, #4]
70002d86:	7999      	ldrb	r1, [r3, #6]
70002d88:	687b      	ldr	r3, [r7, #4]
70002d8a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
70002d8e:	461a      	mov	r2, r3
70002d90:	f003 fd32 	bl	700067f8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
70002d94:	687b      	ldr	r3, [r7, #4]
70002d96:	2200      	movs	r2, #0
70002d98:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
70002d9c:	2300      	movs	r3, #0
}
70002d9e:	4618      	mov	r0, r3
70002da0:	3710      	adds	r7, #16
70002da2:	46bd      	mov	sp, r7
70002da4:	bd80      	pop	{r7, pc}

70002da6 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
70002da6:	b580      	push	{r7, lr}
70002da8:	b084      	sub	sp, #16
70002daa:	af00      	add	r7, sp, #0
70002dac:	6078      	str	r0, [r7, #4]
70002dae:	460b      	mov	r3, r1
70002db0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
70002db2:	78fb      	ldrb	r3, [r7, #3]
70002db4:	f003 030f 	and.w	r3, r3, #15
70002db8:	687a      	ldr	r2, [r7, #4]
70002dba:	7912      	ldrb	r2, [r2, #4]
70002dbc:	4293      	cmp	r3, r2
70002dbe:	d901      	bls.n	70002dc4 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
70002dc0:	2301      	movs	r3, #1
70002dc2:	e042      	b.n	70002e4a <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
70002dc4:	f997 3003 	ldrsb.w	r3, [r7, #3]
70002dc8:	2b00      	cmp	r3, #0
70002dca:	da0f      	bge.n	70002dec <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
70002dcc:	78fb      	ldrb	r3, [r7, #3]
70002dce:	f003 020f 	and.w	r2, r3, #15
70002dd2:	4613      	mov	r3, r2
70002dd4:	00db      	lsls	r3, r3, #3
70002dd6:	4413      	add	r3, r2
70002dd8:	009b      	lsls	r3, r3, #2
70002dda:	3310      	adds	r3, #16
70002ddc:	687a      	ldr	r2, [r7, #4]
70002dde:	4413      	add	r3, r2
70002de0:	3304      	adds	r3, #4
70002de2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
70002de4:	68fb      	ldr	r3, [r7, #12]
70002de6:	2201      	movs	r2, #1
70002de8:	705a      	strb	r2, [r3, #1]
70002dea:	e00f      	b.n	70002e0c <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
70002dec:	78fb      	ldrb	r3, [r7, #3]
70002dee:	f003 020f 	and.w	r2, r3, #15
70002df2:	4613      	mov	r3, r2
70002df4:	00db      	lsls	r3, r3, #3
70002df6:	4413      	add	r3, r2
70002df8:	009b      	lsls	r3, r3, #2
70002dfa:	f503 7314 	add.w	r3, r3, #592	@ 0x250
70002dfe:	687a      	ldr	r2, [r7, #4]
70002e00:	4413      	add	r3, r2
70002e02:	3304      	adds	r3, #4
70002e04:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
70002e06:	68fb      	ldr	r3, [r7, #12]
70002e08:	2200      	movs	r2, #0
70002e0a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
70002e0c:	68fb      	ldr	r3, [r7, #12]
70002e0e:	2200      	movs	r2, #0
70002e10:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
70002e12:	78fb      	ldrb	r3, [r7, #3]
70002e14:	f003 030f 	and.w	r3, r3, #15
70002e18:	b2da      	uxtb	r2, r3
70002e1a:	68fb      	ldr	r3, [r7, #12]
70002e1c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
70002e1e:	687b      	ldr	r3, [r7, #4]
70002e20:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
70002e24:	2b01      	cmp	r3, #1
70002e26:	d101      	bne.n	70002e2c <HAL_PCD_EP_ClrStall+0x86>
70002e28:	2302      	movs	r3, #2
70002e2a:	e00e      	b.n	70002e4a <HAL_PCD_EP_ClrStall+0xa4>
70002e2c:	687b      	ldr	r3, [r7, #4]
70002e2e:	2201      	movs	r2, #1
70002e30:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
70002e34:	687b      	ldr	r3, [r7, #4]
70002e36:	681b      	ldr	r3, [r3, #0]
70002e38:	68f9      	ldr	r1, [r7, #12]
70002e3a:	4618      	mov	r0, r3
70002e3c:	f003 fb48 	bl	700064d0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
70002e40:	687b      	ldr	r3, [r7, #4]
70002e42:	2200      	movs	r2, #0
70002e44:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
70002e48:	2300      	movs	r3, #0
}
70002e4a:	4618      	mov	r0, r3
70002e4c:	3710      	adds	r7, #16
70002e4e:	46bd      	mov	sp, r7
70002e50:	bd80      	pop	{r7, pc}

70002e52 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
70002e52:	b580      	push	{r7, lr}
70002e54:	b084      	sub	sp, #16
70002e56:	af00      	add	r7, sp, #0
70002e58:	6078      	str	r0, [r7, #4]
70002e5a:	460b      	mov	r3, r1
70002e5c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
70002e5e:	f997 3003 	ldrsb.w	r3, [r7, #3]
70002e62:	2b00      	cmp	r3, #0
70002e64:	da0c      	bge.n	70002e80 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
70002e66:	78fb      	ldrb	r3, [r7, #3]
70002e68:	f003 020f 	and.w	r2, r3, #15
70002e6c:	4613      	mov	r3, r2
70002e6e:	00db      	lsls	r3, r3, #3
70002e70:	4413      	add	r3, r2
70002e72:	009b      	lsls	r3, r3, #2
70002e74:	3310      	adds	r3, #16
70002e76:	687a      	ldr	r2, [r7, #4]
70002e78:	4413      	add	r3, r2
70002e7a:	3304      	adds	r3, #4
70002e7c:	60fb      	str	r3, [r7, #12]
70002e7e:	e00c      	b.n	70002e9a <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
70002e80:	78fb      	ldrb	r3, [r7, #3]
70002e82:	f003 020f 	and.w	r2, r3, #15
70002e86:	4613      	mov	r3, r2
70002e88:	00db      	lsls	r3, r3, #3
70002e8a:	4413      	add	r3, r2
70002e8c:	009b      	lsls	r3, r3, #2
70002e8e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
70002e92:	687a      	ldr	r2, [r7, #4]
70002e94:	4413      	add	r3, r2
70002e96:	3304      	adds	r3, #4
70002e98:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
70002e9a:	687b      	ldr	r3, [r7, #4]
70002e9c:	681b      	ldr	r3, [r3, #0]
70002e9e:	68f9      	ldr	r1, [r7, #12]
70002ea0:	4618      	mov	r0, r3
70002ea2:	f003 f967 	bl	70006174 <USB_EPStopXfer>
70002ea6:	4603      	mov	r3, r0
70002ea8:	72fb      	strb	r3, [r7, #11]

  return ret;
70002eaa:	7afb      	ldrb	r3, [r7, #11]
}
70002eac:	4618      	mov	r0, r3
70002eae:	3710      	adds	r7, #16
70002eb0:	46bd      	mov	sp, r7
70002eb2:	bd80      	pop	{r7, pc}

70002eb4 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
70002eb4:	b580      	push	{r7, lr}
70002eb6:	b08a      	sub	sp, #40	@ 0x28
70002eb8:	af02      	add	r7, sp, #8
70002eba:	6078      	str	r0, [r7, #4]
70002ebc:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
70002ebe:	687b      	ldr	r3, [r7, #4]
70002ec0:	681b      	ldr	r3, [r3, #0]
70002ec2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
70002ec4:	697b      	ldr	r3, [r7, #20]
70002ec6:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
70002ec8:	683a      	ldr	r2, [r7, #0]
70002eca:	4613      	mov	r3, r2
70002ecc:	00db      	lsls	r3, r3, #3
70002ece:	4413      	add	r3, r2
70002ed0:	009b      	lsls	r3, r3, #2
70002ed2:	3310      	adds	r3, #16
70002ed4:	687a      	ldr	r2, [r7, #4]
70002ed6:	4413      	add	r3, r2
70002ed8:	3304      	adds	r3, #4
70002eda:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
70002edc:	68fb      	ldr	r3, [r7, #12]
70002ede:	695a      	ldr	r2, [r3, #20]
70002ee0:	68fb      	ldr	r3, [r7, #12]
70002ee2:	691b      	ldr	r3, [r3, #16]
70002ee4:	429a      	cmp	r2, r3
70002ee6:	d901      	bls.n	70002eec <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
70002ee8:	2301      	movs	r3, #1
70002eea:	e06b      	b.n	70002fc4 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
70002eec:	68fb      	ldr	r3, [r7, #12]
70002eee:	691a      	ldr	r2, [r3, #16]
70002ef0:	68fb      	ldr	r3, [r7, #12]
70002ef2:	695b      	ldr	r3, [r3, #20]
70002ef4:	1ad3      	subs	r3, r2, r3
70002ef6:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
70002ef8:	68fb      	ldr	r3, [r7, #12]
70002efa:	689b      	ldr	r3, [r3, #8]
70002efc:	69fa      	ldr	r2, [r7, #28]
70002efe:	429a      	cmp	r2, r3
70002f00:	d902      	bls.n	70002f08 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
70002f02:	68fb      	ldr	r3, [r7, #12]
70002f04:	689b      	ldr	r3, [r3, #8]
70002f06:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
70002f08:	69fb      	ldr	r3, [r7, #28]
70002f0a:	3303      	adds	r3, #3
70002f0c:	089b      	lsrs	r3, r3, #2
70002f0e:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
70002f10:	e02a      	b.n	70002f68 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
70002f12:	68fb      	ldr	r3, [r7, #12]
70002f14:	691a      	ldr	r2, [r3, #16]
70002f16:	68fb      	ldr	r3, [r7, #12]
70002f18:	695b      	ldr	r3, [r3, #20]
70002f1a:	1ad3      	subs	r3, r2, r3
70002f1c:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
70002f1e:	68fb      	ldr	r3, [r7, #12]
70002f20:	689b      	ldr	r3, [r3, #8]
70002f22:	69fa      	ldr	r2, [r7, #28]
70002f24:	429a      	cmp	r2, r3
70002f26:	d902      	bls.n	70002f2e <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
70002f28:	68fb      	ldr	r3, [r7, #12]
70002f2a:	689b      	ldr	r3, [r3, #8]
70002f2c:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
70002f2e:	69fb      	ldr	r3, [r7, #28]
70002f30:	3303      	adds	r3, #3
70002f32:	089b      	lsrs	r3, r3, #2
70002f34:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
70002f36:	68fb      	ldr	r3, [r7, #12]
70002f38:	68d9      	ldr	r1, [r3, #12]
70002f3a:	683b      	ldr	r3, [r7, #0]
70002f3c:	b2da      	uxtb	r2, r3
70002f3e:	69fb      	ldr	r3, [r7, #28]
70002f40:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
70002f42:	687b      	ldr	r3, [r7, #4]
70002f44:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
70002f46:	9300      	str	r3, [sp, #0]
70002f48:	4603      	mov	r3, r0
70002f4a:	6978      	ldr	r0, [r7, #20]
70002f4c:	f003 f9bc 	bl	700062c8 <USB_WritePacket>

    ep->xfer_buff  += len;
70002f50:	68fb      	ldr	r3, [r7, #12]
70002f52:	68da      	ldr	r2, [r3, #12]
70002f54:	69fb      	ldr	r3, [r7, #28]
70002f56:	441a      	add	r2, r3
70002f58:	68fb      	ldr	r3, [r7, #12]
70002f5a:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
70002f5c:	68fb      	ldr	r3, [r7, #12]
70002f5e:	695a      	ldr	r2, [r3, #20]
70002f60:	69fb      	ldr	r3, [r7, #28]
70002f62:	441a      	add	r2, r3
70002f64:	68fb      	ldr	r3, [r7, #12]
70002f66:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
70002f68:	683b      	ldr	r3, [r7, #0]
70002f6a:	015a      	lsls	r2, r3, #5
70002f6c:	693b      	ldr	r3, [r7, #16]
70002f6e:	4413      	add	r3, r2
70002f70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70002f74:	699b      	ldr	r3, [r3, #24]
70002f76:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
70002f78:	69ba      	ldr	r2, [r7, #24]
70002f7a:	429a      	cmp	r2, r3
70002f7c:	d809      	bhi.n	70002f92 <PCD_WriteEmptyTxFifo+0xde>
70002f7e:	68fb      	ldr	r3, [r7, #12]
70002f80:	695a      	ldr	r2, [r3, #20]
70002f82:	68fb      	ldr	r3, [r7, #12]
70002f84:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
70002f86:	429a      	cmp	r2, r3
70002f88:	d203      	bcs.n	70002f92 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
70002f8a:	68fb      	ldr	r3, [r7, #12]
70002f8c:	691b      	ldr	r3, [r3, #16]
70002f8e:	2b00      	cmp	r3, #0
70002f90:	d1bf      	bne.n	70002f12 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
70002f92:	68fb      	ldr	r3, [r7, #12]
70002f94:	691a      	ldr	r2, [r3, #16]
70002f96:	68fb      	ldr	r3, [r7, #12]
70002f98:	695b      	ldr	r3, [r3, #20]
70002f9a:	429a      	cmp	r2, r3
70002f9c:	d811      	bhi.n	70002fc2 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
70002f9e:	683b      	ldr	r3, [r7, #0]
70002fa0:	f003 030f 	and.w	r3, r3, #15
70002fa4:	2201      	movs	r2, #1
70002fa6:	fa02 f303 	lsl.w	r3, r2, r3
70002faa:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
70002fac:	693b      	ldr	r3, [r7, #16]
70002fae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70002fb2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
70002fb4:	68bb      	ldr	r3, [r7, #8]
70002fb6:	43db      	mvns	r3, r3
70002fb8:	6939      	ldr	r1, [r7, #16]
70002fba:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
70002fbe:	4013      	ands	r3, r2
70002fc0:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
70002fc2:	2300      	movs	r3, #0
}
70002fc4:	4618      	mov	r0, r3
70002fc6:	3720      	adds	r7, #32
70002fc8:	46bd      	mov	sp, r7
70002fca:	bd80      	pop	{r7, pc}

70002fcc <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
70002fcc:	b580      	push	{r7, lr}
70002fce:	b088      	sub	sp, #32
70002fd0:	af00      	add	r7, sp, #0
70002fd2:	6078      	str	r0, [r7, #4]
70002fd4:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
70002fd6:	687b      	ldr	r3, [r7, #4]
70002fd8:	681b      	ldr	r3, [r3, #0]
70002fda:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
70002fdc:	69fb      	ldr	r3, [r7, #28]
70002fde:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
70002fe0:	69fb      	ldr	r3, [r7, #28]
70002fe2:	333c      	adds	r3, #60	@ 0x3c
70002fe4:	3304      	adds	r3, #4
70002fe6:	681b      	ldr	r3, [r3, #0]
70002fe8:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
70002fea:	683b      	ldr	r3, [r7, #0]
70002fec:	015a      	lsls	r2, r3, #5
70002fee:	69bb      	ldr	r3, [r7, #24]
70002ff0:	4413      	add	r3, r2
70002ff2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70002ff6:	689b      	ldr	r3, [r3, #8]
70002ff8:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
70002ffa:	687b      	ldr	r3, [r7, #4]
70002ffc:	799b      	ldrb	r3, [r3, #6]
70002ffe:	2b01      	cmp	r3, #1
70003000:	d17b      	bne.n	700030fa <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
70003002:	693b      	ldr	r3, [r7, #16]
70003004:	f003 0308 	and.w	r3, r3, #8
70003008:	2b00      	cmp	r3, #0
7000300a:	d015      	beq.n	70003038 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
7000300c:	697b      	ldr	r3, [r7, #20]
7000300e:	4a61      	ldr	r2, [pc, #388]	@ (70003194 <PCD_EP_OutXfrComplete_int+0x1c8>)
70003010:	4293      	cmp	r3, r2
70003012:	f240 80b9 	bls.w	70003188 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
70003016:	693b      	ldr	r3, [r7, #16]
70003018:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
7000301c:	2b00      	cmp	r3, #0
7000301e:	f000 80b3 	beq.w	70003188 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
70003022:	683b      	ldr	r3, [r7, #0]
70003024:	015a      	lsls	r2, r3, #5
70003026:	69bb      	ldr	r3, [r7, #24]
70003028:	4413      	add	r3, r2
7000302a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000302e:	461a      	mov	r2, r3
70003030:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
70003034:	6093      	str	r3, [r2, #8]
70003036:	e0a7      	b.n	70003188 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
70003038:	693b      	ldr	r3, [r7, #16]
7000303a:	f003 0320 	and.w	r3, r3, #32
7000303e:	2b00      	cmp	r3, #0
70003040:	d009      	beq.n	70003056 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
70003042:	683b      	ldr	r3, [r7, #0]
70003044:	015a      	lsls	r2, r3, #5
70003046:	69bb      	ldr	r3, [r7, #24]
70003048:	4413      	add	r3, r2
7000304a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000304e:	461a      	mov	r2, r3
70003050:	2320      	movs	r3, #32
70003052:	6093      	str	r3, [r2, #8]
70003054:	e098      	b.n	70003188 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
70003056:	693b      	ldr	r3, [r7, #16]
70003058:	f003 0328 	and.w	r3, r3, #40	@ 0x28
7000305c:	2b00      	cmp	r3, #0
7000305e:	f040 8093 	bne.w	70003188 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
70003062:	697b      	ldr	r3, [r7, #20]
70003064:	4a4b      	ldr	r2, [pc, #300]	@ (70003194 <PCD_EP_OutXfrComplete_int+0x1c8>)
70003066:	4293      	cmp	r3, r2
70003068:	d90f      	bls.n	7000308a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
7000306a:	693b      	ldr	r3, [r7, #16]
7000306c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
70003070:	2b00      	cmp	r3, #0
70003072:	d00a      	beq.n	7000308a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
70003074:	683b      	ldr	r3, [r7, #0]
70003076:	015a      	lsls	r2, r3, #5
70003078:	69bb      	ldr	r3, [r7, #24]
7000307a:	4413      	add	r3, r2
7000307c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70003080:	461a      	mov	r2, r3
70003082:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
70003086:	6093      	str	r3, [r2, #8]
70003088:	e07e      	b.n	70003188 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
7000308a:	683a      	ldr	r2, [r7, #0]
7000308c:	4613      	mov	r3, r2
7000308e:	00db      	lsls	r3, r3, #3
70003090:	4413      	add	r3, r2
70003092:	009b      	lsls	r3, r3, #2
70003094:	f503 7314 	add.w	r3, r3, #592	@ 0x250
70003098:	687a      	ldr	r2, [r7, #4]
7000309a:	4413      	add	r3, r2
7000309c:	3304      	adds	r3, #4
7000309e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
700030a0:	68fb      	ldr	r3, [r7, #12]
700030a2:	6a1a      	ldr	r2, [r3, #32]
700030a4:	683b      	ldr	r3, [r7, #0]
700030a6:	0159      	lsls	r1, r3, #5
700030a8:	69bb      	ldr	r3, [r7, #24]
700030aa:	440b      	add	r3, r1
700030ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700030b0:	691b      	ldr	r3, [r3, #16]
700030b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
700030b6:	1ad2      	subs	r2, r2, r3
700030b8:	68fb      	ldr	r3, [r7, #12]
700030ba:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
700030bc:	683b      	ldr	r3, [r7, #0]
700030be:	2b00      	cmp	r3, #0
700030c0:	d114      	bne.n	700030ec <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
700030c2:	68fb      	ldr	r3, [r7, #12]
700030c4:	691b      	ldr	r3, [r3, #16]
700030c6:	2b00      	cmp	r3, #0
700030c8:	d109      	bne.n	700030de <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
700030ca:	687b      	ldr	r3, [r7, #4]
700030cc:	6818      	ldr	r0, [r3, #0]
700030ce:	687b      	ldr	r3, [r7, #4]
700030d0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
700030d4:	461a      	mov	r2, r3
700030d6:	2101      	movs	r1, #1
700030d8:	f003 fb8e 	bl	700067f8 <USB_EP0_OutStart>
700030dc:	e006      	b.n	700030ec <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
700030de:	68fb      	ldr	r3, [r7, #12]
700030e0:	68da      	ldr	r2, [r3, #12]
700030e2:	68fb      	ldr	r3, [r7, #12]
700030e4:	695b      	ldr	r3, [r3, #20]
700030e6:	441a      	add	r2, r3
700030e8:	68fb      	ldr	r3, [r7, #12]
700030ea:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
700030ec:	683b      	ldr	r3, [r7, #0]
700030ee:	b2db      	uxtb	r3, r3
700030f0:	4619      	mov	r1, r3
700030f2:	6878      	ldr	r0, [r7, #4]
700030f4:	f005 f864 	bl	700081c0 <HAL_PCD_DataOutStageCallback>
700030f8:	e046      	b.n	70003188 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
700030fa:	697b      	ldr	r3, [r7, #20]
700030fc:	4a26      	ldr	r2, [pc, #152]	@ (70003198 <PCD_EP_OutXfrComplete_int+0x1cc>)
700030fe:	4293      	cmp	r3, r2
70003100:	d124      	bne.n	7000314c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
70003102:	693b      	ldr	r3, [r7, #16]
70003104:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
70003108:	2b00      	cmp	r3, #0
7000310a:	d00a      	beq.n	70003122 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
7000310c:	683b      	ldr	r3, [r7, #0]
7000310e:	015a      	lsls	r2, r3, #5
70003110:	69bb      	ldr	r3, [r7, #24]
70003112:	4413      	add	r3, r2
70003114:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70003118:	461a      	mov	r2, r3
7000311a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
7000311e:	6093      	str	r3, [r2, #8]
70003120:	e032      	b.n	70003188 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
70003122:	693b      	ldr	r3, [r7, #16]
70003124:	f003 0320 	and.w	r3, r3, #32
70003128:	2b00      	cmp	r3, #0
7000312a:	d008      	beq.n	7000313e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
7000312c:	683b      	ldr	r3, [r7, #0]
7000312e:	015a      	lsls	r2, r3, #5
70003130:	69bb      	ldr	r3, [r7, #24]
70003132:	4413      	add	r3, r2
70003134:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70003138:	461a      	mov	r2, r3
7000313a:	2320      	movs	r3, #32
7000313c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
7000313e:	683b      	ldr	r3, [r7, #0]
70003140:	b2db      	uxtb	r3, r3
70003142:	4619      	mov	r1, r3
70003144:	6878      	ldr	r0, [r7, #4]
70003146:	f005 f83b 	bl	700081c0 <HAL_PCD_DataOutStageCallback>
7000314a:	e01d      	b.n	70003188 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
7000314c:	683b      	ldr	r3, [r7, #0]
7000314e:	2b00      	cmp	r3, #0
70003150:	d114      	bne.n	7000317c <PCD_EP_OutXfrComplete_int+0x1b0>
70003152:	6879      	ldr	r1, [r7, #4]
70003154:	683a      	ldr	r2, [r7, #0]
70003156:	4613      	mov	r3, r2
70003158:	00db      	lsls	r3, r3, #3
7000315a:	4413      	add	r3, r2
7000315c:	009b      	lsls	r3, r3, #2
7000315e:	440b      	add	r3, r1
70003160:	f503 7319 	add.w	r3, r3, #612	@ 0x264
70003164:	681b      	ldr	r3, [r3, #0]
70003166:	2b00      	cmp	r3, #0
70003168:	d108      	bne.n	7000317c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
7000316a:	687b      	ldr	r3, [r7, #4]
7000316c:	6818      	ldr	r0, [r3, #0]
7000316e:	687b      	ldr	r3, [r7, #4]
70003170:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
70003174:	461a      	mov	r2, r3
70003176:	2100      	movs	r1, #0
70003178:	f003 fb3e 	bl	700067f8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
7000317c:	683b      	ldr	r3, [r7, #0]
7000317e:	b2db      	uxtb	r3, r3
70003180:	4619      	mov	r1, r3
70003182:	6878      	ldr	r0, [r7, #4]
70003184:	f005 f81c 	bl	700081c0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
70003188:	2300      	movs	r3, #0
}
7000318a:	4618      	mov	r0, r3
7000318c:	3720      	adds	r7, #32
7000318e:	46bd      	mov	sp, r7
70003190:	bd80      	pop	{r7, pc}
70003192:	bf00      	nop
70003194:	4f54300a 	.word	0x4f54300a
70003198:	4f54310a 	.word	0x4f54310a

7000319c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
7000319c:	b580      	push	{r7, lr}
7000319e:	b086      	sub	sp, #24
700031a0:	af00      	add	r7, sp, #0
700031a2:	6078      	str	r0, [r7, #4]
700031a4:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
700031a6:	687b      	ldr	r3, [r7, #4]
700031a8:	681b      	ldr	r3, [r3, #0]
700031aa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
700031ac:	697b      	ldr	r3, [r7, #20]
700031ae:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
700031b0:	697b      	ldr	r3, [r7, #20]
700031b2:	333c      	adds	r3, #60	@ 0x3c
700031b4:	3304      	adds	r3, #4
700031b6:	681b      	ldr	r3, [r3, #0]
700031b8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
700031ba:	683b      	ldr	r3, [r7, #0]
700031bc:	015a      	lsls	r2, r3, #5
700031be:	693b      	ldr	r3, [r7, #16]
700031c0:	4413      	add	r3, r2
700031c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700031c6:	689b      	ldr	r3, [r3, #8]
700031c8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
700031ca:	68fb      	ldr	r3, [r7, #12]
700031cc:	4a15      	ldr	r2, [pc, #84]	@ (70003224 <PCD_EP_OutSetupPacket_int+0x88>)
700031ce:	4293      	cmp	r3, r2
700031d0:	d90e      	bls.n	700031f0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
700031d2:	68bb      	ldr	r3, [r7, #8]
700031d4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
700031d8:	2b00      	cmp	r3, #0
700031da:	d009      	beq.n	700031f0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
700031dc:	683b      	ldr	r3, [r7, #0]
700031de:	015a      	lsls	r2, r3, #5
700031e0:	693b      	ldr	r3, [r7, #16]
700031e2:	4413      	add	r3, r2
700031e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700031e8:	461a      	mov	r2, r3
700031ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
700031ee:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
700031f0:	6878      	ldr	r0, [r7, #4]
700031f2:	f004 ffd3 	bl	7000819c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
700031f6:	68fb      	ldr	r3, [r7, #12]
700031f8:	4a0a      	ldr	r2, [pc, #40]	@ (70003224 <PCD_EP_OutSetupPacket_int+0x88>)
700031fa:	4293      	cmp	r3, r2
700031fc:	d90c      	bls.n	70003218 <PCD_EP_OutSetupPacket_int+0x7c>
700031fe:	687b      	ldr	r3, [r7, #4]
70003200:	799b      	ldrb	r3, [r3, #6]
70003202:	2b01      	cmp	r3, #1
70003204:	d108      	bne.n	70003218 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
70003206:	687b      	ldr	r3, [r7, #4]
70003208:	6818      	ldr	r0, [r3, #0]
7000320a:	687b      	ldr	r3, [r7, #4]
7000320c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
70003210:	461a      	mov	r2, r3
70003212:	2101      	movs	r1, #1
70003214:	f003 faf0 	bl	700067f8 <USB_EP0_OutStart>
  }

  return HAL_OK;
70003218:	2300      	movs	r3, #0
}
7000321a:	4618      	mov	r0, r3
7000321c:	3718      	adds	r7, #24
7000321e:	46bd      	mov	sp, r7
70003220:	bd80      	pop	{r7, pc}
70003222:	bf00      	nop
70003224:	4f54300a 	.word	0x4f54300a

70003228 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
70003228:	b480      	push	{r7}
7000322a:	b085      	sub	sp, #20
7000322c:	af00      	add	r7, sp, #0
7000322e:	6078      	str	r0, [r7, #4]
70003230:	460b      	mov	r3, r1
70003232:	70fb      	strb	r3, [r7, #3]
70003234:	4613      	mov	r3, r2
70003236:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
70003238:	687b      	ldr	r3, [r7, #4]
7000323a:	681b      	ldr	r3, [r3, #0]
7000323c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
7000323e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
70003240:	78fb      	ldrb	r3, [r7, #3]
70003242:	2b00      	cmp	r3, #0
70003244:	d107      	bne.n	70003256 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
70003246:	883b      	ldrh	r3, [r7, #0]
70003248:	0419      	lsls	r1, r3, #16
7000324a:	687b      	ldr	r3, [r7, #4]
7000324c:	681b      	ldr	r3, [r3, #0]
7000324e:	68ba      	ldr	r2, [r7, #8]
70003250:	430a      	orrs	r2, r1
70003252:	629a      	str	r2, [r3, #40]	@ 0x28
70003254:	e028      	b.n	700032a8 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
70003256:	687b      	ldr	r3, [r7, #4]
70003258:	681b      	ldr	r3, [r3, #0]
7000325a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
7000325c:	0c1b      	lsrs	r3, r3, #16
7000325e:	68ba      	ldr	r2, [r7, #8]
70003260:	4413      	add	r3, r2
70003262:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
70003264:	2300      	movs	r3, #0
70003266:	73fb      	strb	r3, [r7, #15]
70003268:	e00d      	b.n	70003286 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
7000326a:	687b      	ldr	r3, [r7, #4]
7000326c:	681a      	ldr	r2, [r3, #0]
7000326e:	7bfb      	ldrb	r3, [r7, #15]
70003270:	3340      	adds	r3, #64	@ 0x40
70003272:	009b      	lsls	r3, r3, #2
70003274:	4413      	add	r3, r2
70003276:	685b      	ldr	r3, [r3, #4]
70003278:	0c1b      	lsrs	r3, r3, #16
7000327a:	68ba      	ldr	r2, [r7, #8]
7000327c:	4413      	add	r3, r2
7000327e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
70003280:	7bfb      	ldrb	r3, [r7, #15]
70003282:	3301      	adds	r3, #1
70003284:	73fb      	strb	r3, [r7, #15]
70003286:	7bfa      	ldrb	r2, [r7, #15]
70003288:	78fb      	ldrb	r3, [r7, #3]
7000328a:	3b01      	subs	r3, #1
7000328c:	429a      	cmp	r2, r3
7000328e:	d3ec      	bcc.n	7000326a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
70003290:	883b      	ldrh	r3, [r7, #0]
70003292:	0418      	lsls	r0, r3, #16
70003294:	687b      	ldr	r3, [r7, #4]
70003296:	6819      	ldr	r1, [r3, #0]
70003298:	78fb      	ldrb	r3, [r7, #3]
7000329a:	3b01      	subs	r3, #1
7000329c:	68ba      	ldr	r2, [r7, #8]
7000329e:	4302      	orrs	r2, r0
700032a0:	3340      	adds	r3, #64	@ 0x40
700032a2:	009b      	lsls	r3, r3, #2
700032a4:	440b      	add	r3, r1
700032a6:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
700032a8:	2300      	movs	r3, #0
}
700032aa:	4618      	mov	r0, r3
700032ac:	3714      	adds	r7, #20
700032ae:	46bd      	mov	sp, r7
700032b0:	f85d 7b04 	ldr.w	r7, [sp], #4
700032b4:	4770      	bx	lr

700032b6 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
700032b6:	b480      	push	{r7}
700032b8:	b083      	sub	sp, #12
700032ba:	af00      	add	r7, sp, #0
700032bc:	6078      	str	r0, [r7, #4]
700032be:	460b      	mov	r3, r1
700032c0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
700032c2:	687b      	ldr	r3, [r7, #4]
700032c4:	681b      	ldr	r3, [r3, #0]
700032c6:	887a      	ldrh	r2, [r7, #2]
700032c8:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
700032ca:	2300      	movs	r3, #0
}
700032cc:	4618      	mov	r0, r3
700032ce:	370c      	adds	r7, #12
700032d0:	46bd      	mov	sp, r7
700032d2:	f85d 7b04 	ldr.w	r7, [sp], #4
700032d6:	4770      	bx	lr

700032d8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
700032d8:	b480      	push	{r7}
700032da:	b085      	sub	sp, #20
700032dc:	af00      	add	r7, sp, #0
700032de:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
700032e0:	687b      	ldr	r3, [r7, #4]
700032e2:	681b      	ldr	r3, [r3, #0]
700032e4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
700032e6:	687b      	ldr	r3, [r7, #4]
700032e8:	2201      	movs	r2, #1
700032ea:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
700032ee:	687b      	ldr	r3, [r7, #4]
700032f0:	2200      	movs	r2, #0
700032f2:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
700032f6:	68fb      	ldr	r3, [r7, #12]
700032f8:	699b      	ldr	r3, [r3, #24]
700032fa:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
700032fe:	68fb      	ldr	r3, [r7, #12]
70003300:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
70003302:	68fb      	ldr	r3, [r7, #12]
70003304:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
70003306:	4b05      	ldr	r3, [pc, #20]	@ (7000331c <HAL_PCDEx_ActivateLPM+0x44>)
70003308:	4313      	orrs	r3, r2
7000330a:	68fa      	ldr	r2, [r7, #12]
7000330c:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
7000330e:	2300      	movs	r3, #0
}
70003310:	4618      	mov	r0, r3
70003312:	3714      	adds	r7, #20
70003314:	46bd      	mov	sp, r7
70003316:	f85d 7b04 	ldr.w	r7, [sp], #4
7000331a:	4770      	bx	lr
7000331c:	10000003 	.word	0x10000003

70003320 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
70003320:	b480      	push	{r7}
70003322:	b083      	sub	sp, #12
70003324:	af00      	add	r7, sp, #0
70003326:	6078      	str	r0, [r7, #4]
70003328:	460b      	mov	r3, r1
7000332a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
7000332c:	bf00      	nop
7000332e:	370c      	adds	r7, #12
70003330:	46bd      	mov	sp, r7
70003332:	f85d 7b04 	ldr.w	r7, [sp], #4
70003336:	4770      	bx	lr

70003338 <HAL_PWR_ConfigPVD>:
  *         configure will replace a possible previous configuration done through
  *         HAL_PWREx_ConfigAVD.
  * @retval None.
  */
void HAL_PWR_ConfigPVD(const PWR_PVDTypeDef *sConfigPVD)
{
70003338:	b480      	push	{r7}
7000333a:	b083      	sub	sp, #12
7000333c:	af00      	add	r7, sp, #0
7000333e:	6078      	str	r0, [r7, #4]
  /* Check the PVD configuration parameter */
  if (sConfigPVD == NULL)
70003340:	687b      	ldr	r3, [r7, #4]
70003342:	2b00      	cmp	r3, #0
70003344:	d069      	beq.n	7000341a <HAL_PWR_ConfigPVD+0xe2>
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(sConfigPVD->PVDLevel));
  assert_param(IS_PWR_PVD_MODE(sConfigPVD->Mode));

  /* Set PLS[7:5] bits according to PVDLevel value */
  MODIFY_REG(PWR->CR1, PWR_CR1_PLS, sConfigPVD->PVDLevel);
70003346:	4b38      	ldr	r3, [pc, #224]	@ (70003428 <HAL_PWR_ConfigPVD+0xf0>)
70003348:	681b      	ldr	r3, [r3, #0]
7000334a:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
7000334e:	687b      	ldr	r3, [r7, #4]
70003350:	681b      	ldr	r3, [r3, #0]
70003352:	4935      	ldr	r1, [pc, #212]	@ (70003428 <HAL_PWR_ConfigPVD+0xf0>)
70003354:	4313      	orrs	r3, r2
70003356:	600b      	str	r3, [r1, #0]

  /* Clear any previous config. Keep it clear if no event or IT mode is selected */
  __HAL_PWR_PVD_EXTI_DISABLE_EVENT();
70003358:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
7000335c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
70003360:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
70003364:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
70003368:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
  __HAL_PWR_PVD_EXTI_DISABLE_IT();
7000336c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
70003370:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
70003374:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
70003378:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
7000337c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();
70003380:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
70003384:	681b      	ldr	r3, [r3, #0]
70003386:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
7000338a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
7000338e:	6013      	str	r3, [r2, #0]
  __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE();
70003390:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
70003394:	685b      	ldr	r3, [r3, #4]
70003396:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
7000339a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
7000339e:	6053      	str	r3, [r2, #4]

  /* Configure the PVD in interrupt mode */
  if ((sConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
700033a0:	687b      	ldr	r3, [r7, #4]
700033a2:	685b      	ldr	r3, [r3, #4]
700033a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
700033a8:	2b00      	cmp	r3, #0
700033aa:	d009      	beq.n	700033c0 <HAL_PWR_ConfigPVD+0x88>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_IT();
700033ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
700033b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
700033b4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
700033b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
700033bc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  }

  /* Configure the PVD in event mode */
  if ((sConfigPVD->Mode & PVD_MODE_EVT) == PVD_MODE_EVT)
700033c0:	687b      	ldr	r3, [r7, #4]
700033c2:	685b      	ldr	r3, [r3, #4]
700033c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
700033c8:	2b00      	cmp	r3, #0
700033ca:	d009      	beq.n	700033e0 <HAL_PWR_ConfigPVD+0xa8>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_EVENT();
700033cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
700033d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
700033d4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
700033d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
700033dc:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
  }

  /* Rising edge configuration */
  if ((sConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
700033e0:	687b      	ldr	r3, [r7, #4]
700033e2:	685b      	ldr	r3, [r3, #4]
700033e4:	f003 0301 	and.w	r3, r3, #1
700033e8:	2b00      	cmp	r3, #0
700033ea:	d007      	beq.n	700033fc <HAL_PWR_ConfigPVD+0xc4>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();
700033ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
700033f0:	681b      	ldr	r3, [r3, #0]
700033f2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
700033f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
700033fa:	6013      	str	r3, [r2, #0]
  }

  /* Falling edge configuration */
  if ((sConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
700033fc:	687b      	ldr	r3, [r7, #4]
700033fe:	685b      	ldr	r3, [r3, #4]
70003400:	f003 0302 	and.w	r3, r3, #2
70003404:	2b00      	cmp	r3, #0
70003406:	d009      	beq.n	7000341c <HAL_PWR_ConfigPVD+0xe4>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
70003408:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
7000340c:	685b      	ldr	r3, [r3, #4]
7000340e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
70003412:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70003416:	6053      	str	r3, [r2, #4]
70003418:	e000      	b.n	7000341c <HAL_PWR_ConfigPVD+0xe4>
    return;
7000341a:	bf00      	nop
  }
}
7000341c:	370c      	adds	r7, #12
7000341e:	46bd      	mov	sp, r7
70003420:	f85d 7b04 	ldr.w	r7, [sp], #4
70003424:	4770      	bx	lr
70003426:	bf00      	nop
70003428:	58024800 	.word	0x58024800

7000342c <HAL_PWR_EnablePVD>:
/**
  * @brief  Enable the programmable voltage detector (PVD).
  * @retval None.
  */
void HAL_PWR_EnablePVD(void)
{
7000342c:	b480      	push	{r7}
7000342e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_PVDE);
70003430:	4b05      	ldr	r3, [pc, #20]	@ (70003448 <HAL_PWR_EnablePVD+0x1c>)
70003432:	681b      	ldr	r3, [r3, #0]
70003434:	4a04      	ldr	r2, [pc, #16]	@ (70003448 <HAL_PWR_EnablePVD+0x1c>)
70003436:	f043 0310 	orr.w	r3, r3, #16
7000343a:	6013      	str	r3, [r2, #0]
}
7000343c:	bf00      	nop
7000343e:	46bd      	mov	sp, r7
70003440:	f85d 7b04 	ldr.w	r7, [sp], #4
70003444:	4770      	bx	lr
70003446:	bf00      	nop
70003448:	58024800 	.word	0x58024800

7000344c <HAL_PWREx_EnableUSBReg>:
/**
  * @brief Enable the USB Regulator.
  * @retval None.
  */
void HAL_PWREx_EnableUSBReg(void)
{
7000344c:	b480      	push	{r7}
7000344e:	af00      	add	r7, sp, #0
  /* Enable the USB regulator */
  SET_BIT(PWR->CSR2, PWR_CSR2_USBREGEN);
70003450:	4b05      	ldr	r3, [pc, #20]	@ (70003468 <HAL_PWREx_EnableUSBReg+0x1c>)
70003452:	68db      	ldr	r3, [r3, #12]
70003454:	4a04      	ldr	r2, [pc, #16]	@ (70003468 <HAL_PWREx_EnableUSBReg+0x1c>)
70003456:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
7000345a:	60d3      	str	r3, [r2, #12]
}
7000345c:	bf00      	nop
7000345e:	46bd      	mov	sp, r7
70003460:	f85d 7b04 	ldr.w	r7, [sp], #4
70003464:	4770      	bx	lr
70003466:	bf00      	nop
70003468:	58024800 	.word	0x58024800

7000346c <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_EnableUSBVoltageDetector(void)
{
7000346c:	b580      	push	{r7, lr}
7000346e:	b082      	sub	sp, #8
70003470:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Enable the USB voltage detector */
  SET_BIT(PWR->CSR2, PWR_CSR2_USB33DEN);
70003472:	4b0f      	ldr	r3, [pc, #60]	@ (700034b0 <HAL_PWREx_EnableUSBVoltageDetector+0x44>)
70003474:	68db      	ldr	r3, [r3, #12]
70003476:	4a0e      	ldr	r2, [pc, #56]	@ (700034b0 <HAL_PWREx_EnableUSBVoltageDetector+0x44>)
70003478:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
7000347c:	60d3      	str	r3, [r2, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
7000347e:	f7fe f815 	bl	700014ac <HAL_GetTick>
70003482:	6078      	str	r0, [r7, #4]

  /* Wait till the USB regulator ready flag is set */
  while ((PWR->CSR2 & PWR_CSR2_USB33RDY) == 0U)
70003484:	e009      	b.n	7000349a <HAL_PWREx_EnableUSBVoltageDetector+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PWR_FLAG_SETTING_DELAY)
70003486:	f7fe f811 	bl	700014ac <HAL_GetTick>
7000348a:	4602      	mov	r2, r0
7000348c:	687b      	ldr	r3, [r7, #4]
7000348e:	1ad3      	subs	r3, r2, r3
70003490:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
70003494:	d901      	bls.n	7000349a <HAL_PWREx_EnableUSBVoltageDetector+0x2e>
    {
      return HAL_ERROR;
70003496:	2301      	movs	r3, #1
70003498:	e006      	b.n	700034a8 <HAL_PWREx_EnableUSBVoltageDetector+0x3c>
  while ((PWR->CSR2 & PWR_CSR2_USB33RDY) == 0U)
7000349a:	4b05      	ldr	r3, [pc, #20]	@ (700034b0 <HAL_PWREx_EnableUSBVoltageDetector+0x44>)
7000349c:	68db      	ldr	r3, [r3, #12]
7000349e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
700034a2:	2b00      	cmp	r3, #0
700034a4:	d0ef      	beq.n	70003486 <HAL_PWREx_EnableUSBVoltageDetector+0x1a>
    }
  }
  return HAL_OK;
700034a6:	2300      	movs	r3, #0
}
700034a8:	4618      	mov	r0, r3
700034aa:	3708      	adds	r7, #8
700034ac:	46bd      	mov	sp, r7
700034ae:	bd80      	pop	{r7, pc}
700034b0:	58024800 	.word	0x58024800

700034b4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
700034b4:	b580      	push	{r7, lr}
700034b6:	b088      	sub	sp, #32
700034b8:	af00      	add	r7, sp, #0
700034ba:	6078      	str	r0, [r7, #4]
  uint32_t pllsrc;
  uint32_t pllrdy;
  uint32_t tmpreg1;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
700034bc:	687b      	ldr	r3, [r7, #4]
700034be:	2b00      	cmp	r3, #0
700034c0:	d101      	bne.n	700034c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
700034c2:	2301      	movs	r3, #1
700034c4:	e328      	b.n	70003b18 <HAL_RCC_OscConfig+0x664>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
700034c6:	4b97      	ldr	r3, [pc, #604]	@ (70003724 <HAL_RCC_OscConfig+0x270>)
700034c8:	691b      	ldr	r3, [r3, #16]
700034ca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
700034ce:	61fb      	str	r3, [r7, #28]
  pllsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
700034d0:	4b94      	ldr	r3, [pc, #592]	@ (70003724 <HAL_RCC_OscConfig+0x270>)
700034d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
700034d4:	f003 0303 	and.w	r3, r3, #3
700034d8:	61bb      	str	r3, [r7, #24]
  pllrdy = RCC->CR & (RCC_CR_PLL1RDY | RCC_CR_PLL2RDY | RCC_CR_PLL3RDY);
700034da:	4b92      	ldr	r3, [pc, #584]	@ (70003724 <HAL_RCC_OscConfig+0x270>)
700034dc:	681b      	ldr	r3, [r3, #0]
700034de:	f003 5328 	and.w	r3, r3, #704643072	@ 0x2a000000
700034e2:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
700034e4:	687b      	ldr	r3, [r7, #4]
700034e6:	681b      	ldr	r3, [r3, #0]
700034e8:	f003 0301 	and.w	r3, r3, #1
700034ec:	2b00      	cmp	r3, #0
700034ee:	f000 809c 	beq.w	7000362a <HAL_RCC_OscConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
700034f2:	69fb      	ldr	r3, [r7, #28]
700034f4:	2b10      	cmp	r3, #16
700034f6:	d005      	beq.n	70003504 <HAL_RCC_OscConfig+0x50>
700034f8:	697b      	ldr	r3, [r7, #20]
700034fa:	2b00      	cmp	r3, #0
700034fc:	d009      	beq.n	70003512 <HAL_RCC_OscConfig+0x5e>
        ((pllrdy != 0U) && (pllsrc == RCC_PLLSOURCE_HSE)))
700034fe:	69bb      	ldr	r3, [r7, #24]
70003500:	2b02      	cmp	r3, #2
70003502:	d106      	bne.n	70003512 <HAL_RCC_OscConfig+0x5e>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
70003504:	687b      	ldr	r3, [r7, #4]
70003506:	685b      	ldr	r3, [r3, #4]
70003508:	2b00      	cmp	r3, #0
7000350a:	f040 808e 	bne.w	7000362a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
7000350e:	2301      	movs	r3, #1
70003510:	e302      	b.n	70003b18 <HAL_RCC_OscConfig+0x664>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
70003512:	687b      	ldr	r3, [r7, #4]
70003514:	685b      	ldr	r3, [r3, #4]
70003516:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
7000351a:	d106      	bne.n	7000352a <HAL_RCC_OscConfig+0x76>
7000351c:	4b81      	ldr	r3, [pc, #516]	@ (70003724 <HAL_RCC_OscConfig+0x270>)
7000351e:	681b      	ldr	r3, [r3, #0]
70003520:	4a80      	ldr	r2, [pc, #512]	@ (70003724 <HAL_RCC_OscConfig+0x270>)
70003522:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70003526:	6013      	str	r3, [r2, #0]
70003528:	e058      	b.n	700035dc <HAL_RCC_OscConfig+0x128>
7000352a:	687b      	ldr	r3, [r7, #4]
7000352c:	685b      	ldr	r3, [r3, #4]
7000352e:	2b00      	cmp	r3, #0
70003530:	d112      	bne.n	70003558 <HAL_RCC_OscConfig+0xa4>
70003532:	4b7c      	ldr	r3, [pc, #496]	@ (70003724 <HAL_RCC_OscConfig+0x270>)
70003534:	681b      	ldr	r3, [r3, #0]
70003536:	4a7b      	ldr	r2, [pc, #492]	@ (70003724 <HAL_RCC_OscConfig+0x270>)
70003538:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
7000353c:	6013      	str	r3, [r2, #0]
7000353e:	4b79      	ldr	r3, [pc, #484]	@ (70003724 <HAL_RCC_OscConfig+0x270>)
70003540:	681b      	ldr	r3, [r3, #0]
70003542:	4a78      	ldr	r2, [pc, #480]	@ (70003724 <HAL_RCC_OscConfig+0x270>)
70003544:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
70003548:	6013      	str	r3, [r2, #0]
7000354a:	4b76      	ldr	r3, [pc, #472]	@ (70003724 <HAL_RCC_OscConfig+0x270>)
7000354c:	681b      	ldr	r3, [r3, #0]
7000354e:	4a75      	ldr	r2, [pc, #468]	@ (70003724 <HAL_RCC_OscConfig+0x270>)
70003550:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
70003554:	6013      	str	r3, [r2, #0]
70003556:	e041      	b.n	700035dc <HAL_RCC_OscConfig+0x128>
70003558:	687b      	ldr	r3, [r7, #4]
7000355a:	685b      	ldr	r3, [r3, #4]
7000355c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
70003560:	d112      	bne.n	70003588 <HAL_RCC_OscConfig+0xd4>
70003562:	4b70      	ldr	r3, [pc, #448]	@ (70003724 <HAL_RCC_OscConfig+0x270>)
70003564:	681b      	ldr	r3, [r3, #0]
70003566:	4a6f      	ldr	r2, [pc, #444]	@ (70003724 <HAL_RCC_OscConfig+0x270>)
70003568:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
7000356c:	6013      	str	r3, [r2, #0]
7000356e:	4b6d      	ldr	r3, [pc, #436]	@ (70003724 <HAL_RCC_OscConfig+0x270>)
70003570:	681b      	ldr	r3, [r3, #0]
70003572:	4a6c      	ldr	r2, [pc, #432]	@ (70003724 <HAL_RCC_OscConfig+0x270>)
70003574:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
70003578:	6013      	str	r3, [r2, #0]
7000357a:	4b6a      	ldr	r3, [pc, #424]	@ (70003724 <HAL_RCC_OscConfig+0x270>)
7000357c:	681b      	ldr	r3, [r3, #0]
7000357e:	4a69      	ldr	r2, [pc, #420]	@ (70003724 <HAL_RCC_OscConfig+0x270>)
70003580:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70003584:	6013      	str	r3, [r2, #0]
70003586:	e029      	b.n	700035dc <HAL_RCC_OscConfig+0x128>
70003588:	687b      	ldr	r3, [r7, #4]
7000358a:	685b      	ldr	r3, [r3, #4]
7000358c:	f5b3 2f50 	cmp.w	r3, #851968	@ 0xd0000
70003590:	d112      	bne.n	700035b8 <HAL_RCC_OscConfig+0x104>
70003592:	4b64      	ldr	r3, [pc, #400]	@ (70003724 <HAL_RCC_OscConfig+0x270>)
70003594:	681b      	ldr	r3, [r3, #0]
70003596:	4a63      	ldr	r2, [pc, #396]	@ (70003724 <HAL_RCC_OscConfig+0x270>)
70003598:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
7000359c:	6013      	str	r3, [r2, #0]
7000359e:	4b61      	ldr	r3, [pc, #388]	@ (70003724 <HAL_RCC_OscConfig+0x270>)
700035a0:	681b      	ldr	r3, [r3, #0]
700035a2:	4a60      	ldr	r2, [pc, #384]	@ (70003724 <HAL_RCC_OscConfig+0x270>)
700035a4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
700035a8:	6013      	str	r3, [r2, #0]
700035aa:	4b5e      	ldr	r3, [pc, #376]	@ (70003724 <HAL_RCC_OscConfig+0x270>)
700035ac:	681b      	ldr	r3, [r3, #0]
700035ae:	4a5d      	ldr	r2, [pc, #372]	@ (70003724 <HAL_RCC_OscConfig+0x270>)
700035b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
700035b4:	6013      	str	r3, [r2, #0]
700035b6:	e011      	b.n	700035dc <HAL_RCC_OscConfig+0x128>
700035b8:	4b5a      	ldr	r3, [pc, #360]	@ (70003724 <HAL_RCC_OscConfig+0x270>)
700035ba:	681b      	ldr	r3, [r3, #0]
700035bc:	4a59      	ldr	r2, [pc, #356]	@ (70003724 <HAL_RCC_OscConfig+0x270>)
700035be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
700035c2:	6013      	str	r3, [r2, #0]
700035c4:	4b57      	ldr	r3, [pc, #348]	@ (70003724 <HAL_RCC_OscConfig+0x270>)
700035c6:	681b      	ldr	r3, [r3, #0]
700035c8:	4a56      	ldr	r2, [pc, #344]	@ (70003724 <HAL_RCC_OscConfig+0x270>)
700035ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
700035ce:	6013      	str	r3, [r2, #0]
700035d0:	4b54      	ldr	r3, [pc, #336]	@ (70003724 <HAL_RCC_OscConfig+0x270>)
700035d2:	681b      	ldr	r3, [r3, #0]
700035d4:	4a53      	ldr	r2, [pc, #332]	@ (70003724 <HAL_RCC_OscConfig+0x270>)
700035d6:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
700035da:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
700035dc:	f7fd ff66 	bl	700014ac <HAL_GetTick>
700035e0:	6138      	str	r0, [r7, #16]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
700035e2:	687b      	ldr	r3, [r7, #4]
700035e4:	685b      	ldr	r3, [r3, #4]
700035e6:	2b00      	cmp	r3, #0
700035e8:	d019      	beq.n	7000361e <HAL_RCC_OscConfig+0x16a>
      {
        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
700035ea:	e008      	b.n	700035fe <HAL_RCC_OscConfig+0x14a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
700035ec:	f7fd ff5e 	bl	700014ac <HAL_GetTick>
700035f0:	4602      	mov	r2, r0
700035f2:	693b      	ldr	r3, [r7, #16]
700035f4:	1ad3      	subs	r3, r2, r3
700035f6:	2b64      	cmp	r3, #100	@ 0x64
700035f8:	d901      	bls.n	700035fe <HAL_RCC_OscConfig+0x14a>
          {
            return HAL_TIMEOUT;
700035fa:	2303      	movs	r3, #3
700035fc:	e28c      	b.n	70003b18 <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
700035fe:	4b49      	ldr	r3, [pc, #292]	@ (70003724 <HAL_RCC_OscConfig+0x270>)
70003600:	681b      	ldr	r3, [r3, #0]
70003602:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70003606:	2b00      	cmp	r3, #0
70003608:	d0f0      	beq.n	700035ec <HAL_RCC_OscConfig+0x138>
7000360a:	e00e      	b.n	7000362a <HAL_RCC_OscConfig+0x176>
      else
      {
        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
7000360c:	f7fd ff4e 	bl	700014ac <HAL_GetTick>
70003610:	4602      	mov	r2, r0
70003612:	693b      	ldr	r3, [r7, #16]
70003614:	1ad3      	subs	r3, r2, r3
70003616:	2b64      	cmp	r3, #100	@ 0x64
70003618:	d901      	bls.n	7000361e <HAL_RCC_OscConfig+0x16a>
          {
            return HAL_TIMEOUT;
7000361a:	2303      	movs	r3, #3
7000361c:	e27c      	b.n	70003b18 <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
7000361e:	4b41      	ldr	r3, [pc, #260]	@ (70003724 <HAL_RCC_OscConfig+0x270>)
70003620:	681b      	ldr	r3, [r3, #0]
70003622:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70003626:	2b00      	cmp	r3, #0
70003628:	d1f0      	bne.n	7000360c <HAL_RCC_OscConfig+0x158>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
7000362a:	687b      	ldr	r3, [r7, #4]
7000362c:	681b      	ldr	r3, [r3, #0]
7000362e:	f003 0302 	and.w	r3, r3, #2
70003632:	2b00      	cmp	r3, #0
70003634:	f000 809e 	beq.w	70003774 <HAL_RCC_OscConfig+0x2c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL1 source when PLL1 is selected as system clock */
    if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
70003638:	69fb      	ldr	r3, [r7, #28]
7000363a:	2b00      	cmp	r3, #0
7000363c:	d005      	beq.n	7000364a <HAL_RCC_OscConfig+0x196>
7000363e:	697b      	ldr	r3, [r7, #20]
70003640:	2b00      	cmp	r3, #0
70003642:	d047      	beq.n	700036d4 <HAL_RCC_OscConfig+0x220>
        ((pllrdy != 0U) && (pllsrc == RCC_PLLSOURCE_HSI)))
70003644:	69bb      	ldr	r3, [r7, #24]
70003646:	2b00      	cmp	r3, #0
70003648:	d144      	bne.n	700036d4 <HAL_RCC_OscConfig+0x220>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
7000364a:	687b      	ldr	r3, [r7, #4]
7000364c:	68db      	ldr	r3, [r3, #12]
7000364e:	2b00      	cmp	r3, #0
70003650:	d101      	bne.n	70003656 <HAL_RCC_OscConfig+0x1a2>
      {
        return HAL_ERROR;
70003652:	2301      	movs	r3, #1
70003654:	e260      	b.n	70003b18 <HAL_RCC_OscConfig+0x664>
      }
      /* Otherwise, calibration is allowed, divider update also unless used for any enabled PLL */
      else
      {
        /* HSI must not be used as reference clock for any enabled PLL clock source */
        tmpreg1 = (RCC->CR & RCC_CR_HSIDIV);
70003656:	4b33      	ldr	r3, [pc, #204]	@ (70003724 <HAL_RCC_OscConfig+0x270>)
70003658:	681b      	ldr	r3, [r3, #0]
7000365a:	f003 0318 	and.w	r3, r3, #24
7000365e:	60fb      	str	r3, [r7, #12]
        if ((pllsrc == RCC_PLLSOURCE_HSI) && (pllrdy != 0U) && \
70003660:	69bb      	ldr	r3, [r7, #24]
70003662:	2b00      	cmp	r3, #0
70003664:	d109      	bne.n	7000367a <HAL_RCC_OscConfig+0x1c6>
70003666:	697b      	ldr	r3, [r7, #20]
70003668:	2b00      	cmp	r3, #0
7000366a:	d006      	beq.n	7000367a <HAL_RCC_OscConfig+0x1c6>
            (tmpreg1 != RCC_OscInitStruct->HSIDiv))
7000366c:	687b      	ldr	r3, [r7, #4]
7000366e:	691b      	ldr	r3, [r3, #16]
        if ((pllsrc == RCC_PLLSOURCE_HSI) && (pllrdy != 0U) && \
70003670:	68fa      	ldr	r2, [r7, #12]
70003672:	429a      	cmp	r2, r3
70003674:	d001      	beq.n	7000367a <HAL_RCC_OscConfig+0x1c6>
        {
          return HAL_ERROR;
70003676:	2301      	movs	r3, #1
70003678:	e24e      	b.n	70003b18 <HAL_RCC_OscConfig+0x664>
        }

        assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

        /* Set the Internal High Speed oscillator new divider */
        __HAL_RCC_HSI_CONFIG(RCC_HSI_ON | RCC_OscInitStruct->HSIDiv);
7000367a:	4b2a      	ldr	r3, [pc, #168]	@ (70003724 <HAL_RCC_OscConfig+0x270>)
7000367c:	681b      	ldr	r3, [r3, #0]
7000367e:	f023 0219 	bic.w	r2, r3, #25
70003682:	687b      	ldr	r3, [r7, #4]
70003684:	691b      	ldr	r3, [r3, #16]
70003686:	4313      	orrs	r3, r2
70003688:	4a26      	ldr	r2, [pc, #152]	@ (70003724 <HAL_RCC_OscConfig+0x270>)
7000368a:	f043 0301 	orr.w	r3, r3, #1
7000368e:	6013      	str	r3, [r2, #0]

        if (sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
70003690:	69fb      	ldr	r3, [r7, #28]
70003692:	2b00      	cmp	r3, #0
70003694:	d109      	bne.n	700036aa <HAL_RCC_OscConfig+0x1f6>
        {
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
70003696:	4b23      	ldr	r3, [pc, #140]	@ (70003724 <HAL_RCC_OscConfig+0x270>)
70003698:	681b      	ldr	r3, [r3, #0]
7000369a:	08db      	lsrs	r3, r3, #3
7000369c:	f003 0303 	and.w	r3, r3, #3
700036a0:	4a21      	ldr	r2, [pc, #132]	@ (70003728 <HAL_RCC_OscConfig+0x274>)
700036a2:	fa22 f303 	lsr.w	r3, r2, r3
700036a6:	4a21      	ldr	r2, [pc, #132]	@ (7000372c <HAL_RCC_OscConfig+0x278>)
700036a8:	6013      	str	r3, [r2, #0]
        }
        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
700036aa:	4b21      	ldr	r3, [pc, #132]	@ (70003730 <HAL_RCC_OscConfig+0x27c>)
700036ac:	681b      	ldr	r3, [r3, #0]
700036ae:	4618      	mov	r0, r3
700036b0:	f7fd feac 	bl	7000140c <HAL_InitTick>
700036b4:	4603      	mov	r3, r0
700036b6:	2b00      	cmp	r3, #0
700036b8:	d001      	beq.n	700036be <HAL_RCC_OscConfig+0x20a>
        {
          return HAL_ERROR;
700036ba:	2301      	movs	r3, #1
700036bc:	e22c      	b.n	70003b18 <HAL_RCC_OscConfig+0x664>
        }
      }
      /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
      __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
700036be:	4b19      	ldr	r3, [pc, #100]	@ (70003724 <HAL_RCC_OscConfig+0x270>)
700036c0:	685b      	ldr	r3, [r3, #4]
700036c2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
700036c6:	687b      	ldr	r3, [r7, #4]
700036c8:	695b      	ldr	r3, [r3, #20]
700036ca:	061b      	lsls	r3, r3, #24
700036cc:	4915      	ldr	r1, [pc, #84]	@ (70003724 <HAL_RCC_OscConfig+0x270>)
700036ce:	4313      	orrs	r3, r2
700036d0:	604b      	str	r3, [r1, #4]
700036d2:	e04f      	b.n	70003774 <HAL_RCC_OscConfig+0x2c0>
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
700036d4:	687b      	ldr	r3, [r7, #4]
700036d6:	68db      	ldr	r3, [r3, #12]
700036d8:	2b00      	cmp	r3, #0
700036da:	d032      	beq.n	70003742 <HAL_RCC_OscConfig+0x28e>
      {
        /* Enable the Internal High Speed oscillator */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState | RCC_OscInitStruct->HSIDiv);
700036dc:	4b11      	ldr	r3, [pc, #68]	@ (70003724 <HAL_RCC_OscConfig+0x270>)
700036de:	681b      	ldr	r3, [r3, #0]
700036e0:	f023 0219 	bic.w	r2, r3, #25
700036e4:	687b      	ldr	r3, [r7, #4]
700036e6:	68d9      	ldr	r1, [r3, #12]
700036e8:	687b      	ldr	r3, [r7, #4]
700036ea:	691b      	ldr	r3, [r3, #16]
700036ec:	430b      	orrs	r3, r1
700036ee:	490d      	ldr	r1, [pc, #52]	@ (70003724 <HAL_RCC_OscConfig+0x270>)
700036f0:	4313      	orrs	r3, r2
700036f2:	600b      	str	r3, [r1, #0]

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
700036f4:	4b0b      	ldr	r3, [pc, #44]	@ (70003724 <HAL_RCC_OscConfig+0x270>)
700036f6:	685b      	ldr	r3, [r3, #4]
700036f8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
700036fc:	687b      	ldr	r3, [r7, #4]
700036fe:	695b      	ldr	r3, [r3, #20]
70003700:	061b      	lsls	r3, r3, #24
70003702:	4908      	ldr	r1, [pc, #32]	@ (70003724 <HAL_RCC_OscConfig+0x270>)
70003704:	4313      	orrs	r3, r2
70003706:	604b      	str	r3, [r1, #4]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
70003708:	f7fd fed0 	bl	700014ac <HAL_GetTick>
7000370c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
7000370e:	e011      	b.n	70003734 <HAL_RCC_OscConfig+0x280>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
70003710:	f7fd fecc 	bl	700014ac <HAL_GetTick>
70003714:	4602      	mov	r2, r0
70003716:	693b      	ldr	r3, [r7, #16]
70003718:	1ad3      	subs	r3, r2, r3
7000371a:	2b01      	cmp	r3, #1
7000371c:	d90a      	bls.n	70003734 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
7000371e:	2303      	movs	r3, #3
70003720:	e1fa      	b.n	70003b18 <HAL_RCC_OscConfig+0x664>
70003722:	bf00      	nop
70003724:	58024400 	.word	0x58024400
70003728:	03d09000 	.word	0x03d09000
7000372c:	24000004 	.word	0x24000004
70003730:	2400012c 	.word	0x2400012c
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
70003734:	4b95      	ldr	r3, [pc, #596]	@ (7000398c <HAL_RCC_OscConfig+0x4d8>)
70003736:	681b      	ldr	r3, [r3, #0]
70003738:	f003 0304 	and.w	r3, r3, #4
7000373c:	2b00      	cmp	r3, #0
7000373e:	d0e7      	beq.n	70003710 <HAL_RCC_OscConfig+0x25c>
70003740:	e018      	b.n	70003774 <HAL_RCC_OscConfig+0x2c0>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
70003742:	4b92      	ldr	r3, [pc, #584]	@ (7000398c <HAL_RCC_OscConfig+0x4d8>)
70003744:	681b      	ldr	r3, [r3, #0]
70003746:	4a91      	ldr	r2, [pc, #580]	@ (7000398c <HAL_RCC_OscConfig+0x4d8>)
70003748:	f023 0301 	bic.w	r3, r3, #1
7000374c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
7000374e:	f7fd fead 	bl	700014ac <HAL_GetTick>
70003752:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
70003754:	e008      	b.n	70003768 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
70003756:	f7fd fea9 	bl	700014ac <HAL_GetTick>
7000375a:	4602      	mov	r2, r0
7000375c:	693b      	ldr	r3, [r7, #16]
7000375e:	1ad3      	subs	r3, r2, r3
70003760:	2b01      	cmp	r3, #1
70003762:	d901      	bls.n	70003768 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
70003764:	2303      	movs	r3, #3
70003766:	e1d7      	b.n	70003b18 <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
70003768:	4b88      	ldr	r3, [pc, #544]	@ (7000398c <HAL_RCC_OscConfig+0x4d8>)
7000376a:	681b      	ldr	r3, [r3, #0]
7000376c:	f003 0304 	and.w	r3, r3, #4
70003770:	2b00      	cmp	r3, #0
70003772:	d1f0      	bne.n	70003756 <HAL_RCC_OscConfig+0x2a2>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
70003774:	687b      	ldr	r3, [r7, #4]
70003776:	681b      	ldr	r3, [r3, #0]
70003778:	f003 0310 	and.w	r3, r3, #16
7000377c:	2b00      	cmp	r3, #0
7000377e:	d045      	beq.n	7000380c <HAL_RCC_OscConfig+0x358>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));

    /* When the CSI is used as system clock it will not disabled */
    if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
70003780:	69fb      	ldr	r3, [r7, #28]
70003782:	2b08      	cmp	r3, #8
70003784:	d005      	beq.n	70003792 <HAL_RCC_OscConfig+0x2de>
70003786:	697b      	ldr	r3, [r7, #20]
70003788:	2b00      	cmp	r3, #0
7000378a:	d008      	beq.n	7000379e <HAL_RCC_OscConfig+0x2ea>
        ((pllrdy != 0U) && (pllsrc == RCC_PLLSOURCE_CSI)))
7000378c:	69bb      	ldr	r3, [r7, #24]
7000378e:	2b01      	cmp	r3, #1
70003790:	d105      	bne.n	7000379e <HAL_RCC_OscConfig+0x2ea>
    {
      /* When CSI is used as system clock it will not disabled */
      if (RCC_OscInitStruct->CSIState == RCC_CSI_OFF)
70003792:	687b      	ldr	r3, [r7, #4]
70003794:	6a1b      	ldr	r3, [r3, #32]
70003796:	2b00      	cmp	r3, #0
70003798:	d138      	bne.n	7000380c <HAL_RCC_OscConfig+0x358>
      {
        return HAL_ERROR;
7000379a:	2301      	movs	r3, #1
7000379c:	e1bc      	b.n	70003b18 <HAL_RCC_OscConfig+0x664>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
7000379e:	687b      	ldr	r3, [r7, #4]
700037a0:	6a1b      	ldr	r3, [r3, #32]
700037a2:	2b00      	cmp	r3, #0
700037a4:	d019      	beq.n	700037da <HAL_RCC_OscConfig+0x326>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
700037a6:	4b79      	ldr	r3, [pc, #484]	@ (7000398c <HAL_RCC_OscConfig+0x4d8>)
700037a8:	681b      	ldr	r3, [r3, #0]
700037aa:	4a78      	ldr	r2, [pc, #480]	@ (7000398c <HAL_RCC_OscConfig+0x4d8>)
700037ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
700037b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
700037b2:	f7fd fe7b 	bl	700014ac <HAL_GetTick>
700037b6:	6138      	str	r0, [r7, #16]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
700037b8:	e008      	b.n	700037cc <HAL_RCC_OscConfig+0x318>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
700037ba:	f7fd fe77 	bl	700014ac <HAL_GetTick>
700037be:	4602      	mov	r2, r0
700037c0:	693b      	ldr	r3, [r7, #16]
700037c2:	1ad3      	subs	r3, r2, r3
700037c4:	2b01      	cmp	r3, #1
700037c6:	d901      	bls.n	700037cc <HAL_RCC_OscConfig+0x318>
          {
            return HAL_TIMEOUT;
700037c8:	2303      	movs	r3, #3
700037ca:	e1a5      	b.n	70003b18 <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
700037cc:	4b6f      	ldr	r3, [pc, #444]	@ (7000398c <HAL_RCC_OscConfig+0x4d8>)
700037ce:	681b      	ldr	r3, [r3, #0]
700037d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
700037d4:	2b00      	cmp	r3, #0
700037d6:	d0f0      	beq.n	700037ba <HAL_RCC_OscConfig+0x306>
700037d8:	e018      	b.n	7000380c <HAL_RCC_OscConfig+0x358>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
700037da:	4b6c      	ldr	r3, [pc, #432]	@ (7000398c <HAL_RCC_OscConfig+0x4d8>)
700037dc:	681b      	ldr	r3, [r3, #0]
700037de:	4a6b      	ldr	r2, [pc, #428]	@ (7000398c <HAL_RCC_OscConfig+0x4d8>)
700037e0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
700037e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
700037e6:	f7fd fe61 	bl	700014ac <HAL_GetTick>
700037ea:	6138      	str	r0, [r7, #16]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
700037ec:	e008      	b.n	70003800 <HAL_RCC_OscConfig+0x34c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
700037ee:	f7fd fe5d 	bl	700014ac <HAL_GetTick>
700037f2:	4602      	mov	r2, r0
700037f4:	693b      	ldr	r3, [r7, #16]
700037f6:	1ad3      	subs	r3, r2, r3
700037f8:	2b01      	cmp	r3, #1
700037fa:	d901      	bls.n	70003800 <HAL_RCC_OscConfig+0x34c>
          {
            return HAL_TIMEOUT;
700037fc:	2303      	movs	r3, #3
700037fe:	e18b      	b.n	70003b18 <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
70003800:	4b62      	ldr	r3, [pc, #392]	@ (7000398c <HAL_RCC_OscConfig+0x4d8>)
70003802:	681b      	ldr	r3, [r3, #0]
70003804:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70003808:	2b00      	cmp	r3, #0
7000380a:	d1f0      	bne.n	700037ee <HAL_RCC_OscConfig+0x33a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
7000380c:	687b      	ldr	r3, [r7, #4]
7000380e:	681b      	ldr	r3, [r3, #0]
70003810:	f003 0308 	and.w	r3, r3, #8
70003814:	2b00      	cmp	r3, #0
70003816:	d036      	beq.n	70003886 <HAL_RCC_OscConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
70003818:	687b      	ldr	r3, [r7, #4]
7000381a:	699b      	ldr	r3, [r3, #24]
7000381c:	2b00      	cmp	r3, #0
7000381e:	d019      	beq.n	70003854 <HAL_RCC_OscConfig+0x3a0>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
70003820:	4b5a      	ldr	r3, [pc, #360]	@ (7000398c <HAL_RCC_OscConfig+0x4d8>)
70003822:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
70003824:	4a59      	ldr	r2, [pc, #356]	@ (7000398c <HAL_RCC_OscConfig+0x4d8>)
70003826:	f043 0301 	orr.w	r3, r3, #1
7000382a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
7000382c:	f7fd fe3e 	bl	700014ac <HAL_GetTick>
70003830:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
70003832:	e008      	b.n	70003846 <HAL_RCC_OscConfig+0x392>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
70003834:	f7fd fe3a 	bl	700014ac <HAL_GetTick>
70003838:	4602      	mov	r2, r0
7000383a:	693b      	ldr	r3, [r7, #16]
7000383c:	1ad3      	subs	r3, r2, r3
7000383e:	2b01      	cmp	r3, #1
70003840:	d901      	bls.n	70003846 <HAL_RCC_OscConfig+0x392>
        {
          return HAL_TIMEOUT;
70003842:	2303      	movs	r3, #3
70003844:	e168      	b.n	70003b18 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
70003846:	4b51      	ldr	r3, [pc, #324]	@ (7000398c <HAL_RCC_OscConfig+0x4d8>)
70003848:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
7000384a:	f003 0302 	and.w	r3, r3, #2
7000384e:	2b00      	cmp	r3, #0
70003850:	d0f0      	beq.n	70003834 <HAL_RCC_OscConfig+0x380>
70003852:	e018      	b.n	70003886 <HAL_RCC_OscConfig+0x3d2>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
70003854:	4b4d      	ldr	r3, [pc, #308]	@ (7000398c <HAL_RCC_OscConfig+0x4d8>)
70003856:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
70003858:	4a4c      	ldr	r2, [pc, #304]	@ (7000398c <HAL_RCC_OscConfig+0x4d8>)
7000385a:	f023 0301 	bic.w	r3, r3, #1
7000385e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
70003860:	f7fd fe24 	bl	700014ac <HAL_GetTick>
70003864:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
70003866:	e008      	b.n	7000387a <HAL_RCC_OscConfig+0x3c6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
70003868:	f7fd fe20 	bl	700014ac <HAL_GetTick>
7000386c:	4602      	mov	r2, r0
7000386e:	693b      	ldr	r3, [r7, #16]
70003870:	1ad3      	subs	r3, r2, r3
70003872:	2b01      	cmp	r3, #1
70003874:	d901      	bls.n	7000387a <HAL_RCC_OscConfig+0x3c6>
        {
          return HAL_TIMEOUT;
70003876:	2303      	movs	r3, #3
70003878:	e14e      	b.n	70003b18 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
7000387a:	4b44      	ldr	r3, [pc, #272]	@ (7000398c <HAL_RCC_OscConfig+0x4d8>)
7000387c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
7000387e:	f003 0302 	and.w	r3, r3, #2
70003882:	2b00      	cmp	r3, #0
70003884:	d1f0      	bne.n	70003868 <HAL_RCC_OscConfig+0x3b4>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
70003886:	687b      	ldr	r3, [r7, #4]
70003888:	681b      	ldr	r3, [r3, #0]
7000388a:	f003 0320 	and.w	r3, r3, #32
7000388e:	2b00      	cmp	r3, #0
70003890:	d036      	beq.n	70003900 <HAL_RCC_OscConfig+0x44c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
70003892:	687b      	ldr	r3, [r7, #4]
70003894:	69db      	ldr	r3, [r3, #28]
70003896:	2b00      	cmp	r3, #0
70003898:	d019      	beq.n	700038ce <HAL_RCC_OscConfig+0x41a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
7000389a:	4b3c      	ldr	r3, [pc, #240]	@ (7000398c <HAL_RCC_OscConfig+0x4d8>)
7000389c:	681b      	ldr	r3, [r3, #0]
7000389e:	4a3b      	ldr	r2, [pc, #236]	@ (7000398c <HAL_RCC_OscConfig+0x4d8>)
700038a0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
700038a4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
700038a6:	f7fd fe01 	bl	700014ac <HAL_GetTick>
700038aa:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
700038ac:	e008      	b.n	700038c0 <HAL_RCC_OscConfig+0x40c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
700038ae:	f7fd fdfd 	bl	700014ac <HAL_GetTick>
700038b2:	4602      	mov	r2, r0
700038b4:	693b      	ldr	r3, [r7, #16]
700038b6:	1ad3      	subs	r3, r2, r3
700038b8:	2b01      	cmp	r3, #1
700038ba:	d901      	bls.n	700038c0 <HAL_RCC_OscConfig+0x40c>
        {
          return HAL_TIMEOUT;
700038bc:	2303      	movs	r3, #3
700038be:	e12b      	b.n	70003b18 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
700038c0:	4b32      	ldr	r3, [pc, #200]	@ (7000398c <HAL_RCC_OscConfig+0x4d8>)
700038c2:	681b      	ldr	r3, [r3, #0]
700038c4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
700038c8:	2b00      	cmp	r3, #0
700038ca:	d0f0      	beq.n	700038ae <HAL_RCC_OscConfig+0x3fa>
700038cc:	e018      	b.n	70003900 <HAL_RCC_OscConfig+0x44c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
700038ce:	4b2f      	ldr	r3, [pc, #188]	@ (7000398c <HAL_RCC_OscConfig+0x4d8>)
700038d0:	681b      	ldr	r3, [r3, #0]
700038d2:	4a2e      	ldr	r2, [pc, #184]	@ (7000398c <HAL_RCC_OscConfig+0x4d8>)
700038d4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
700038d8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
700038da:	f7fd fde7 	bl	700014ac <HAL_GetTick>
700038de:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
700038e0:	e008      	b.n	700038f4 <HAL_RCC_OscConfig+0x440>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
700038e2:	f7fd fde3 	bl	700014ac <HAL_GetTick>
700038e6:	4602      	mov	r2, r0
700038e8:	693b      	ldr	r3, [r7, #16]
700038ea:	1ad3      	subs	r3, r2, r3
700038ec:	2b01      	cmp	r3, #1
700038ee:	d901      	bls.n	700038f4 <HAL_RCC_OscConfig+0x440>
        {
          return HAL_TIMEOUT;
700038f0:	2303      	movs	r3, #3
700038f2:	e111      	b.n	70003b18 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
700038f4:	4b25      	ldr	r3, [pc, #148]	@ (7000398c <HAL_RCC_OscConfig+0x4d8>)
700038f6:	681b      	ldr	r3, [r3, #0]
700038f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
700038fc:	2b00      	cmp	r3, #0
700038fe:	d1f0      	bne.n	700038e2 <HAL_RCC_OscConfig+0x42e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
70003900:	687b      	ldr	r3, [r7, #4]
70003902:	681b      	ldr	r3, [r3, #0]
70003904:	f003 0304 	and.w	r3, r3, #4
70003908:	2b00      	cmp	r3, #0
7000390a:	f000 809b 	beq.w	70003a44 <HAL_RCC_OscConfig+0x590>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
7000390e:	4b20      	ldr	r3, [pc, #128]	@ (70003990 <HAL_RCC_OscConfig+0x4dc>)
70003910:	681b      	ldr	r3, [r3, #0]
70003912:	4a1f      	ldr	r2, [pc, #124]	@ (70003990 <HAL_RCC_OscConfig+0x4dc>)
70003914:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
70003918:	6013      	str	r3, [r2, #0]

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
7000391a:	687b      	ldr	r3, [r7, #4]
7000391c:	689b      	ldr	r3, [r3, #8]
7000391e:	2b01      	cmp	r3, #1
70003920:	d106      	bne.n	70003930 <HAL_RCC_OscConfig+0x47c>
70003922:	4b1a      	ldr	r3, [pc, #104]	@ (7000398c <HAL_RCC_OscConfig+0x4d8>)
70003924:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003926:	4a19      	ldr	r2, [pc, #100]	@ (7000398c <HAL_RCC_OscConfig+0x4d8>)
70003928:	f043 0301 	orr.w	r3, r3, #1
7000392c:	6713      	str	r3, [r2, #112]	@ 0x70
7000392e:	e05a      	b.n	700039e6 <HAL_RCC_OscConfig+0x532>
70003930:	687b      	ldr	r3, [r7, #4]
70003932:	689b      	ldr	r3, [r3, #8]
70003934:	2b00      	cmp	r3, #0
70003936:	d112      	bne.n	7000395e <HAL_RCC_OscConfig+0x4aa>
70003938:	4b14      	ldr	r3, [pc, #80]	@ (7000398c <HAL_RCC_OscConfig+0x4d8>)
7000393a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
7000393c:	4a13      	ldr	r2, [pc, #76]	@ (7000398c <HAL_RCC_OscConfig+0x4d8>)
7000393e:	f023 0301 	bic.w	r3, r3, #1
70003942:	6713      	str	r3, [r2, #112]	@ 0x70
70003944:	4b11      	ldr	r3, [pc, #68]	@ (7000398c <HAL_RCC_OscConfig+0x4d8>)
70003946:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003948:	4a10      	ldr	r2, [pc, #64]	@ (7000398c <HAL_RCC_OscConfig+0x4d8>)
7000394a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
7000394e:	6713      	str	r3, [r2, #112]	@ 0x70
70003950:	4b0e      	ldr	r3, [pc, #56]	@ (7000398c <HAL_RCC_OscConfig+0x4d8>)
70003952:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003954:	4a0d      	ldr	r2, [pc, #52]	@ (7000398c <HAL_RCC_OscConfig+0x4d8>)
70003956:	f023 0304 	bic.w	r3, r3, #4
7000395a:	6713      	str	r3, [r2, #112]	@ 0x70
7000395c:	e043      	b.n	700039e6 <HAL_RCC_OscConfig+0x532>
7000395e:	687b      	ldr	r3, [r7, #4]
70003960:	689b      	ldr	r3, [r3, #8]
70003962:	2b05      	cmp	r3, #5
70003964:	d116      	bne.n	70003994 <HAL_RCC_OscConfig+0x4e0>
70003966:	4b09      	ldr	r3, [pc, #36]	@ (7000398c <HAL_RCC_OscConfig+0x4d8>)
70003968:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
7000396a:	4a08      	ldr	r2, [pc, #32]	@ (7000398c <HAL_RCC_OscConfig+0x4d8>)
7000396c:	f043 0304 	orr.w	r3, r3, #4
70003970:	6713      	str	r3, [r2, #112]	@ 0x70
70003972:	4b06      	ldr	r3, [pc, #24]	@ (7000398c <HAL_RCC_OscConfig+0x4d8>)
70003974:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003976:	4a05      	ldr	r2, [pc, #20]	@ (7000398c <HAL_RCC_OscConfig+0x4d8>)
70003978:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
7000397c:	6713      	str	r3, [r2, #112]	@ 0x70
7000397e:	4b03      	ldr	r3, [pc, #12]	@ (7000398c <HAL_RCC_OscConfig+0x4d8>)
70003980:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003982:	4a02      	ldr	r2, [pc, #8]	@ (7000398c <HAL_RCC_OscConfig+0x4d8>)
70003984:	f043 0301 	orr.w	r3, r3, #1
70003988:	6713      	str	r3, [r2, #112]	@ 0x70
7000398a:	e02c      	b.n	700039e6 <HAL_RCC_OscConfig+0x532>
7000398c:	58024400 	.word	0x58024400
70003990:	58024800 	.word	0x58024800
70003994:	687b      	ldr	r3, [r7, #4]
70003996:	689b      	ldr	r3, [r3, #8]
70003998:	2b85      	cmp	r3, #133	@ 0x85
7000399a:	d112      	bne.n	700039c2 <HAL_RCC_OscConfig+0x50e>
7000399c:	4b60      	ldr	r3, [pc, #384]	@ (70003b20 <HAL_RCC_OscConfig+0x66c>)
7000399e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700039a0:	4a5f      	ldr	r2, [pc, #380]	@ (70003b20 <HAL_RCC_OscConfig+0x66c>)
700039a2:	f043 0304 	orr.w	r3, r3, #4
700039a6:	6713      	str	r3, [r2, #112]	@ 0x70
700039a8:	4b5d      	ldr	r3, [pc, #372]	@ (70003b20 <HAL_RCC_OscConfig+0x66c>)
700039aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700039ac:	4a5c      	ldr	r2, [pc, #368]	@ (70003b20 <HAL_RCC_OscConfig+0x66c>)
700039ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
700039b2:	6713      	str	r3, [r2, #112]	@ 0x70
700039b4:	4b5a      	ldr	r3, [pc, #360]	@ (70003b20 <HAL_RCC_OscConfig+0x66c>)
700039b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700039b8:	4a59      	ldr	r2, [pc, #356]	@ (70003b20 <HAL_RCC_OscConfig+0x66c>)
700039ba:	f043 0301 	orr.w	r3, r3, #1
700039be:	6713      	str	r3, [r2, #112]	@ 0x70
700039c0:	e011      	b.n	700039e6 <HAL_RCC_OscConfig+0x532>
700039c2:	4b57      	ldr	r3, [pc, #348]	@ (70003b20 <HAL_RCC_OscConfig+0x66c>)
700039c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700039c6:	4a56      	ldr	r2, [pc, #344]	@ (70003b20 <HAL_RCC_OscConfig+0x66c>)
700039c8:	f023 0301 	bic.w	r3, r3, #1
700039cc:	6713      	str	r3, [r2, #112]	@ 0x70
700039ce:	4b54      	ldr	r3, [pc, #336]	@ (70003b20 <HAL_RCC_OscConfig+0x66c>)
700039d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700039d2:	4a53      	ldr	r2, [pc, #332]	@ (70003b20 <HAL_RCC_OscConfig+0x66c>)
700039d4:	f023 0304 	bic.w	r3, r3, #4
700039d8:	6713      	str	r3, [r2, #112]	@ 0x70
700039da:	4b51      	ldr	r3, [pc, #324]	@ (70003b20 <HAL_RCC_OscConfig+0x66c>)
700039dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700039de:	4a50      	ldr	r2, [pc, #320]	@ (70003b20 <HAL_RCC_OscConfig+0x66c>)
700039e0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
700039e4:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
700039e6:	687b      	ldr	r3, [r7, #4]
700039e8:	689b      	ldr	r3, [r3, #8]
700039ea:	2b00      	cmp	r3, #0
700039ec:	d015      	beq.n	70003a1a <HAL_RCC_OscConfig+0x566>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
700039ee:	f7fd fd5d 	bl	700014ac <HAL_GetTick>
700039f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
700039f4:	e00a      	b.n	70003a0c <HAL_RCC_OscConfig+0x558>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
700039f6:	f7fd fd59 	bl	700014ac <HAL_GetTick>
700039fa:	4602      	mov	r2, r0
700039fc:	693b      	ldr	r3, [r7, #16]
700039fe:	1ad3      	subs	r3, r2, r3
70003a00:	f241 3288 	movw	r2, #5000	@ 0x1388
70003a04:	4293      	cmp	r3, r2
70003a06:	d901      	bls.n	70003a0c <HAL_RCC_OscConfig+0x558>
        {
          return HAL_TIMEOUT;
70003a08:	2303      	movs	r3, #3
70003a0a:	e085      	b.n	70003b18 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
70003a0c:	4b44      	ldr	r3, [pc, #272]	@ (70003b20 <HAL_RCC_OscConfig+0x66c>)
70003a0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003a10:	f003 0302 	and.w	r3, r3, #2
70003a14:	2b00      	cmp	r3, #0
70003a16:	d0ee      	beq.n	700039f6 <HAL_RCC_OscConfig+0x542>
70003a18:	e014      	b.n	70003a44 <HAL_RCC_OscConfig+0x590>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
70003a1a:	f7fd fd47 	bl	700014ac <HAL_GetTick>
70003a1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
70003a20:	e00a      	b.n	70003a38 <HAL_RCC_OscConfig+0x584>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
70003a22:	f7fd fd43 	bl	700014ac <HAL_GetTick>
70003a26:	4602      	mov	r2, r0
70003a28:	693b      	ldr	r3, [r7, #16]
70003a2a:	1ad3      	subs	r3, r2, r3
70003a2c:	f241 3288 	movw	r2, #5000	@ 0x1388
70003a30:	4293      	cmp	r3, r2
70003a32:	d901      	bls.n	70003a38 <HAL_RCC_OscConfig+0x584>
        {
          return HAL_TIMEOUT;
70003a34:	2303      	movs	r3, #3
70003a36:	e06f      	b.n	70003b18 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
70003a38:	4b39      	ldr	r3, [pc, #228]	@ (70003b20 <HAL_RCC_OscConfig+0x66c>)
70003a3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003a3c:	f003 0302 	and.w	r3, r3, #2
70003a40:	2b00      	cmp	r3, #0
70003a42:	d1ee      	bne.n	70003a22 <HAL_RCC_OscConfig+0x56e>

  /*-------------------------------- PLL1 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL1.PLLState));

  if (RCC_OscInitStruct->PLL1.PLLState != RCC_PLL_NONE)
70003a44:	687b      	ldr	r3, [r7, #4]
70003a46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70003a48:	2b00      	cmp	r3, #0
70003a4a:	d042      	beq.n	70003ad2 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
70003a4c:	69fb      	ldr	r3, [r7, #28]
70003a4e:	2b18      	cmp	r3, #24
70003a50:	d131      	bne.n	70003ab6 <HAL_RCC_OscConfig+0x602>
    {
      /* No PLL off possible */
      if (RCC_OscInitStruct->PLL1.PLLState == RCC_PLL_OFF)
70003a52:	687b      	ldr	r3, [r7, #4]
70003a54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70003a56:	2b01      	cmp	r3, #1
70003a58:	d101      	bne.n	70003a5e <HAL_RCC_OscConfig+0x5aa>
      {
        return HAL_ERROR;
70003a5a:	2301      	movs	r3, #1
70003a5c:	e05c      	b.n	70003b18 <HAL_RCC_OscConfig+0x664>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        tmpreg1 = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN) >> RCC_PLL1FRACR_FRACN_Pos);
70003a5e:	4b30      	ldr	r3, [pc, #192]	@ (70003b20 <HAL_RCC_OscConfig+0x66c>)
70003a60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70003a62:	08db      	lsrs	r3, r3, #3
70003a64:	f3c3 030c 	ubfx	r3, r3, #0, #13
70003a68:	60fb      	str	r3, [r7, #12]

        if (RCC_OscInitStruct->PLL1.PLLFractional != tmpreg1)
70003a6a:	687b      	ldr	r3, [r7, #4]
70003a6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
70003a6e:	68fa      	ldr	r2, [r7, #12]
70003a70:	429a      	cmp	r2, r3
70003a72:	d02e      	beq.n	70003ad2 <HAL_RCC_OscConfig+0x61e>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL1.PLLFractional));

          /* Disable PLL1FRACLE */
          __HAL_RCC_PLL1_FRACN_DISABLE();
70003a74:	4b2a      	ldr	r3, [pc, #168]	@ (70003b20 <HAL_RCC_OscConfig+0x66c>)
70003a76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70003a78:	4a29      	ldr	r2, [pc, #164]	@ (70003b20 <HAL_RCC_OscConfig+0x66c>)
70003a7a:	f023 0301 	bic.w	r3, r3, #1
70003a7e:	62d3      	str	r3, [r2, #44]	@ 0x2c

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
70003a80:	f7fd fd14 	bl	700014ac <HAL_GetTick>
70003a84:	6138      	str	r0, [r7, #16]

          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
70003a86:	bf00      	nop
70003a88:	f7fd fd10 	bl	700014ac <HAL_GetTick>
70003a8c:	4602      	mov	r2, r0
70003a8e:	693b      	ldr	r3, [r7, #16]
70003a90:	4293      	cmp	r3, r2
70003a92:	d0f9      	beq.n	70003a88 <HAL_RCC_OscConfig+0x5d4>
          {
            /* Do nothing */
          }

          /* Configure PLL1FRACN */
          __HAL_RCC_PLL1_FRACN_CONFIG(RCC_OscInitStruct->PLL1.PLLFractional);
70003a94:	4b22      	ldr	r3, [pc, #136]	@ (70003b20 <HAL_RCC_OscConfig+0x66c>)
70003a96:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
70003a98:	4b22      	ldr	r3, [pc, #136]	@ (70003b24 <HAL_RCC_OscConfig+0x670>)
70003a9a:	4013      	ands	r3, r2
70003a9c:	687a      	ldr	r2, [r7, #4]
70003a9e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
70003aa0:	00d2      	lsls	r2, r2, #3
70003aa2:	491f      	ldr	r1, [pc, #124]	@ (70003b20 <HAL_RCC_OscConfig+0x66c>)
70003aa4:	4313      	orrs	r3, r2
70003aa6:	634b      	str	r3, [r1, #52]	@ 0x34

          /* Enable PLL1FRACLE to latch new value . */
          __HAL_RCC_PLL1_FRACN_ENABLE();
70003aa8:	4b1d      	ldr	r3, [pc, #116]	@ (70003b20 <HAL_RCC_OscConfig+0x66c>)
70003aaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70003aac:	4a1c      	ldr	r2, [pc, #112]	@ (70003b20 <HAL_RCC_OscConfig+0x66c>)
70003aae:	f043 0301 	orr.w	r3, r3, #1
70003ab2:	62d3      	str	r3, [r2, #44]	@ 0x2c
70003ab4:	e00d      	b.n	70003ad2 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Initialize PLL1T to 1 to use common PLL initialization function */
      RCC_OscInitStruct->PLL1.PLLT = 1U;
70003ab6:	687b      	ldr	r3, [r7, #4]
70003ab8:	2201      	movs	r2, #1
70003aba:	645a      	str	r2, [r3, #68]	@ 0x44
      if (RCC_PLL_Config(RCC_PLL1_CONFIG, &(RCC_OscInitStruct->PLL1)) != HAL_OK)
70003abc:	687b      	ldr	r3, [r7, #4]
70003abe:	3324      	adds	r3, #36	@ 0x24
70003ac0:	4619      	mov	r1, r3
70003ac2:	2000      	movs	r0, #0
70003ac4:	f000 fb56 	bl	70004174 <RCC_PLL_Config>
70003ac8:	4603      	mov	r3, r0
70003aca:	2b00      	cmp	r3, #0
70003acc:	d001      	beq.n	70003ad2 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
70003ace:	2301      	movs	r3, #1
70003ad0:	e022      	b.n	70003b18 <HAL_RCC_OscConfig+0x664>

  /*-------------------------------- PLL2 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL2.PLLState));

  if (RCC_OscInitStruct->PLL2.PLLState != RCC_PLL_NONE)
70003ad2:	687b      	ldr	r3, [r7, #4]
70003ad4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70003ad6:	2b00      	cmp	r3, #0
70003ad8:	d00a      	beq.n	70003af0 <HAL_RCC_OscConfig+0x63c>
  {
    if (RCC_PLL_Config(RCC_PLL2_CONFIG, &(RCC_OscInitStruct->PLL2)) != HAL_OK)
70003ada:	687b      	ldr	r3, [r7, #4]
70003adc:	334c      	adds	r3, #76	@ 0x4c
70003ade:	4619      	mov	r1, r3
70003ae0:	2001      	movs	r0, #1
70003ae2:	f000 fb47 	bl	70004174 <RCC_PLL_Config>
70003ae6:	4603      	mov	r3, r0
70003ae8:	2b00      	cmp	r3, #0
70003aea:	d001      	beq.n	70003af0 <HAL_RCC_OscConfig+0x63c>
    {
      return HAL_ERROR;
70003aec:	2301      	movs	r3, #1
70003aee:	e013      	b.n	70003b18 <HAL_RCC_OscConfig+0x664>

  /*-------------------------------- PLL3 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL3.PLLState));

  if (RCC_OscInitStruct->PLL3.PLLState != RCC_PLL_NONE)
70003af0:	687b      	ldr	r3, [r7, #4]
70003af2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
70003af4:	2b00      	cmp	r3, #0
70003af6:	d00e      	beq.n	70003b16 <HAL_RCC_OscConfig+0x662>
  {
    /* Initialize PLL3T to 1 to use common PLL initialization function */
    RCC_OscInitStruct->PLL3.PLLT = 1U;
70003af8:	687b      	ldr	r3, [r7, #4]
70003afa:	2201      	movs	r2, #1
70003afc:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    if (RCC_PLL_Config(RCC_PLL3_CONFIG, &(RCC_OscInitStruct->PLL3)) != HAL_OK)
70003b00:	687b      	ldr	r3, [r7, #4]
70003b02:	3374      	adds	r3, #116	@ 0x74
70003b04:	4619      	mov	r1, r3
70003b06:	2002      	movs	r0, #2
70003b08:	f000 fb34 	bl	70004174 <RCC_PLL_Config>
70003b0c:	4603      	mov	r3, r0
70003b0e:	2b00      	cmp	r3, #0
70003b10:	d001      	beq.n	70003b16 <HAL_RCC_OscConfig+0x662>
    {
      return HAL_ERROR;
70003b12:	2301      	movs	r3, #1
70003b14:	e000      	b.n	70003b18 <HAL_RCC_OscConfig+0x664>
    }
  }

  return HAL_OK;
70003b16:	2300      	movs	r3, #0
}
70003b18:	4618      	mov	r0, r3
70003b1a:	3720      	adds	r7, #32
70003b1c:	46bd      	mov	sp, r7
70003b1e:	bd80      	pop	{r7, pc}
70003b20:	58024400 	.word	0x58024400
70003b24:	ffff0007 	.word	0xffff0007

70003b28 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
70003b28:	b580      	push	{r7, lr}
70003b2a:	b084      	sub	sp, #16
70003b2c:	af00      	add	r7, sp, #0
70003b2e:	6078      	str	r0, [r7, #4]
70003b30:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
70003b32:	687b      	ldr	r3, [r7, #4]
70003b34:	2b00      	cmp	r3, #0
70003b36:	d101      	bne.n	70003b3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
70003b38:	2301      	movs	r3, #1
70003b3a:	e182      	b.n	70003e42 <HAL_RCC_ClockConfig+0x31a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
70003b3c:	4b8a      	ldr	r3, [pc, #552]	@ (70003d68 <HAL_RCC_ClockConfig+0x240>)
70003b3e:	681b      	ldr	r3, [r3, #0]
70003b40:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
70003b44:	683a      	ldr	r2, [r7, #0]
70003b46:	429a      	cmp	r2, r3
70003b48:	d910      	bls.n	70003b6c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
70003b4a:	4b87      	ldr	r3, [pc, #540]	@ (70003d68 <HAL_RCC_ClockConfig+0x240>)
70003b4c:	681b      	ldr	r3, [r3, #0]
70003b4e:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
70003b52:	4985      	ldr	r1, [pc, #532]	@ (70003d68 <HAL_RCC_ClockConfig+0x240>)
70003b54:	683b      	ldr	r3, [r7, #0]
70003b56:	4313      	orrs	r3, r2
70003b58:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
70003b5a:	4b83      	ldr	r3, [pc, #524]	@ (70003d68 <HAL_RCC_ClockConfig+0x240>)
70003b5c:	681b      	ldr	r3, [r3, #0]
70003b5e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
70003b62:	683a      	ldr	r2, [r7, #0]
70003b64:	429a      	cmp	r2, r3
70003b66:	d001      	beq.n	70003b6c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
70003b68:	2301      	movs	r3, #1
70003b6a:	e16a      	b.n	70003e42 <HAL_RCC_ClockConfig+0x31a>
  }

  /* Increasing the BUS frequency divider ? */

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
70003b6c:	687b      	ldr	r3, [r7, #4]
70003b6e:	681b      	ldr	r3, [r3, #0]
70003b70:	f003 0304 	and.w	r3, r3, #4
70003b74:	2b00      	cmp	r3, #0
70003b76:	d010      	beq.n	70003b9a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->APBCFGR & RCC_APBCFGR_PPRE1))
70003b78:	687b      	ldr	r3, [r7, #4]
70003b7a:	691a      	ldr	r2, [r3, #16]
70003b7c:	4b7b      	ldr	r3, [pc, #492]	@ (70003d6c <HAL_RCC_ClockConfig+0x244>)
70003b7e:	6a1b      	ldr	r3, [r3, #32]
70003b80:	f003 0307 	and.w	r3, r3, #7
70003b84:	429a      	cmp	r2, r3
70003b86:	d908      	bls.n	70003b9a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
70003b88:	4b78      	ldr	r3, [pc, #480]	@ (70003d6c <HAL_RCC_ClockConfig+0x244>)
70003b8a:	6a1b      	ldr	r3, [r3, #32]
70003b8c:	f023 0207 	bic.w	r2, r3, #7
70003b90:	687b      	ldr	r3, [r7, #4]
70003b92:	691b      	ldr	r3, [r3, #16]
70003b94:	4975      	ldr	r1, [pc, #468]	@ (70003d6c <HAL_RCC_ClockConfig+0x244>)
70003b96:	4313      	orrs	r3, r2
70003b98:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
70003b9a:	687b      	ldr	r3, [r7, #4]
70003b9c:	681b      	ldr	r3, [r3, #0]
70003b9e:	f003 0308 	and.w	r3, r3, #8
70003ba2:	2b00      	cmp	r3, #0
70003ba4:	d010      	beq.n	70003bc8 <HAL_RCC_ClockConfig+0xa0>
  {
    assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->APBCFGR & RCC_APBCFGR_PPRE2))
70003ba6:	687b      	ldr	r3, [r7, #4]
70003ba8:	695a      	ldr	r2, [r3, #20]
70003baa:	4b70      	ldr	r3, [pc, #448]	@ (70003d6c <HAL_RCC_ClockConfig+0x244>)
70003bac:	6a1b      	ldr	r3, [r3, #32]
70003bae:	f003 0370 	and.w	r3, r3, #112	@ 0x70
70003bb2:	429a      	cmp	r2, r3
70003bb4:	d908      	bls.n	70003bc8 <HAL_RCC_ClockConfig+0xa0>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
70003bb6:	4b6d      	ldr	r3, [pc, #436]	@ (70003d6c <HAL_RCC_ClockConfig+0x244>)
70003bb8:	6a1b      	ldr	r3, [r3, #32]
70003bba:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
70003bbe:	687b      	ldr	r3, [r7, #4]
70003bc0:	695b      	ldr	r3, [r3, #20]
70003bc2:	496a      	ldr	r1, [pc, #424]	@ (70003d6c <HAL_RCC_ClockConfig+0x244>)
70003bc4:	4313      	orrs	r3, r2
70003bc6:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK4 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK4) == RCC_CLOCKTYPE_PCLK4)
70003bc8:	687b      	ldr	r3, [r7, #4]
70003bca:	681b      	ldr	r3, [r3, #0]
70003bcc:	f003 0310 	and.w	r3, r3, #16
70003bd0:	2b00      	cmp	r3, #0
70003bd2:	d010      	beq.n	70003bf6 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_PCLK4(RCC_ClkInitStruct->APB4CLKDivider));
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->APBCFGR & RCC_APBCFGR_PPRE4))
70003bd4:	687b      	ldr	r3, [r7, #4]
70003bd6:	699a      	ldr	r2, [r3, #24]
70003bd8:	4b64      	ldr	r3, [pc, #400]	@ (70003d6c <HAL_RCC_ClockConfig+0x244>)
70003bda:	6a1b      	ldr	r3, [r3, #32]
70003bdc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
70003be0:	429a      	cmp	r2, r3
70003be2:	d908      	bls.n	70003bf6 <HAL_RCC_ClockConfig+0xce>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE4, (RCC_ClkInitStruct->APB4CLKDivider));
70003be4:	4b61      	ldr	r3, [pc, #388]	@ (70003d6c <HAL_RCC_ClockConfig+0x244>)
70003be6:	6a1b      	ldr	r3, [r3, #32]
70003be8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
70003bec:	687b      	ldr	r3, [r7, #4]
70003bee:	699b      	ldr	r3, [r3, #24]
70003bf0:	495e      	ldr	r1, [pc, #376]	@ (70003d6c <HAL_RCC_ClockConfig+0x244>)
70003bf2:	4313      	orrs	r3, r2
70003bf4:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK5 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK5) == RCC_CLOCKTYPE_PCLK5)
70003bf6:	687b      	ldr	r3, [r7, #4]
70003bf8:	681b      	ldr	r3, [r3, #0]
70003bfa:	f003 0320 	and.w	r3, r3, #32
70003bfe:	2b00      	cmp	r3, #0
70003c00:	d010      	beq.n	70003c24 <HAL_RCC_ClockConfig+0xfc>
  {
    assert_param(IS_RCC_PCLK5(RCC_ClkInitStruct->APB5CLKDivider));
    if ((RCC_ClkInitStruct->APB5CLKDivider) > (RCC->APBCFGR & RCC_APBCFGR_PPRE5))
70003c02:	687b      	ldr	r3, [r7, #4]
70003c04:	69da      	ldr	r2, [r3, #28]
70003c06:	4b59      	ldr	r3, [pc, #356]	@ (70003d6c <HAL_RCC_ClockConfig+0x244>)
70003c08:	6a1b      	ldr	r3, [r3, #32]
70003c0a:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
70003c0e:	429a      	cmp	r2, r3
70003c10:	d908      	bls.n	70003c24 <HAL_RCC_ClockConfig+0xfc>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE5, (RCC_ClkInitStruct->APB5CLKDivider));
70003c12:	4b56      	ldr	r3, [pc, #344]	@ (70003d6c <HAL_RCC_ClockConfig+0x244>)
70003c14:	6a1b      	ldr	r3, [r3, #32]
70003c16:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
70003c1a:	687b      	ldr	r3, [r7, #4]
70003c1c:	69db      	ldr	r3, [r3, #28]
70003c1e:	4953      	ldr	r1, [pc, #332]	@ (70003d6c <HAL_RCC_ClockConfig+0x244>)
70003c20:	4313      	orrs	r3, r2
70003c22:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
70003c24:	687b      	ldr	r3, [r7, #4]
70003c26:	681b      	ldr	r3, [r3, #0]
70003c28:	f003 0302 	and.w	r3, r3, #2
70003c2c:	2b00      	cmp	r3, #0
70003c2e:	d010      	beq.n	70003c52 <HAL_RCC_ClockConfig+0x12a>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->BMCFGR & RCC_BMCFGR_BMPRE))
70003c30:	687b      	ldr	r3, [r7, #4]
70003c32:	68da      	ldr	r2, [r3, #12]
70003c34:	4b4d      	ldr	r3, [pc, #308]	@ (70003d6c <HAL_RCC_ClockConfig+0x244>)
70003c36:	69db      	ldr	r3, [r3, #28]
70003c38:	f003 030f 	and.w	r3, r3, #15
70003c3c:	429a      	cmp	r2, r3
70003c3e:	d908      	bls.n	70003c52 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      MODIFY_REG(RCC->BMCFGR, RCC_BMCFGR_BMPRE, RCC_ClkInitStruct->AHBCLKDivider);
70003c40:	4b4a      	ldr	r3, [pc, #296]	@ (70003d6c <HAL_RCC_ClockConfig+0x244>)
70003c42:	69db      	ldr	r3, [r3, #28]
70003c44:	f023 020f 	bic.w	r2, r3, #15
70003c48:	687b      	ldr	r3, [r7, #4]
70003c4a:	68db      	ldr	r3, [r3, #12]
70003c4c:	4947      	ldr	r1, [pc, #284]	@ (70003d6c <HAL_RCC_ClockConfig+0x244>)
70003c4e:	4313      	orrs	r3, r2
70003c50:	61cb      	str	r3, [r1, #28]
    }
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if ((RCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
70003c52:	687b      	ldr	r3, [r7, #4]
70003c54:	681b      	ldr	r3, [r3, #0]
70003c56:	f003 0301 	and.w	r3, r3, #1
70003c5a:	2b00      	cmp	r3, #0
70003c5c:	d055      	beq.n	70003d0a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    MODIFY_REG(RCC->CDCFGR, RCC_CDCFGR_CPRE, RCC_ClkInitStruct->SYSCLKDivider);
70003c5e:	4b43      	ldr	r3, [pc, #268]	@ (70003d6c <HAL_RCC_ClockConfig+0x244>)
70003c60:	699b      	ldr	r3, [r3, #24]
70003c62:	f023 020f 	bic.w	r2, r3, #15
70003c66:	687b      	ldr	r3, [r7, #4]
70003c68:	689b      	ldr	r3, [r3, #8]
70003c6a:	4940      	ldr	r1, [pc, #256]	@ (70003d6c <HAL_RCC_ClockConfig+0x244>)
70003c6c:	4313      	orrs	r3, r2
70003c6e:	618b      	str	r3, [r1, #24]

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
70003c70:	687b      	ldr	r3, [r7, #4]
70003c72:	685b      	ldr	r3, [r3, #4]
70003c74:	2b02      	cmp	r3, #2
70003c76:	d107      	bne.n	70003c88 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
70003c78:	4b3c      	ldr	r3, [pc, #240]	@ (70003d6c <HAL_RCC_ClockConfig+0x244>)
70003c7a:	681b      	ldr	r3, [r3, #0]
70003c7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70003c80:	2b00      	cmp	r3, #0
70003c82:	d121      	bne.n	70003cc8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
70003c84:	2301      	movs	r3, #1
70003c86:	e0dc      	b.n	70003e42 <HAL_RCC_ClockConfig+0x31a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
70003c88:	687b      	ldr	r3, [r7, #4]
70003c8a:	685b      	ldr	r3, [r3, #4]
70003c8c:	2b03      	cmp	r3, #3
70003c8e:	d107      	bne.n	70003ca0 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
70003c90:	4b36      	ldr	r3, [pc, #216]	@ (70003d6c <HAL_RCC_ClockConfig+0x244>)
70003c92:	681b      	ldr	r3, [r3, #0]
70003c94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
70003c98:	2b00      	cmp	r3, #0
70003c9a:	d115      	bne.n	70003cc8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
70003c9c:	2301      	movs	r3, #1
70003c9e:	e0d0      	b.n	70003e42 <HAL_RCC_ClockConfig+0x31a>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
70003ca0:	687b      	ldr	r3, [r7, #4]
70003ca2:	685b      	ldr	r3, [r3, #4]
70003ca4:	2b01      	cmp	r3, #1
70003ca6:	d107      	bne.n	70003cb8 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
70003ca8:	4b30      	ldr	r3, [pc, #192]	@ (70003d6c <HAL_RCC_ClockConfig+0x244>)
70003caa:	681b      	ldr	r3, [r3, #0]
70003cac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70003cb0:	2b00      	cmp	r3, #0
70003cb2:	d109      	bne.n	70003cc8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
70003cb4:	2301      	movs	r3, #1
70003cb6:	e0c4      	b.n	70003e42 <HAL_RCC_ClockConfig+0x31a>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
70003cb8:	4b2c      	ldr	r3, [pc, #176]	@ (70003d6c <HAL_RCC_ClockConfig+0x244>)
70003cba:	681b      	ldr	r3, [r3, #0]
70003cbc:	f003 0304 	and.w	r3, r3, #4
70003cc0:	2b00      	cmp	r3, #0
70003cc2:	d101      	bne.n	70003cc8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
70003cc4:	2301      	movs	r3, #1
70003cc6:	e0bc      	b.n	70003e42 <HAL_RCC_ClockConfig+0x31a>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
70003cc8:	4b28      	ldr	r3, [pc, #160]	@ (70003d6c <HAL_RCC_ClockConfig+0x244>)
70003cca:	691b      	ldr	r3, [r3, #16]
70003ccc:	f023 0207 	bic.w	r2, r3, #7
70003cd0:	687b      	ldr	r3, [r7, #4]
70003cd2:	685b      	ldr	r3, [r3, #4]
70003cd4:	4925      	ldr	r1, [pc, #148]	@ (70003d6c <HAL_RCC_ClockConfig+0x244>)
70003cd6:	4313      	orrs	r3, r2
70003cd8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
70003cda:	f7fd fbe7 	bl	700014ac <HAL_GetTick>
70003cde:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
70003ce0:	e00a      	b.n	70003cf8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
70003ce2:	f7fd fbe3 	bl	700014ac <HAL_GetTick>
70003ce6:	4602      	mov	r2, r0
70003ce8:	68fb      	ldr	r3, [r7, #12]
70003cea:	1ad3      	subs	r3, r2, r3
70003cec:	f241 3288 	movw	r2, #5000	@ 0x1388
70003cf0:	4293      	cmp	r3, r2
70003cf2:	d901      	bls.n	70003cf8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
70003cf4:	2303      	movs	r3, #3
70003cf6:	e0a4      	b.n	70003e42 <HAL_RCC_ClockConfig+0x31a>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
70003cf8:	4b1c      	ldr	r3, [pc, #112]	@ (70003d6c <HAL_RCC_ClockConfig+0x244>)
70003cfa:	691b      	ldr	r3, [r3, #16]
70003cfc:	f003 0238 	and.w	r2, r3, #56	@ 0x38
70003d00:	687b      	ldr	r3, [r7, #4]
70003d02:	685b      	ldr	r3, [r3, #4]
70003d04:	00db      	lsls	r3, r3, #3
70003d06:	429a      	cmp	r2, r3
70003d08:	d1eb      	bne.n	70003ce2 <HAL_RCC_ClockConfig+0x1ba>
  }

  /* Decreasing the BUS frequency divider ? */

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
70003d0a:	687b      	ldr	r3, [r7, #4]
70003d0c:	681b      	ldr	r3, [r3, #0]
70003d0e:	f003 0302 	and.w	r3, r3, #2
70003d12:	2b00      	cmp	r3, #0
70003d14:	d010      	beq.n	70003d38 <HAL_RCC_ClockConfig+0x210>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->BMCFGR & RCC_BMCFGR_BMPRE))
70003d16:	687b      	ldr	r3, [r7, #4]
70003d18:	68da      	ldr	r2, [r3, #12]
70003d1a:	4b14      	ldr	r3, [pc, #80]	@ (70003d6c <HAL_RCC_ClockConfig+0x244>)
70003d1c:	69db      	ldr	r3, [r3, #28]
70003d1e:	f003 030f 	and.w	r3, r3, #15
70003d22:	429a      	cmp	r2, r3
70003d24:	d208      	bcs.n	70003d38 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      MODIFY_REG(RCC->BMCFGR, RCC_BMCFGR_BMPRE, RCC_ClkInitStruct->AHBCLKDivider);
70003d26:	4b11      	ldr	r3, [pc, #68]	@ (70003d6c <HAL_RCC_ClockConfig+0x244>)
70003d28:	69db      	ldr	r3, [r3, #28]
70003d2a:	f023 020f 	bic.w	r2, r3, #15
70003d2e:	687b      	ldr	r3, [r7, #4]
70003d30:	68db      	ldr	r3, [r3, #12]
70003d32:	490e      	ldr	r1, [pc, #56]	@ (70003d6c <HAL_RCC_ClockConfig+0x244>)
70003d34:	4313      	orrs	r3, r2
70003d36:	61cb      	str	r3, [r1, #28]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
70003d38:	4b0b      	ldr	r3, [pc, #44]	@ (70003d68 <HAL_RCC_ClockConfig+0x240>)
70003d3a:	681b      	ldr	r3, [r3, #0]
70003d3c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
70003d40:	683a      	ldr	r2, [r7, #0]
70003d42:	429a      	cmp	r2, r3
70003d44:	d214      	bcs.n	70003d70 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
70003d46:	4b08      	ldr	r3, [pc, #32]	@ (70003d68 <HAL_RCC_ClockConfig+0x240>)
70003d48:	681b      	ldr	r3, [r3, #0]
70003d4a:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
70003d4e:	4906      	ldr	r1, [pc, #24]	@ (70003d68 <HAL_RCC_ClockConfig+0x240>)
70003d50:	683b      	ldr	r3, [r7, #0]
70003d52:	4313      	orrs	r3, r2
70003d54:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
70003d56:	4b04      	ldr	r3, [pc, #16]	@ (70003d68 <HAL_RCC_ClockConfig+0x240>)
70003d58:	681b      	ldr	r3, [r3, #0]
70003d5a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
70003d5e:	683a      	ldr	r2, [r7, #0]
70003d60:	429a      	cmp	r2, r3
70003d62:	d005      	beq.n	70003d70 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
70003d64:	2301      	movs	r3, #1
70003d66:	e06c      	b.n	70003e42 <HAL_RCC_ClockConfig+0x31a>
70003d68:	52002000 	.word	0x52002000
70003d6c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
70003d70:	687b      	ldr	r3, [r7, #4]
70003d72:	681b      	ldr	r3, [r3, #0]
70003d74:	f003 0304 	and.w	r3, r3, #4
70003d78:	2b00      	cmp	r3, #0
70003d7a:	d010      	beq.n	70003d9e <HAL_RCC_ClockConfig+0x276>
  {
    assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->APBCFGR & RCC_APBCFGR_PPRE1))
70003d7c:	687b      	ldr	r3, [r7, #4]
70003d7e:	691a      	ldr	r2, [r3, #16]
70003d80:	4b32      	ldr	r3, [pc, #200]	@ (70003e4c <HAL_RCC_ClockConfig+0x324>)
70003d82:	6a1b      	ldr	r3, [r3, #32]
70003d84:	f003 0307 	and.w	r3, r3, #7
70003d88:	429a      	cmp	r2, r3
70003d8a:	d208      	bcs.n	70003d9e <HAL_RCC_ClockConfig+0x276>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
70003d8c:	4b2f      	ldr	r3, [pc, #188]	@ (70003e4c <HAL_RCC_ClockConfig+0x324>)
70003d8e:	6a1b      	ldr	r3, [r3, #32]
70003d90:	f023 0207 	bic.w	r2, r3, #7
70003d94:	687b      	ldr	r3, [r7, #4]
70003d96:	691b      	ldr	r3, [r3, #16]
70003d98:	492c      	ldr	r1, [pc, #176]	@ (70003e4c <HAL_RCC_ClockConfig+0x324>)
70003d9a:	4313      	orrs	r3, r2
70003d9c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
70003d9e:	687b      	ldr	r3, [r7, #4]
70003da0:	681b      	ldr	r3, [r3, #0]
70003da2:	f003 0308 	and.w	r3, r3, #8
70003da6:	2b00      	cmp	r3, #0
70003da8:	d010      	beq.n	70003dcc <HAL_RCC_ClockConfig+0x2a4>
  {
    assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->APBCFGR & RCC_APBCFGR_PPRE2))
70003daa:	687b      	ldr	r3, [r7, #4]
70003dac:	695a      	ldr	r2, [r3, #20]
70003dae:	4b27      	ldr	r3, [pc, #156]	@ (70003e4c <HAL_RCC_ClockConfig+0x324>)
70003db0:	6a1b      	ldr	r3, [r3, #32]
70003db2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
70003db6:	429a      	cmp	r2, r3
70003db8:	d208      	bcs.n	70003dcc <HAL_RCC_ClockConfig+0x2a4>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
70003dba:	4b24      	ldr	r3, [pc, #144]	@ (70003e4c <HAL_RCC_ClockConfig+0x324>)
70003dbc:	6a1b      	ldr	r3, [r3, #32]
70003dbe:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
70003dc2:	687b      	ldr	r3, [r7, #4]
70003dc4:	695b      	ldr	r3, [r3, #20]
70003dc6:	4921      	ldr	r1, [pc, #132]	@ (70003e4c <HAL_RCC_ClockConfig+0x324>)
70003dc8:	4313      	orrs	r3, r2
70003dca:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK4 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK4) == RCC_CLOCKTYPE_PCLK4)
70003dcc:	687b      	ldr	r3, [r7, #4]
70003dce:	681b      	ldr	r3, [r3, #0]
70003dd0:	f003 0310 	and.w	r3, r3, #16
70003dd4:	2b00      	cmp	r3, #0
70003dd6:	d010      	beq.n	70003dfa <HAL_RCC_ClockConfig+0x2d2>
  {
    assert_param(IS_RCC_PCLK4(RCC_ClkInitStruct->APB4CLKDivider));
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->APBCFGR & RCC_APBCFGR_PPRE4))
70003dd8:	687b      	ldr	r3, [r7, #4]
70003dda:	699a      	ldr	r2, [r3, #24]
70003ddc:	4b1b      	ldr	r3, [pc, #108]	@ (70003e4c <HAL_RCC_ClockConfig+0x324>)
70003dde:	6a1b      	ldr	r3, [r3, #32]
70003de0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
70003de4:	429a      	cmp	r2, r3
70003de6:	d208      	bcs.n	70003dfa <HAL_RCC_ClockConfig+0x2d2>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE4, (RCC_ClkInitStruct->APB4CLKDivider));
70003de8:	4b18      	ldr	r3, [pc, #96]	@ (70003e4c <HAL_RCC_ClockConfig+0x324>)
70003dea:	6a1b      	ldr	r3, [r3, #32]
70003dec:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
70003df0:	687b      	ldr	r3, [r7, #4]
70003df2:	699b      	ldr	r3, [r3, #24]
70003df4:	4915      	ldr	r1, [pc, #84]	@ (70003e4c <HAL_RCC_ClockConfig+0x324>)
70003df6:	4313      	orrs	r3, r2
70003df8:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK5 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK5) == RCC_CLOCKTYPE_PCLK5)
70003dfa:	687b      	ldr	r3, [r7, #4]
70003dfc:	681b      	ldr	r3, [r3, #0]
70003dfe:	f003 0320 	and.w	r3, r3, #32
70003e02:	2b00      	cmp	r3, #0
70003e04:	d010      	beq.n	70003e28 <HAL_RCC_ClockConfig+0x300>
  {
    assert_param(IS_RCC_PCLK5(RCC_ClkInitStruct->APB5CLKDivider));
    if ((RCC_ClkInitStruct->APB5CLKDivider) < (RCC->APBCFGR & RCC_APBCFGR_PPRE5))
70003e06:	687b      	ldr	r3, [r7, #4]
70003e08:	69da      	ldr	r2, [r3, #28]
70003e0a:	4b10      	ldr	r3, [pc, #64]	@ (70003e4c <HAL_RCC_ClockConfig+0x324>)
70003e0c:	6a1b      	ldr	r3, [r3, #32]
70003e0e:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
70003e12:	429a      	cmp	r2, r3
70003e14:	d208      	bcs.n	70003e28 <HAL_RCC_ClockConfig+0x300>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE5, (RCC_ClkInitStruct->APB5CLKDivider));
70003e16:	4b0d      	ldr	r3, [pc, #52]	@ (70003e4c <HAL_RCC_ClockConfig+0x324>)
70003e18:	6a1b      	ldr	r3, [r3, #32]
70003e1a:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
70003e1e:	687b      	ldr	r3, [r7, #4]
70003e20:	69db      	ldr	r3, [r3, #28]
70003e22:	490a      	ldr	r1, [pc, #40]	@ (70003e4c <HAL_RCC_ClockConfig+0x324>)
70003e24:	4313      	orrs	r3, r2
70003e26:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable with the System CPU clock */
  SystemCoreClock = HAL_RCC_GetSysClockFreq();
70003e28:	f000 f816 	bl	70003e58 <HAL_RCC_GetSysClockFreq>
70003e2c:	4603      	mov	r3, r0
70003e2e:	4a08      	ldr	r2, [pc, #32]	@ (70003e50 <HAL_RCC_ClockConfig+0x328>)
70003e30:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
70003e32:	4b08      	ldr	r3, [pc, #32]	@ (70003e54 <HAL_RCC_ClockConfig+0x32c>)
70003e34:	681b      	ldr	r3, [r3, #0]
70003e36:	4618      	mov	r0, r3
70003e38:	f7fd fae8 	bl	7000140c <HAL_InitTick>
70003e3c:	4603      	mov	r3, r0
70003e3e:	72fb      	strb	r3, [r7, #11]

  return halstatus;
70003e40:	7afb      	ldrb	r3, [r7, #11]
}
70003e42:	4618      	mov	r0, r3
70003e44:	3710      	adds	r7, #16
70003e46:	46bd      	mov	sp, r7
70003e48:	bd80      	pop	{r7, pc}
70003e4a:	bf00      	nop
70003e4c:	58024400 	.word	0x58024400
70003e50:	24000004 	.word	0x24000004
70003e54:	2400012c 	.word	0x2400012c

70003e58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
70003e58:	b480      	push	{r7}
70003e5a:	b08b      	sub	sp, #44	@ 0x2c
70003e5c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t prescaler;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
70003e5e:	4baa      	ldr	r3, [pc, #680]	@ (70004108 <HAL_RCC_GetSysClockFreq+0x2b0>)
70003e60:	691b      	ldr	r3, [r3, #16]
70003e62:	f003 0338 	and.w	r3, r3, #56	@ 0x38
70003e66:	2b18      	cmp	r3, #24
70003e68:	f200 8136 	bhi.w	700040d8 <HAL_RCC_GetSysClockFreq+0x280>
70003e6c:	a201      	add	r2, pc, #4	@ (adr r2, 70003e74 <HAL_RCC_GetSysClockFreq+0x1c>)
70003e6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70003e72:	bf00      	nop
70003e74:	70003ed9 	.word	0x70003ed9
70003e78:	700040d9 	.word	0x700040d9
70003e7c:	700040d9 	.word	0x700040d9
70003e80:	700040d9 	.word	0x700040d9
70003e84:	700040d9 	.word	0x700040d9
70003e88:	700040d9 	.word	0x700040d9
70003e8c:	700040d9 	.word	0x700040d9
70003e90:	700040d9 	.word	0x700040d9
70003e94:	70003eff 	.word	0x70003eff
70003e98:	700040d9 	.word	0x700040d9
70003e9c:	700040d9 	.word	0x700040d9
70003ea0:	700040d9 	.word	0x700040d9
70003ea4:	700040d9 	.word	0x700040d9
70003ea8:	700040d9 	.word	0x700040d9
70003eac:	700040d9 	.word	0x700040d9
70003eb0:	700040d9 	.word	0x700040d9
70003eb4:	70003f05 	.word	0x70003f05
70003eb8:	700040d9 	.word	0x700040d9
70003ebc:	700040d9 	.word	0x700040d9
70003ec0:	700040d9 	.word	0x700040d9
70003ec4:	700040d9 	.word	0x700040d9
70003ec8:	700040d9 	.word	0x700040d9
70003ecc:	700040d9 	.word	0x700040d9
70003ed0:	700040d9 	.word	0x700040d9
70003ed4:	70003f0b 	.word	0x70003f0b
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */

      if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
70003ed8:	4b8b      	ldr	r3, [pc, #556]	@ (70004108 <HAL_RCC_GetSysClockFreq+0x2b0>)
70003eda:	681b      	ldr	r3, [r3, #0]
70003edc:	f003 0320 	and.w	r3, r3, #32
70003ee0:	2b00      	cmp	r3, #0
70003ee2:	d009      	beq.n	70003ef8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
70003ee4:	4b88      	ldr	r3, [pc, #544]	@ (70004108 <HAL_RCC_GetSysClockFreq+0x2b0>)
70003ee6:	681b      	ldr	r3, [r3, #0]
70003ee8:	08db      	lsrs	r3, r3, #3
70003eea:	f003 0303 	and.w	r3, r3, #3
70003eee:	4a87      	ldr	r2, [pc, #540]	@ (7000410c <HAL_RCC_GetSysClockFreq+0x2b4>)
70003ef0:	fa22 f303 	lsr.w	r3, r2, r3
70003ef4:	623b      	str	r3, [r7, #32]
      {
        /* Can't retrieve HSIDIV value */
        sysclockfreq = 0U;
      }

      break;
70003ef6:	e0f2      	b.n	700040de <HAL_RCC_GetSysClockFreq+0x286>
        sysclockfreq = 0U;
70003ef8:	2300      	movs	r3, #0
70003efa:	623b      	str	r3, [r7, #32]
      break;
70003efc:	e0ef      	b.n	700040de <HAL_RCC_GetSysClockFreq+0x286>

    case RCC_SYSCLKSOURCE_STATUS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
70003efe:	4b84      	ldr	r3, [pc, #528]	@ (70004110 <HAL_RCC_GetSysClockFreq+0x2b8>)
70003f00:	623b      	str	r3, [r7, #32]
      break;
70003f02:	e0ec      	b.n	700040de <HAL_RCC_GetSysClockFreq+0x286>

    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
70003f04:	4b83      	ldr	r3, [pc, #524]	@ (70004114 <HAL_RCC_GetSysClockFreq+0x2bc>)
70003f06:	623b      	str	r3, [r7, #32]
      break;
70003f08:	e0e9      	b.n	700040de <HAL_RCC_GetSysClockFreq+0x286>
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
70003f0a:	4b7f      	ldr	r3, [pc, #508]	@ (70004108 <HAL_RCC_GetSysClockFreq+0x2b0>)
70003f0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70003f0e:	f003 0303 	and.w	r3, r3, #3
70003f12:	61fb      	str	r3, [r7, #28]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos)  ;
70003f14:	4b7c      	ldr	r3, [pc, #496]	@ (70004108 <HAL_RCC_GetSysClockFreq+0x2b0>)
70003f16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70003f18:	091b      	lsrs	r3, r3, #4
70003f1a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
70003f1e:	61bb      	str	r3, [r7, #24]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
70003f20:	4b79      	ldr	r3, [pc, #484]	@ (70004108 <HAL_RCC_GetSysClockFreq+0x2b0>)
70003f22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70003f24:	f003 0301 	and.w	r3, r3, #1
70003f28:	617b      	str	r3, [r7, #20]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN) >> 3));
70003f2a:	4b77      	ldr	r3, [pc, #476]	@ (70004108 <HAL_RCC_GetSysClockFreq+0x2b0>)
70003f2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70003f2e:	08db      	lsrs	r3, r3, #3
70003f30:	f3c3 030c 	ubfx	r3, r3, #0, #13
70003f34:	697a      	ldr	r2, [r7, #20]
70003f36:	fb02 f303 	mul.w	r3, r2, r3
70003f3a:	ee07 3a90 	vmov	s15, r3
70003f3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
70003f42:	edc7 7a04 	vstr	s15, [r7, #16]

      if (pllm != 0U)
70003f46:	69bb      	ldr	r3, [r7, #24]
70003f48:	2b00      	cmp	r3, #0
70003f4a:	f000 80c2 	beq.w	700040d2 <HAL_RCC_GetSysClockFreq+0x27a>
      {
        switch (pllsource)
70003f4e:	69fb      	ldr	r3, [r7, #28]
70003f50:	2b02      	cmp	r3, #2
70003f52:	d064      	beq.n	7000401e <HAL_RCC_GetSysClockFreq+0x1c6>
70003f54:	69fb      	ldr	r3, [r7, #28]
70003f56:	2b02      	cmp	r3, #2
70003f58:	f200 8083 	bhi.w	70004062 <HAL_RCC_GetSysClockFreq+0x20a>
70003f5c:	69fb      	ldr	r3, [r7, #28]
70003f5e:	2b00      	cmp	r3, #0
70003f60:	d003      	beq.n	70003f6a <HAL_RCC_GetSysClockFreq+0x112>
70003f62:	69fb      	ldr	r3, [r7, #28]
70003f64:	2b01      	cmp	r3, #1
70003f66:	d038      	beq.n	70003fda <HAL_RCC_GetSysClockFreq+0x182>
70003f68:	e07b      	b.n	70004062 <HAL_RCC_GetSysClockFreq+0x20a>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
70003f6a:	4b67      	ldr	r3, [pc, #412]	@ (70004108 <HAL_RCC_GetSysClockFreq+0x2b0>)
70003f6c:	681b      	ldr	r3, [r3, #0]
70003f6e:	f003 0320 	and.w	r3, r3, #32
70003f72:	2b00      	cmp	r3, #0
70003f74:	d02d      	beq.n	70003fd2 <HAL_RCC_GetSysClockFreq+0x17a>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
70003f76:	4b64      	ldr	r3, [pc, #400]	@ (70004108 <HAL_RCC_GetSysClockFreq+0x2b0>)
70003f78:	681b      	ldr	r3, [r3, #0]
70003f7a:	08db      	lsrs	r3, r3, #3
70003f7c:	f003 0303 	and.w	r3, r3, #3
70003f80:	4a62      	ldr	r2, [pc, #392]	@ (7000410c <HAL_RCC_GetSysClockFreq+0x2b4>)
70003f82:	fa22 f303 	lsr.w	r3, r2, r3
70003f86:	60fb      	str	r3, [r7, #12]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
70003f88:	68fb      	ldr	r3, [r7, #12]
70003f8a:	ee07 3a90 	vmov	s15, r3
70003f8e:	eef8 6a67 	vcvt.f32.u32	s13, s15
70003f92:	69bb      	ldr	r3, [r7, #24]
70003f94:	ee07 3a90 	vmov	s15, r3
70003f98:	eef8 7a67 	vcvt.f32.u32	s15, s15
70003f9c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
70003fa0:	4b59      	ldr	r3, [pc, #356]	@ (70004108 <HAL_RCC_GetSysClockFreq+0x2b0>)
70003fa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70003fa4:	f3c3 0308 	ubfx	r3, r3, #0, #9
70003fa8:	ee07 3a90 	vmov	s15, r3
70003fac:	eef8 6a67 	vcvt.f32.u32	s13, s15
70003fb0:	ed97 6a04 	vldr	s12, [r7, #16]
70003fb4:	eddf 5a58 	vldr	s11, [pc, #352]	@ 70004118 <HAL_RCC_GetSysClockFreq+0x2c0>
70003fb8:	eec6 7a25 	vdiv.f32	s15, s12, s11
70003fbc:	ee76 7aa7 	vadd.f32	s15, s13, s15
70003fc0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
70003fc4:	ee77 7aa6 	vadd.f32	s15, s15, s13
70003fc8:	ee67 7a27 	vmul.f32	s15, s14, s15
70003fcc:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            else
            {
              /* Can't retrieve HSIDIV value */
              pllvco = (float_t)0;
            }
            break;
70003fd0:	e069      	b.n	700040a6 <HAL_RCC_GetSysClockFreq+0x24e>
              pllvco = (float_t)0;
70003fd2:	f04f 0300 	mov.w	r3, #0
70003fd6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
70003fd8:	e065      	b.n	700040a6 <HAL_RCC_GetSysClockFreq+0x24e>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
70003fda:	69bb      	ldr	r3, [r7, #24]
70003fdc:	ee07 3a90 	vmov	s15, r3
70003fe0:	eef8 7a67 	vcvt.f32.u32	s15, s15
70003fe4:	eddf 6a4d 	vldr	s13, [pc, #308]	@ 7000411c <HAL_RCC_GetSysClockFreq+0x2c4>
70003fe8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
70003fec:	4b46      	ldr	r3, [pc, #280]	@ (70004108 <HAL_RCC_GetSysClockFreq+0x2b0>)
70003fee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70003ff0:	f3c3 0308 	ubfx	r3, r3, #0, #9
70003ff4:	ee07 3a90 	vmov	s15, r3
70003ff8:	eef8 6a67 	vcvt.f32.u32	s13, s15
70003ffc:	ed97 6a04 	vldr	s12, [r7, #16]
70004000:	eddf 5a45 	vldr	s11, [pc, #276]	@ 70004118 <HAL_RCC_GetSysClockFreq+0x2c0>
70004004:	eec6 7a25 	vdiv.f32	s15, s12, s11
70004008:	ee76 7aa7 	vadd.f32	s15, s13, s15
7000400c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
70004010:	ee77 7aa6 	vadd.f32	s15, s15, s13
70004014:	ee67 7a27 	vmul.f32	s15, s14, s15
70004018:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            break;
7000401c:	e043      	b.n	700040a6 <HAL_RCC_GetSysClockFreq+0x24e>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
7000401e:	69bb      	ldr	r3, [r7, #24]
70004020:	ee07 3a90 	vmov	s15, r3
70004024:	eef8 7a67 	vcvt.f32.u32	s15, s15
70004028:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 70004120 <HAL_RCC_GetSysClockFreq+0x2c8>
7000402c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
70004030:	4b35      	ldr	r3, [pc, #212]	@ (70004108 <HAL_RCC_GetSysClockFreq+0x2b0>)
70004032:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70004034:	f3c3 0308 	ubfx	r3, r3, #0, #9
70004038:	ee07 3a90 	vmov	s15, r3
7000403c:	eef8 6a67 	vcvt.f32.u32	s13, s15
70004040:	ed97 6a04 	vldr	s12, [r7, #16]
70004044:	eddf 5a34 	vldr	s11, [pc, #208]	@ 70004118 <HAL_RCC_GetSysClockFreq+0x2c0>
70004048:	eec6 7a25 	vdiv.f32	s15, s12, s11
7000404c:	ee76 7aa7 	vadd.f32	s15, s13, s15
70004050:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
70004054:	ee77 7aa6 	vadd.f32	s15, s15, s13
70004058:	ee67 7a27 	vmul.f32	s15, s14, s15
7000405c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            break;
70004060:	e021      	b.n	700040a6 <HAL_RCC_GetSysClockFreq+0x24e>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
70004062:	69bb      	ldr	r3, [r7, #24]
70004064:	ee07 3a90 	vmov	s15, r3
70004068:	eef8 7a67 	vcvt.f32.u32	s15, s15
7000406c:	eddf 6a2b 	vldr	s13, [pc, #172]	@ 7000411c <HAL_RCC_GetSysClockFreq+0x2c4>
70004070:	ee86 7aa7 	vdiv.f32	s14, s13, s15
70004074:	4b24      	ldr	r3, [pc, #144]	@ (70004108 <HAL_RCC_GetSysClockFreq+0x2b0>)
70004076:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70004078:	f3c3 0308 	ubfx	r3, r3, #0, #9
7000407c:	ee07 3a90 	vmov	s15, r3
70004080:	eef8 6a67 	vcvt.f32.u32	s13, s15
70004084:	ed97 6a04 	vldr	s12, [r7, #16]
70004088:	eddf 5a23 	vldr	s11, [pc, #140]	@ 70004118 <HAL_RCC_GetSysClockFreq+0x2c0>
7000408c:	eec6 7a25 	vdiv.f32	s15, s12, s11
70004090:	ee76 7aa7 	vadd.f32	s15, s13, s15
70004094:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
70004098:	ee77 7aa6 	vadd.f32	s15, s15, s13
7000409c:	ee67 7a27 	vmul.f32	s15, s14, s15
700040a0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            break;
700040a4:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVP) >> RCC_PLL1DIVR1_DIVP_Pos) + 1U) ;
700040a6:	4b18      	ldr	r3, [pc, #96]	@ (70004108 <HAL_RCC_GetSysClockFreq+0x2b0>)
700040a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
700040aa:	0a5b      	lsrs	r3, r3, #9
700040ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
700040b0:	3301      	adds	r3, #1
700040b2:	60bb      	str	r3, [r7, #8]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
700040b4:	68bb      	ldr	r3, [r7, #8]
700040b6:	ee07 3a90 	vmov	s15, r3
700040ba:	eeb8 7a67 	vcvt.f32.u32	s14, s15
700040be:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
700040c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
700040c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
700040ca:	ee17 3a90 	vmov	r3, s15
700040ce:	623b      	str	r3, [r7, #32]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
700040d0:	e005      	b.n	700040de <HAL_RCC_GetSysClockFreq+0x286>
        sysclockfreq = 0U;
700040d2:	2300      	movs	r3, #0
700040d4:	623b      	str	r3, [r7, #32]
      break;
700040d6:	e002      	b.n	700040de <HAL_RCC_GetSysClockFreq+0x286>

    default:
      sysclockfreq = CSI_VALUE;
700040d8:	4b0d      	ldr	r3, [pc, #52]	@ (70004110 <HAL_RCC_GetSysClockFreq+0x2b8>)
700040da:	623b      	str	r3, [r7, #32]
      break;
700040dc:	bf00      	nop
  }

  prescaler = RCC->CDCFGR & RCC_CDCFGR_CPRE;
700040de:	4b0a      	ldr	r3, [pc, #40]	@ (70004108 <HAL_RCC_GetSysClockFreq+0x2b0>)
700040e0:	699b      	ldr	r3, [r3, #24]
700040e2:	f003 030f 	and.w	r3, r3, #15
700040e6:	607b      	str	r3, [r7, #4]
  if (prescaler >= 8U)
700040e8:	687b      	ldr	r3, [r7, #4]
700040ea:	2b07      	cmp	r3, #7
700040ec:	d905      	bls.n	700040fa <HAL_RCC_GetSysClockFreq+0x2a2>
  {
    sysclockfreq = sysclockfreq >> (prescaler - RCC_CDCFGR_CPRE_3 + 1U);
700040ee:	687b      	ldr	r3, [r7, #4]
700040f0:	3b07      	subs	r3, #7
700040f2:	6a3a      	ldr	r2, [r7, #32]
700040f4:	fa22 f303 	lsr.w	r3, r2, r3
700040f8:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
700040fa:	6a3b      	ldr	r3, [r7, #32]
}
700040fc:	4618      	mov	r0, r3
700040fe:	372c      	adds	r7, #44	@ 0x2c
70004100:	46bd      	mov	sp, r7
70004102:	f85d 7b04 	ldr.w	r7, [sp], #4
70004106:	4770      	bx	lr
70004108:	58024400 	.word	0x58024400
7000410c:	03d09000 	.word	0x03d09000
70004110:	003d0900 	.word	0x003d0900
70004114:	016e3600 	.word	0x016e3600
70004118:	46000000 	.word	0x46000000
7000411c:	4a742400 	.word	0x4a742400
70004120:	4bb71b00 	.word	0x4bb71b00

70004124 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
70004124:	b580      	push	{r7, lr}
70004126:	b084      	sub	sp, #16
70004128:	af00      	add	r7, sp, #0
  uint32_t clock;
  uint32_t prescaler;
  const uint8_t AHBPrescTable[8] = {1U, 2U, 3U, 4U, 6U, 7U, 8U, 9U};
7000412a:	4a10      	ldr	r2, [pc, #64]	@ (7000416c <HAL_RCC_GetHCLKFreq+0x48>)
7000412c:	463b      	mov	r3, r7
7000412e:	e892 0003 	ldmia.w	r2, {r0, r1}
70004132:	e883 0003 	stmia.w	r3, {r0, r1}

  /* SysClk */
  clock = HAL_RCC_GetSysClockFreq();
70004136:	f7ff fe8f 	bl	70003e58 <HAL_RCC_GetSysClockFreq>
7000413a:	60f8      	str	r0, [r7, #12]
  /* Bus matrix divider */
  prescaler = (RCC->BMCFGR & RCC_BMCFGR_BMPRE) >> RCC_BMCFGR_BMPRE_Pos;
7000413c:	4b0c      	ldr	r3, [pc, #48]	@ (70004170 <HAL_RCC_GetHCLKFreq+0x4c>)
7000413e:	69db      	ldr	r3, [r3, #28]
70004140:	f003 030f 	and.w	r3, r3, #15
70004144:	60bb      	str	r3, [r7, #8]
  if (prescaler >= 8U)
70004146:	68bb      	ldr	r3, [r7, #8]
70004148:	2b07      	cmp	r3, #7
7000414a:	d909      	bls.n	70004160 <HAL_RCC_GetHCLKFreq+0x3c>
  {
    clock = clock >> AHBPrescTable[prescaler - 8U];
7000414c:	68bb      	ldr	r3, [r7, #8]
7000414e:	3b08      	subs	r3, #8
70004150:	3310      	adds	r3, #16
70004152:	443b      	add	r3, r7
70004154:	f813 3c10 	ldrb.w	r3, [r3, #-16]
70004158:	461a      	mov	r2, r3
7000415a:	68fb      	ldr	r3, [r7, #12]
7000415c:	40d3      	lsrs	r3, r2
7000415e:	60fb      	str	r3, [r7, #12]
  }
  return (clock);
70004160:	68fb      	ldr	r3, [r7, #12]
}
70004162:	4618      	mov	r0, r3
70004164:	3710      	adds	r7, #16
70004166:	46bd      	mov	sp, r7
70004168:	bd80      	pop	{r7, pc}
7000416a:	bf00      	nop
7000416c:	700087a8 	.word	0x700087a8
70004170:	58024400 	.word	0x58024400

70004174 <RCC_PLL_Config>:
  * @note   PLL is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_PLL_Config(uint32_t PLLnumber, const RCC_PLLInitTypeDef *pPLLInit)
{
70004174:	b580      	push	{r7, lr}
70004176:	b08a      	sub	sp, #40	@ 0x28
70004178:	af00      	add	r7, sp, #0
7000417a:	6078      	str	r0, [r7, #4]
7000417c:	6039      	str	r1, [r7, #0]
  __IO uint32_t *p_rcc_pll_divr1_reg;
  __IO uint32_t *p_rcc_pll_divr2_reg;
  __IO uint32_t *p_rcc_pll_fracr_reg;
  HAL_StatusTypeDef ret = HAL_OK;
7000417e:	2300      	movs	r3, #0
70004180:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint32_t tickstart;
  uint32_t pllsrc;
  uint32_t pllvco;

  p_rcc_pll_divr1_reg = &(RCC->PLL1DIVR1) + (((uint32_t)0x02) * PLLnumber);
70004184:	687b      	ldr	r3, [r7, #4]
70004186:	00da      	lsls	r2, r3, #3
70004188:	4b9a      	ldr	r3, [pc, #616]	@ (700043f4 <RCC_PLL_Config+0x280>)
7000418a:	4413      	add	r3, r2
7000418c:	61fb      	str	r3, [r7, #28]
  p_rcc_pll_divr2_reg = &(RCC->PLL1DIVR2) + (((uint32_t)0x01) * PLLnumber);
7000418e:	687b      	ldr	r3, [r7, #4]
70004190:	009a      	lsls	r2, r3, #2
70004192:	4b99      	ldr	r3, [pc, #612]	@ (700043f8 <RCC_PLL_Config+0x284>)
70004194:	4413      	add	r3, r2
70004196:	61bb      	str	r3, [r7, #24]

  /* Disable the post-dividers */
  CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLL1PEN | RCC_PLLCFGR_PLL1QEN | RCC_PLLCFGR_PLL1REN | RCC_PLLCFGR_PLL1SEN |
70004198:	4b98      	ldr	r3, [pc, #608]	@ (700043fc <RCC_PLL_Config+0x288>)
7000419a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
7000419c:	687a      	ldr	r2, [r7, #4]
7000419e:	4613      	mov	r3, r2
700041a0:	009b      	lsls	r3, r3, #2
700041a2:	4413      	add	r3, r2
700041a4:	005b      	lsls	r3, r3, #1
700041a6:	4413      	add	r3, r2
700041a8:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
700041ac:	fa02 f303 	lsl.w	r3, r2, r3
700041b0:	43db      	mvns	r3, r3
700041b2:	4a92      	ldr	r2, [pc, #584]	@ (700043fc <RCC_PLL_Config+0x288>)
700041b4:	400b      	ands	r3, r1
700041b6:	62d3      	str	r3, [r2, #44]	@ 0x2c
                           0x00000200U) /* Hardcoded because no definition in CMSIS */
            << ((RCC_PLLCFGR_PLL2PEN_Pos - RCC_PLLCFGR_PLL1PEN_Pos)*PLLnumber));

  /* Ensure PLLx is disabled */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL1ON << ((RCC_CR_PLL2ON_Pos - RCC_CR_PLL1ON_Pos)*PLLnumber));
700041b8:	4b90      	ldr	r3, [pc, #576]	@ (700043fc <RCC_PLL_Config+0x288>)
700041ba:	681a      	ldr	r2, [r3, #0]
700041bc:	687b      	ldr	r3, [r7, #4]
700041be:	005b      	lsls	r3, r3, #1
700041c0:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
700041c4:	fa01 f303 	lsl.w	r3, r1, r3
700041c8:	43db      	mvns	r3, r3
700041ca:	498c      	ldr	r1, [pc, #560]	@ (700043fc <RCC_PLL_Config+0x288>)
700041cc:	4013      	ands	r3, r2
700041ce:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
700041d0:	f7fd f96c 	bl	700014ac <HAL_GetTick>
700041d4:	6178      	str	r0, [r7, #20]

  /* Wait till PLLx is disabled */
  while (READ_BIT(RCC->CR, (RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber))) != 0U)
700041d6:	e008      	b.n	700041ea <RCC_PLL_Config+0x76>
  {
    if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
700041d8:	f7fd f968 	bl	700014ac <HAL_GetTick>
700041dc:	4602      	mov	r2, r0
700041de:	697b      	ldr	r3, [r7, #20]
700041e0:	1ad3      	subs	r3, r2, r3
700041e2:	2b32      	cmp	r3, #50	@ 0x32
700041e4:	d901      	bls.n	700041ea <RCC_PLL_Config+0x76>
    {
      return HAL_TIMEOUT;
700041e6:	2303      	movs	r3, #3
700041e8:	e0ff      	b.n	700043ea <RCC_PLL_Config+0x276>
  while (READ_BIT(RCC->CR, (RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber))) != 0U)
700041ea:	4b84      	ldr	r3, [pc, #528]	@ (700043fc <RCC_PLL_Config+0x288>)
700041ec:	681a      	ldr	r2, [r3, #0]
700041ee:	687b      	ldr	r3, [r7, #4]
700041f0:	005b      	lsls	r3, r3, #1
700041f2:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
700041f6:	fa01 f303 	lsl.w	r3, r1, r3
700041fa:	4013      	ands	r3, r2
700041fc:	2b00      	cmp	r3, #0
700041fe:	d1eb      	bne.n	700041d8 <RCC_PLL_Config+0x64>
    }
  }

  if (pPLLInit->PLLState == RCC_PLL_ON)
70004200:	683b      	ldr	r3, [r7, #0]
70004202:	681b      	ldr	r3, [r3, #0]
70004204:	2b02      	cmp	r3, #2
70004206:	f040 80dd 	bne.w	700043c4 <RCC_PLL_Config+0x250>
    assert_param(IS_RCC_PLLQ_VALUE(pPLLInit->PLLQ));
    assert_param(IS_RCC_PLLR_VALUE(pPLLInit->PLLR));
    assert_param(IS_RCC_PLLS_VALUE(pPLLInit->PLLS));
    assert_param(IS_RCC_PLLT_VALUE(pPLLInit->PLLT));

    pllsrc = pPLLInit->PLLSource;
7000420a:	683b      	ldr	r3, [r7, #0]
7000420c:	685b      	ldr	r3, [r3, #4]
7000420e:	613b      	str	r3, [r7, #16]

    /* Compute VCO input frequency and define range accordingly. First check clock source frequency */
    if (pllsrc == RCC_PLLSOURCE_HSI)
70004210:	693b      	ldr	r3, [r7, #16]
70004212:	2b00      	cmp	r3, #0
70004214:	d109      	bne.n	7000422a <RCC_PLL_Config+0xb6>
    {
      /* Clock source is HSI or HSI/HSIDIV */
      pllvco = HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV) >> RCC_CR_HSIDIV_Pos);
70004216:	4b79      	ldr	r3, [pc, #484]	@ (700043fc <RCC_PLL_Config+0x288>)
70004218:	681b      	ldr	r3, [r3, #0]
7000421a:	08db      	lsrs	r3, r3, #3
7000421c:	f003 0303 	and.w	r3, r3, #3
70004220:	4a77      	ldr	r2, [pc, #476]	@ (70004400 <RCC_PLL_Config+0x28c>)
70004222:	fa22 f303 	lsr.w	r3, r2, r3
70004226:	627b      	str	r3, [r7, #36]	@ 0x24
70004228:	e007      	b.n	7000423a <RCC_PLL_Config+0xc6>
    }
    else if (pllsrc == RCC_PLLSOURCE_HSE)
7000422a:	693b      	ldr	r3, [r7, #16]
7000422c:	2b02      	cmp	r3, #2
7000422e:	d102      	bne.n	70004236 <RCC_PLL_Config+0xc2>
    {
      /* Clock source is HSE */
      pllvco = HSE_VALUE;
70004230:	4b74      	ldr	r3, [pc, #464]	@ (70004404 <RCC_PLL_Config+0x290>)
70004232:	627b      	str	r3, [r7, #36]	@ 0x24
70004234:	e001      	b.n	7000423a <RCC_PLL_Config+0xc6>
    }
    else
    {
      /* Clock source is CSI */
      pllvco = CSI_VALUE;
70004236:	4b74      	ldr	r3, [pc, #464]	@ (70004408 <RCC_PLL_Config+0x294>)
70004238:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* Compute VCO input frequency depending on M divider */
    pllvco = (pllvco / pPLLInit->PLLM);
7000423a:	683b      	ldr	r3, [r7, #0]
7000423c:	689b      	ldr	r3, [r3, #8]
7000423e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
70004240:	fbb2 f3f3 	udiv	r3, r2, r3
70004244:	627b      	str	r3, [r7, #36]	@ 0x24
    assert_param(IS_RCC_PLL_VCOINPUTFREQ(pllvco));

    if (pllvco >= RCC_PLL_INPUTRANGE2_FREQMAX)
70004246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70004248:	4a70      	ldr	r2, [pc, #448]	@ (7000440c <RCC_PLL_Config+0x298>)
7000424a:	4293      	cmp	r3, r2
7000424c:	d302      	bcc.n	70004254 <RCC_PLL_Config+0xe0>
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE3 | RCC_PLL_VCO_HIGH;
7000424e:	2318      	movs	r3, #24
70004250:	627b      	str	r3, [r7, #36]	@ 0x24
70004252:	e00f      	b.n	70004274 <RCC_PLL_Config+0x100>
    }
    else if (pllvco >= RCC_PLL_INPUTRANGE1_FREQMAX)
70004254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70004256:	4a6e      	ldr	r2, [pc, #440]	@ (70004410 <RCC_PLL_Config+0x29c>)
70004258:	4293      	cmp	r3, r2
7000425a:	d902      	bls.n	70004262 <RCC_PLL_Config+0xee>
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE2 | RCC_PLL_VCO_HIGH;
7000425c:	2310      	movs	r3, #16
7000425e:	627b      	str	r3, [r7, #36]	@ 0x24
70004260:	e008      	b.n	70004274 <RCC_PLL_Config+0x100>
    }
    else if (pllvco >= RCC_PLL_INPUTRANGE0_FREQMAX)
70004262:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70004264:	4a6b      	ldr	r2, [pc, #428]	@ (70004414 <RCC_PLL_Config+0x2a0>)
70004266:	4293      	cmp	r3, r2
70004268:	d902      	bls.n	70004270 <RCC_PLL_Config+0xfc>
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE1 | RCC_PLL_VCO_HIGH;
7000426a:	2308      	movs	r3, #8
7000426c:	627b      	str	r3, [r7, #36]	@ 0x24
7000426e:	e001      	b.n	70004274 <RCC_PLL_Config+0x100>
    }
    else
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE0 | RCC_PLL_VCO_LOW;
70004270:	2302      	movs	r3, #2
70004272:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    pllvco = (pllvco << ((RCC_PLLCFGR_PLL2RGE_Pos - RCC_PLLCFGR_PLL1RGE_Pos) * PLLnumber));
70004274:	687a      	ldr	r2, [r7, #4]
70004276:	4613      	mov	r3, r2
70004278:	009b      	lsls	r3, r3, #2
7000427a:	4413      	add	r3, r2
7000427c:	005b      	lsls	r3, r3, #1
7000427e:	4413      	add	r3, r2
70004280:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
70004282:	fa02 f303 	lsl.w	r3, r2, r3
70004286:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Configure PLL source and PLLM divider */
    MODIFY_REG(RCC->PLLCKSELR, (RCC_PLLCKSELR_PLLSRC | (RCC_PLLCKSELR_DIVM1 << ((RCC_PLLCKSELR_DIVM2_Pos - RCC_PLLCKSELR_DIVM1_Pos)*PLLnumber))), \
70004288:	4b5c      	ldr	r3, [pc, #368]	@ (700043fc <RCC_PLL_Config+0x288>)
7000428a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
7000428c:	687b      	ldr	r3, [r7, #4]
7000428e:	00db      	lsls	r3, r3, #3
70004290:	f44f 717c 	mov.w	r1, #1008	@ 0x3f0
70004294:	fa01 f303 	lsl.w	r3, r1, r3
70004298:	f043 0303 	orr.w	r3, r3, #3
7000429c:	43db      	mvns	r3, r3
7000429e:	401a      	ands	r2, r3
700042a0:	683b      	ldr	r3, [r7, #0]
700042a2:	6899      	ldr	r1, [r3, #8]
700042a4:	687b      	ldr	r3, [r7, #4]
700042a6:	00db      	lsls	r3, r3, #3
700042a8:	3304      	adds	r3, #4
700042aa:	4099      	lsls	r1, r3
700042ac:	693b      	ldr	r3, [r7, #16]
700042ae:	430b      	orrs	r3, r1
700042b0:	4952      	ldr	r1, [pc, #328]	@ (700043fc <RCC_PLL_Config+0x288>)
700042b2:	4313      	orrs	r3, r2
700042b4:	628b      	str	r3, [r1, #40]	@ 0x28
               pllsrc | (pPLLInit->PLLM << (RCC_PLLCKSELR_DIVM1_Pos + ((RCC_PLLCKSELR_DIVM2_Pos - RCC_PLLCKSELR_DIVM1_Pos)*PLLnumber))));

    if ((RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC) != pllsrc)
700042b6:	4b51      	ldr	r3, [pc, #324]	@ (700043fc <RCC_PLL_Config+0x288>)
700042b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
700042ba:	f003 0303 	and.w	r3, r3, #3
700042be:	693a      	ldr	r2, [r7, #16]
700042c0:	429a      	cmp	r2, r3
700042c2:	d001      	beq.n	700042c8 <RCC_PLL_Config+0x154>
    {
      /* There is another PLL activated with another source */
      return HAL_ERROR;
700042c4:	2301      	movs	r3, #1
700042c6:	e090      	b.n	700043ea <RCC_PLL_Config+0x276>
    }

    /* Configure VCO input range, VCO selection and clear FRACEN */
    MODIFY_REG(RCC->PLLCFGR, (RCC_PLLCFGR_PLL1RGE | RCC_PLLCFGR_PLL1VCOSEL | RCC_PLLCFGR_PLL1FRACEN) << (((RCC_PLLCFGR_PLL2RGE_Pos - RCC_PLLCFGR_PLL1RGE_Pos)*PLLnumber)), \
700042c8:	4b4c      	ldr	r3, [pc, #304]	@ (700043fc <RCC_PLL_Config+0x288>)
700042ca:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
700042cc:	687a      	ldr	r2, [r7, #4]
700042ce:	4613      	mov	r3, r2
700042d0:	009b      	lsls	r3, r3, #2
700042d2:	4413      	add	r3, r2
700042d4:	005b      	lsls	r3, r3, #1
700042d6:	4413      	add	r3, r2
700042d8:	221b      	movs	r2, #27
700042da:	fa02 f303 	lsl.w	r3, r2, r3
700042de:	43db      	mvns	r3, r3
700042e0:	ea01 0203 	and.w	r2, r1, r3
700042e4:	4945      	ldr	r1, [pc, #276]	@ (700043fc <RCC_PLL_Config+0x288>)
700042e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700042e8:	4313      	orrs	r3, r2
700042ea:	62cb      	str	r3, [r1, #44]	@ 0x2c
               pllvco);

    /* Configure PLLN, PLLP, PLLQ, PLLR, PLLS and PLLT dividers */
    WRITE_REG(*p_rcc_pll_divr1_reg, ((pPLLInit->PLLN - 1U) |
700042ec:	683b      	ldr	r3, [r7, #0]
700042ee:	68db      	ldr	r3, [r3, #12]
700042f0:	1e5a      	subs	r2, r3, #1
700042f2:	683b      	ldr	r3, [r7, #0]
700042f4:	691b      	ldr	r3, [r3, #16]
700042f6:	3b01      	subs	r3, #1
700042f8:	025b      	lsls	r3, r3, #9
700042fa:	431a      	orrs	r2, r3
700042fc:	683b      	ldr	r3, [r7, #0]
700042fe:	695b      	ldr	r3, [r3, #20]
70004300:	3b01      	subs	r3, #1
70004302:	041b      	lsls	r3, r3, #16
70004304:	431a      	orrs	r2, r3
70004306:	683b      	ldr	r3, [r7, #0]
70004308:	699b      	ldr	r3, [r3, #24]
7000430a:	3b01      	subs	r3, #1
7000430c:	061b      	lsls	r3, r3, #24
7000430e:	431a      	orrs	r2, r3
70004310:	69fb      	ldr	r3, [r7, #28]
70004312:	601a      	str	r2, [r3, #0]
                                     ((pPLLInit->PLLP - 1U) << RCC_PLL1DIVR1_DIVP_Pos) |
                                     ((pPLLInit->PLLQ - 1U) << RCC_PLL1DIVR1_DIVQ_Pos) |
                                     ((pPLLInit->PLLR - 1U) << RCC_PLL1DIVR1_DIVR_Pos)));
    WRITE_REG(*p_rcc_pll_divr2_reg, ((pPLLInit->PLLS - 1U) |
70004314:	683b      	ldr	r3, [r7, #0]
70004316:	69db      	ldr	r3, [r3, #28]
70004318:	1e5a      	subs	r2, r3, #1
7000431a:	683b      	ldr	r3, [r7, #0]
7000431c:	6a1b      	ldr	r3, [r3, #32]
7000431e:	3b01      	subs	r3, #1
70004320:	021b      	lsls	r3, r3, #8
70004322:	431a      	orrs	r2, r3
70004324:	69bb      	ldr	r3, [r7, #24]
70004326:	601a      	str	r2, [r3, #0]
                                     ((pPLLInit->PLLT - 1U) << RCC_PLL2DIVR2_DIVT_Pos)));

    if (PLLnumber == RCC_PLL1_CONFIG)
70004328:	687b      	ldr	r3, [r7, #4]
7000432a:	2b00      	cmp	r3, #0
7000432c:	d105      	bne.n	7000433a <RCC_PLL_Config+0x1c6>
    {
      SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL1PEN);
7000432e:	4b33      	ldr	r3, [pc, #204]	@ (700043fc <RCC_PLL_Config+0x288>)
70004330:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004332:	4a32      	ldr	r2, [pc, #200]	@ (700043fc <RCC_PLL_Config+0x288>)
70004334:	f043 0320 	orr.w	r3, r3, #32
70004338:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    if (pPLLInit->PLLFractional != 0U)
7000433a:	683b      	ldr	r3, [r7, #0]
7000433c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
7000433e:	2b00      	cmp	r3, #0
70004340:	d01c      	beq.n	7000437c <RCC_PLL_Config+0x208>
    {
      assert_param(IS_RCC_PLLFRACN_VALUE(pPLLInit->PLLFractional));

      p_rcc_pll_fracr_reg = &(RCC->PLL1FRACR) + (((uint32_t)0x02) * PLLnumber);
70004342:	687b      	ldr	r3, [r7, #4]
70004344:	00da      	lsls	r2, r3, #3
70004346:	4b34      	ldr	r3, [pc, #208]	@ (70004418 <RCC_PLL_Config+0x2a4>)
70004348:	4413      	add	r3, r2
7000434a:	60fb      	str	r3, [r7, #12]

      /* Configure PLLFRACN */
      MODIFY_REG(*p_rcc_pll_fracr_reg, RCC_PLL1FRACR_FRACN, pPLLInit->PLLFractional << RCC_PLL1FRACR_FRACN_Pos);
7000434c:	68fb      	ldr	r3, [r7, #12]
7000434e:	681a      	ldr	r2, [r3, #0]
70004350:	4b32      	ldr	r3, [pc, #200]	@ (7000441c <RCC_PLL_Config+0x2a8>)
70004352:	4013      	ands	r3, r2
70004354:	683a      	ldr	r2, [r7, #0]
70004356:	6a52      	ldr	r2, [r2, #36]	@ 0x24
70004358:	00d2      	lsls	r2, r2, #3
7000435a:	431a      	orrs	r2, r3
7000435c:	68fb      	ldr	r3, [r7, #12]
7000435e:	601a      	str	r2, [r3, #0]

      /* Enable PLLFRACLE */
      SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL1FRACEN << ((RCC_PLLCFGR_PLL2FRACEN_Pos - RCC_PLLCFGR_PLL1FRACEN_Pos)*PLLnumber));
70004360:	4b26      	ldr	r3, [pc, #152]	@ (700043fc <RCC_PLL_Config+0x288>)
70004362:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
70004364:	687a      	ldr	r2, [r7, #4]
70004366:	4613      	mov	r3, r2
70004368:	009b      	lsls	r3, r3, #2
7000436a:	4413      	add	r3, r2
7000436c:	005b      	lsls	r3, r3, #1
7000436e:	4413      	add	r3, r2
70004370:	2201      	movs	r2, #1
70004372:	fa02 f303 	lsl.w	r3, r2, r3
70004376:	4a21      	ldr	r2, [pc, #132]	@ (700043fc <RCC_PLL_Config+0x288>)
70004378:	430b      	orrs	r3, r1
7000437a:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable the PLLx */
    SET_BIT(RCC->CR, RCC_CR_PLL1ON << ((RCC_CR_PLL2ON_Pos - RCC_CR_PLL1ON_Pos)*PLLnumber));
7000437c:	4b1f      	ldr	r3, [pc, #124]	@ (700043fc <RCC_PLL_Config+0x288>)
7000437e:	681a      	ldr	r2, [r3, #0]
70004380:	687b      	ldr	r3, [r7, #4]
70004382:	005b      	lsls	r3, r3, #1
70004384:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
70004388:	fa01 f303 	lsl.w	r3, r1, r3
7000438c:	491b      	ldr	r1, [pc, #108]	@ (700043fc <RCC_PLL_Config+0x288>)
7000438e:	4313      	orrs	r3, r2
70004390:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
70004392:	f7fd f88b 	bl	700014ac <HAL_GetTick>
70004396:	6178      	str	r0, [r7, #20]

    /* Wait till PLLx is ready */
    while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber)) == 0U)
70004398:	e008      	b.n	700043ac <RCC_PLL_Config+0x238>
    {
      if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
7000439a:	f7fd f887 	bl	700014ac <HAL_GetTick>
7000439e:	4602      	mov	r2, r0
700043a0:	697b      	ldr	r3, [r7, #20]
700043a2:	1ad3      	subs	r3, r2, r3
700043a4:	2b32      	cmp	r3, #50	@ 0x32
700043a6:	d901      	bls.n	700043ac <RCC_PLL_Config+0x238>
      {
        return HAL_TIMEOUT;
700043a8:	2303      	movs	r3, #3
700043aa:	e01e      	b.n	700043ea <RCC_PLL_Config+0x276>
    while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber)) == 0U)
700043ac:	4b13      	ldr	r3, [pc, #76]	@ (700043fc <RCC_PLL_Config+0x288>)
700043ae:	681a      	ldr	r2, [r3, #0]
700043b0:	687b      	ldr	r3, [r7, #4]
700043b2:	005b      	lsls	r3, r3, #1
700043b4:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
700043b8:	fa01 f303 	lsl.w	r3, r1, r3
700043bc:	4013      	ands	r3, r2
700043be:	2b00      	cmp	r3, #0
700043c0:	d0eb      	beq.n	7000439a <RCC_PLL_Config+0x226>
700043c2:	e010      	b.n	700043e6 <RCC_PLL_Config+0x272>
    }
  }
  else
  {
    /* Disable outputs to save power when PLLx is off */
    MODIFY_REG(RCC->PLLCKSELR, ((RCC_PLLCKSELR_DIVM1 << (RCC_PLLCKSELR_DIVM1_Pos + ((RCC_PLLCKSELR_DIVM2_Pos - RCC_PLLCKSELR_DIVM1_Pos)*PLLnumber)))
700043c4:	4b0d      	ldr	r3, [pc, #52]	@ (700043fc <RCC_PLL_Config+0x288>)
700043c6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
700043c8:	687b      	ldr	r3, [r7, #4]
700043ca:	00db      	lsls	r3, r3, #3
700043cc:	3304      	adds	r3, #4
700043ce:	f44f 717c 	mov.w	r1, #1008	@ 0x3f0
700043d2:	fa01 f303 	lsl.w	r3, r1, r3
700043d6:	f043 0303 	orr.w	r3, r3, #3
700043da:	43db      	mvns	r3, r3
700043dc:	4013      	ands	r3, r2
700043de:	4a07      	ldr	r2, [pc, #28]	@ (700043fc <RCC_PLL_Config+0x288>)
700043e0:	f043 0303 	orr.w	r3, r3, #3
700043e4:	6293      	str	r3, [r2, #40]	@ 0x28
                                | RCC_PLLCKSELR_PLLSRC), RCC_PLLSOURCE_NONE);
  }

  return ret;
700043e6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
700043ea:	4618      	mov	r0, r3
700043ec:	3728      	adds	r7, #40	@ 0x28
700043ee:	46bd      	mov	sp, r7
700043f0:	bd80      	pop	{r7, pc}
700043f2:	bf00      	nop
700043f4:	58024430 	.word	0x58024430
700043f8:	580244c0 	.word	0x580244c0
700043fc:	58024400 	.word	0x58024400
70004400:	03d09000 	.word	0x03d09000
70004404:	016e3600 	.word	0x016e3600
70004408:	003d0900 	.word	0x003d0900
7000440c:	007a1200 	.word	0x007a1200
70004410:	003d08ff 	.word	0x003d08ff
70004414:	001e847f 	.word	0x001e847f
70004418:	58024434 	.word	0x58024434
7000441c:	ffff0007 	.word	0xffff0007

70004420 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
70004420:	b580      	push	{r7, lr}
70004422:	b086      	sub	sp, #24
70004424:	af00      	add	r7, sp, #0
70004426:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
70004428:	2300      	movs	r3, #0
7000442a:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
7000442c:	2300      	movs	r3, #0
7000442e:	75bb      	strb	r3, [r7, #22]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- RTC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
70004430:	687b      	ldr	r3, [r7, #4]
70004432:	681b      	ldr	r3, [r3, #0]
70004434:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
70004438:	2b00      	cmp	r3, #0
7000443a:	f000 8081 	beq.w	70004540 <HAL_RCCEx_PeriphCLKConfig+0x120>
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As the RTC clock source selection can be changed only if the Backup Domain is reset */
    /* reset the Backup domain only if the RTC Clock source selection is modified from default reset value */
    tmpreg = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
7000443e:	4b8c      	ldr	r3, [pc, #560]	@ (70004670 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004440:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70004442:	f403 7340 	and.w	r3, r3, #768	@ 0x300
70004446:	613b      	str	r3, [r7, #16]

    if ((tmpreg != RCC_RTCCLKSOURCE_DISABLE) && (tmpreg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
70004448:	693b      	ldr	r3, [r7, #16]
7000444a:	2b00      	cmp	r3, #0
7000444c:	d029      	beq.n	700044a2 <HAL_RCCEx_PeriphCLKConfig+0x82>
7000444e:	687b      	ldr	r3, [r7, #4]
70004450:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
70004452:	f403 7340 	and.w	r3, r3, #768	@ 0x300
70004456:	693a      	ldr	r2, [r7, #16]
70004458:	429a      	cmp	r2, r3
7000445a:	d022      	beq.n	700044a2 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
7000445c:	4b85      	ldr	r3, [pc, #532]	@ (70004674 <HAL_RCCEx_PeriphCLKConfig+0x254>)
7000445e:	681b      	ldr	r3, [r3, #0]
70004460:	4a84      	ldr	r2, [pc, #528]	@ (70004674 <HAL_RCCEx_PeriphCLKConfig+0x254>)
70004462:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
70004466:	6013      	str	r3, [r2, #0]

      /* Read back to check Backup domain enabled */
      if (READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
70004468:	4b82      	ldr	r3, [pc, #520]	@ (70004674 <HAL_RCCEx_PeriphCLKConfig+0x254>)
7000446a:	681b      	ldr	r3, [r3, #0]
7000446c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70004470:	2b00      	cmp	r3, #0
70004472:	d102      	bne.n	7000447a <HAL_RCCEx_PeriphCLKConfig+0x5a>
      {
        ret = HAL_ERROR;
70004474:	2301      	movs	r3, #1
70004476:	75fb      	strb	r3, [r7, #23]
70004478:	e013      	b.n	700044a2 <HAL_RCCEx_PeriphCLKConfig+0x82>
      }
      else
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        /* excepted the RTC clock source selection that will be changed */
        tmpreg = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
7000447a:	4b7d      	ldr	r3, [pc, #500]	@ (70004670 <HAL_RCCEx_PeriphCLKConfig+0x250>)
7000447c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
7000447e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
70004482:	613b      	str	r3, [r7, #16]
        __HAL_RCC_BACKUPRESET_FORCE();
70004484:	4b7a      	ldr	r3, [pc, #488]	@ (70004670 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004486:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70004488:	4a79      	ldr	r2, [pc, #484]	@ (70004670 <HAL_RCCEx_PeriphCLKConfig+0x250>)
7000448a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
7000448e:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
70004490:	4b77      	ldr	r3, [pc, #476]	@ (70004670 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004492:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70004494:	4a76      	ldr	r2, [pc, #472]	@ (70004670 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004496:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
7000449a:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the content of BDCR register */
        WRITE_REG(RCC->BDCR, tmpreg);
7000449c:	4a74      	ldr	r2, [pc, #464]	@ (70004670 <HAL_RCCEx_PeriphCLKConfig+0x250>)
7000449e:	693b      	ldr	r3, [r7, #16]
700044a0:	6713      	str	r3, [r2, #112]	@ 0x70
      }
    }

    if (ret == HAL_OK)
700044a2:	7dfb      	ldrb	r3, [r7, #23]
700044a4:	2b00      	cmp	r3, #0
700044a6:	d149      	bne.n	7000453c <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
700044a8:	687b      	ldr	r3, [r7, #4]
700044aa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
700044ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
700044b0:	d115      	bne.n	700044de <HAL_RCCEx_PeriphCLKConfig+0xbe>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
700044b2:	f7fc fffb 	bl	700014ac <HAL_GetTick>
700044b6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
700044b8:	e00b      	b.n	700044d2 <HAL_RCCEx_PeriphCLKConfig+0xb2>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
700044ba:	f7fc fff7 	bl	700014ac <HAL_GetTick>
700044be:	4602      	mov	r2, r0
700044c0:	68fb      	ldr	r3, [r7, #12]
700044c2:	1ad3      	subs	r3, r2, r3
700044c4:	f241 3288 	movw	r2, #5000	@ 0x1388
700044c8:	4293      	cmp	r3, r2
700044ca:	d902      	bls.n	700044d2 <HAL_RCCEx_PeriphCLKConfig+0xb2>
          {
            ret = HAL_TIMEOUT;
700044cc:	2303      	movs	r3, #3
700044ce:	75fb      	strb	r3, [r7, #23]
            break;
700044d0:	e005      	b.n	700044de <HAL_RCCEx_PeriphCLKConfig+0xbe>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
700044d2:	4b67      	ldr	r3, [pc, #412]	@ (70004670 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700044d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700044d6:	f003 0302 	and.w	r3, r3, #2
700044da:	2b00      	cmp	r3, #0
700044dc:	d0ed      	beq.n	700044ba <HAL_RCCEx_PeriphCLKConfig+0x9a>
          }
        }
      }

      if (ret == HAL_OK)
700044de:	7dfb      	ldrb	r3, [r7, #23]
700044e0:	2b00      	cmp	r3, #0
700044e2:	d128      	bne.n	70004536 <HAL_RCCEx_PeriphCLKConfig+0x116>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
700044e4:	687b      	ldr	r3, [r7, #4]
700044e6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
700044e8:	f403 337c 	and.w	r3, r3, #258048	@ 0x3f000
700044ec:	2b00      	cmp	r3, #0
700044ee:	d00c      	beq.n	7000450a <HAL_RCCEx_PeriphCLKConfig+0xea>
700044f0:	4b5f      	ldr	r3, [pc, #380]	@ (70004670 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700044f2:	691b      	ldr	r3, [r3, #16]
700044f4:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
700044f8:	687b      	ldr	r3, [r7, #4]
700044fa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
700044fc:	0919      	lsrs	r1, r3, #4
700044fe:	4b5e      	ldr	r3, [pc, #376]	@ (70004678 <HAL_RCCEx_PeriphCLKConfig+0x258>)
70004500:	400b      	ands	r3, r1
70004502:	495b      	ldr	r1, [pc, #364]	@ (70004670 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004504:	4313      	orrs	r3, r2
70004506:	610b      	str	r3, [r1, #16]
70004508:	e005      	b.n	70004516 <HAL_RCCEx_PeriphCLKConfig+0xf6>
7000450a:	4b59      	ldr	r3, [pc, #356]	@ (70004670 <HAL_RCCEx_PeriphCLKConfig+0x250>)
7000450c:	691b      	ldr	r3, [r3, #16]
7000450e:	4a58      	ldr	r2, [pc, #352]	@ (70004670 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004510:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
70004514:	6113      	str	r3, [r2, #16]
70004516:	4b56      	ldr	r3, [pc, #344]	@ (70004670 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004518:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
7000451a:	687b      	ldr	r3, [r7, #4]
7000451c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
7000451e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
70004522:	4953      	ldr	r1, [pc, #332]	@ (70004670 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004524:	4313      	orrs	r3, r2
70004526:	670b      	str	r3, [r1, #112]	@ 0x70
        __HAL_RCC_RTC_ENABLE();
70004528:	4b51      	ldr	r3, [pc, #324]	@ (70004670 <HAL_RCCEx_PeriphCLKConfig+0x250>)
7000452a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
7000452c:	4a50      	ldr	r2, [pc, #320]	@ (70004670 <HAL_RCCEx_PeriphCLKConfig+0x250>)
7000452e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
70004532:	6713      	str	r3, [r2, #112]	@ 0x70
70004534:	e004      	b.n	70004540 <HAL_RCCEx_PeriphCLKConfig+0x120>
      }
      else
      {
        /* set overall return value */
        status = ret;
70004536:	7dfb      	ldrb	r3, [r7, #23]
70004538:	75bb      	strb	r3, [r7, #22]
7000453a:	e001      	b.n	70004540 <HAL_RCCEx_PeriphCLKConfig+0x120>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
7000453c:	7dfb      	ldrb	r3, [r7, #23]
7000453e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- FMC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
70004540:	687b      	ldr	r3, [r7, #4]
70004542:	681b      	ldr	r3, [r3, #0]
70004544:	f003 0301 	and.w	r3, r3, #1
70004548:	2b00      	cmp	r3, #0
7000454a:	d030      	beq.n	700045ae <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMCCLKSOURCE(PeriphClkInit->FmcClockSelection));

    switch (PeriphClkInit->FmcClockSelection)
7000454c:	687b      	ldr	r3, [r7, #4]
7000454e:	685b      	ldr	r3, [r3, #4]
70004550:	2b03      	cmp	r3, #3
70004552:	d819      	bhi.n	70004588 <HAL_RCCEx_PeriphCLKConfig+0x168>
70004554:	a201      	add	r2, pc, #4	@ (adr r2, 7000455c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
70004556:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
7000455a:	bf00      	nop
7000455c:	7000458f 	.word	0x7000458f
70004560:	7000456d 	.word	0x7000456d
70004564:	7000457b 	.word	0x7000457b
70004568:	7000458f 	.word	0x7000458f
      case RCC_FMCCLKSOURCE_HCLK:   /* HCLK  clock selected as FMC kernel peripheral clock */
        break;

      case RCC_FMCCLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for FMC kernel */
        /* Enable FMC kernel clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
7000456c:	4b40      	ldr	r3, [pc, #256]	@ (70004670 <HAL_RCCEx_PeriphCLKConfig+0x250>)
7000456e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004570:	4a3f      	ldr	r2, [pc, #252]	@ (70004670 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004572:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70004576:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FMC kernel clock source configuration done later after clock selection check */
        break;
70004578:	e00a      	b.n	70004590 <HAL_RCCEx_PeriphCLKConfig+0x170>

      case RCC_FMCCLKSOURCE_PLL2R:  /* PLL2_R is used as clock source for FMC kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_RCLK);
7000457a:	4b3d      	ldr	r3, [pc, #244]	@ (70004670 <HAL_RCCEx_PeriphCLKConfig+0x250>)
7000457c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000457e:	4a3c      	ldr	r2, [pc, #240]	@ (70004670 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004580:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
70004584:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FMC kernel clock source configuration done later after clock selection check */
        break;
70004586:	e003      	b.n	70004590 <HAL_RCCEx_PeriphCLKConfig+0x170>
      case RCC_FMCCLKSOURCE_HSI:   /* HSI oscillator is used as clock source for FMC kernel */
        /* FMC kernel clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004588:	2301      	movs	r3, #1
7000458a:	75fb      	strb	r3, [r7, #23]
        break;
7000458c:	e000      	b.n	70004590 <HAL_RCCEx_PeriphCLKConfig+0x170>
        break;
7000458e:	bf00      	nop
    }

    if (ret == HAL_OK)
70004590:	7dfb      	ldrb	r3, [r7, #23]
70004592:	2b00      	cmp	r3, #0
70004594:	d109      	bne.n	700045aa <HAL_RCCEx_PeriphCLKConfig+0x18a>
    {
      /* Set the source of FMC kernel clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
70004596:	4b36      	ldr	r3, [pc, #216]	@ (70004670 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004598:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
7000459a:	f023 0203 	bic.w	r2, r3, #3
7000459e:	687b      	ldr	r3, [r7, #4]
700045a0:	685b      	ldr	r3, [r3, #4]
700045a2:	4933      	ldr	r1, [pc, #204]	@ (70004670 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700045a4:	4313      	orrs	r3, r2
700045a6:	64cb      	str	r3, [r1, #76]	@ 0x4c
700045a8:	e001      	b.n	700045ae <HAL_RCCEx_PeriphCLKConfig+0x18e>
    }
    else
    {
      /* set overall return value */
      status = ret;
700045aa:	7dfb      	ldrb	r3, [r7, #23]
700045ac:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- XSPI1 clock source configuration ----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI1) == RCC_PERIPHCLK_XSPI1)
700045ae:	687b      	ldr	r3, [r7, #4]
700045b0:	681b      	ldr	r3, [r3, #0]
700045b2:	f003 0302 	and.w	r3, r3, #2
700045b6:	2b00      	cmp	r3, #0
700045b8:	d02a      	beq.n	70004610 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_XSPI1CLKSOURCE(PeriphClkInit->Xspi1ClockSelection));

    switch (PeriphClkInit->Xspi1ClockSelection)
700045ba:	687b      	ldr	r3, [r7, #4]
700045bc:	689b      	ldr	r3, [r3, #8]
700045be:	2b20      	cmp	r3, #32
700045c0:	d00c      	beq.n	700045dc <HAL_RCCEx_PeriphCLKConfig+0x1bc>
700045c2:	2b20      	cmp	r3, #32
700045c4:	d811      	bhi.n	700045ea <HAL_RCCEx_PeriphCLKConfig+0x1ca>
700045c6:	2b00      	cmp	r3, #0
700045c8:	d012      	beq.n	700045f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
700045ca:	2b10      	cmp	r3, #16
700045cc:	d10d      	bne.n	700045ea <HAL_RCCEx_PeriphCLKConfig+0x1ca>
      case RCC_XSPI1CLKSOURCE_HCLK:   /* HCLK is used as clock source for Xspi1 */
        /* Nothing to do */
        break;

      case RCC_XSPI1CLKSOURCE_PLL2S:  /* PLL2_S is used as clock source for Xspi1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_SCLK);
700045ce:	4b28      	ldr	r3, [pc, #160]	@ (70004670 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700045d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700045d2:	4a27      	ldr	r2, [pc, #156]	@ (70004670 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700045d4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
700045d8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI1 clock source configuration done later after clock selection check */
        break;
700045da:	e00a      	b.n	700045f2 <HAL_RCCEx_PeriphCLKConfig+0x1d2>

      case RCC_XSPI1CLKSOURCE_PLL2T:  /* PLL2_T is used as clock source for Xspi1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_TCLK);
700045dc:	4b24      	ldr	r3, [pc, #144]	@ (70004670 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700045de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700045e0:	4a23      	ldr	r2, [pc, #140]	@ (70004670 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700045e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
700045e6:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI1 clock source configuration done later after clock selection check */
        break;
700045e8:	e003      	b.n	700045f2 <HAL_RCCEx_PeriphCLKConfig+0x1d2>

      default:
        ret = HAL_ERROR;
700045ea:	2301      	movs	r3, #1
700045ec:	75fb      	strb	r3, [r7, #23]
        break;
700045ee:	e000      	b.n	700045f2 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
        break;
700045f0:	bf00      	nop
    }

    if (ret == HAL_OK)
700045f2:	7dfb      	ldrb	r3, [r7, #23]
700045f4:	2b00      	cmp	r3, #0
700045f6:	d109      	bne.n	7000460c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
    {
      /* Configure the XSPI1 clock source */
      __HAL_RCC_XSPI1_CONFIG(PeriphClkInit->Xspi1ClockSelection);
700045f8:	4b1d      	ldr	r3, [pc, #116]	@ (70004670 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700045fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
700045fc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
70004600:	687b      	ldr	r3, [r7, #4]
70004602:	689b      	ldr	r3, [r3, #8]
70004604:	491a      	ldr	r1, [pc, #104]	@ (70004670 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004606:	4313      	orrs	r3, r2
70004608:	64cb      	str	r3, [r1, #76]	@ 0x4c
7000460a:	e001      	b.n	70004610 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
    }
    else
    {
      /* set overall return value */
      status = ret;
7000460c:	7dfb      	ldrb	r3, [r7, #23]
7000460e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- XSPI2 clock source configuration ----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI2) == RCC_PERIPHCLK_XSPI2)
70004610:	687b      	ldr	r3, [r7, #4]
70004612:	681b      	ldr	r3, [r3, #0]
70004614:	f003 0304 	and.w	r3, r3, #4
70004618:	2b00      	cmp	r3, #0
7000461a:	d031      	beq.n	70004680 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    /* Check the parameters */
    assert_param(IS_RCC_XSPI2CLKSOURCE(PeriphClkInit->Xspi2ClockSelection));

    switch (PeriphClkInit->Xspi2ClockSelection)
7000461c:	687b      	ldr	r3, [r7, #4]
7000461e:	68db      	ldr	r3, [r3, #12]
70004620:	2b80      	cmp	r3, #128	@ 0x80
70004622:	d00c      	beq.n	7000463e <HAL_RCCEx_PeriphCLKConfig+0x21e>
70004624:	2b80      	cmp	r3, #128	@ 0x80
70004626:	d811      	bhi.n	7000464c <HAL_RCCEx_PeriphCLKConfig+0x22c>
70004628:	2b00      	cmp	r3, #0
7000462a:	d012      	beq.n	70004652 <HAL_RCCEx_PeriphCLKConfig+0x232>
7000462c:	2b40      	cmp	r3, #64	@ 0x40
7000462e:	d10d      	bne.n	7000464c <HAL_RCCEx_PeriphCLKConfig+0x22c>
      case RCC_XSPI2CLKSOURCE_HCLK:   /* HCLK is used as clock source for Xspi2 */
        /* Nothing to do */
        break;

      case RCC_XSPI2CLKSOURCE_PLL2S:  /* PLL2_S is used as clock source for Xspi2 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_SCLK);
70004630:	4b0f      	ldr	r3, [pc, #60]	@ (70004670 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004632:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004634:	4a0e      	ldr	r2, [pc, #56]	@ (70004670 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004636:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
7000463a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI2 clock source configuration done later after clock selection check */
        break;
7000463c:	e00a      	b.n	70004654 <HAL_RCCEx_PeriphCLKConfig+0x234>

      case RCC_XSPI2CLKSOURCE_PLL2T:  /* PLL2_T is used as clock source for Xspi2 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_TCLK);
7000463e:	4b0c      	ldr	r3, [pc, #48]	@ (70004670 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004640:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004642:	4a0b      	ldr	r2, [pc, #44]	@ (70004670 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
70004648:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI2 clock source configuration done later after clock selection check */
        break;
7000464a:	e003      	b.n	70004654 <HAL_RCCEx_PeriphCLKConfig+0x234>

      default:
        ret = HAL_ERROR;
7000464c:	2301      	movs	r3, #1
7000464e:	75fb      	strb	r3, [r7, #23]
        break;
70004650:	e000      	b.n	70004654 <HAL_RCCEx_PeriphCLKConfig+0x234>
        break;
70004652:	bf00      	nop
    }

    if (ret == HAL_OK)
70004654:	7dfb      	ldrb	r3, [r7, #23]
70004656:	2b00      	cmp	r3, #0
70004658:	d110      	bne.n	7000467c <HAL_RCCEx_PeriphCLKConfig+0x25c>
    {
      /* Configure the XSPI2 clock source */
      __HAL_RCC_XSPI2_CONFIG(PeriphClkInit->Xspi2ClockSelection);
7000465a:	4b05      	ldr	r3, [pc, #20]	@ (70004670 <HAL_RCCEx_PeriphCLKConfig+0x250>)
7000465c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
7000465e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
70004662:	687b      	ldr	r3, [r7, #4]
70004664:	68db      	ldr	r3, [r3, #12]
70004666:	4902      	ldr	r1, [pc, #8]	@ (70004670 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004668:	4313      	orrs	r3, r2
7000466a:	64cb      	str	r3, [r1, #76]	@ 0x4c
7000466c:	e008      	b.n	70004680 <HAL_RCCEx_PeriphCLKConfig+0x260>
7000466e:	bf00      	nop
70004670:	58024400 	.word	0x58024400
70004674:	58024800 	.word	0x58024800
70004678:	0fffffcf 	.word	0x0fffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
7000467c:	7dfb      	ldrb	r3, [r7, #23]
7000467e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
70004680:	687b      	ldr	r3, [r7, #4]
70004682:	681b      	ldr	r3, [r3, #0]
70004684:	f003 0308 	and.w	r3, r3, #8
70004688:	2b00      	cmp	r3, #0
7000468a:	d008      	beq.n	7000469e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CKPERCLKSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
7000468c:	4b93      	ldr	r3, [pc, #588]	@ (700048dc <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000468e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004690:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
70004694:	687b      	ldr	r3, [r7, #4]
70004696:	691b      	ldr	r3, [r3, #16]
70004698:	4990      	ldr	r1, [pc, #576]	@ (700048dc <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000469a:	4313      	orrs	r3, r2
7000469c:	64cb      	str	r3, [r1, #76]	@ 0x4c
  }

  /*------------------------------------- SDMMC12 Configuration ------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SDMMC12) == RCC_PERIPHCLK_SDMMC12)
7000469e:	687b      	ldr	r3, [r7, #4]
700046a0:	681b      	ldr	r3, [r3, #0]
700046a2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
700046a6:	2b00      	cmp	r3, #0
700046a8:	d026      	beq.n	700046f8 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC12CLKSOURCE(PeriphClkInit->Sdmmc12ClockSelection));

    switch (PeriphClkInit->Sdmmc12ClockSelection)
700046aa:	687b      	ldr	r3, [r7, #4]
700046ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
700046ae:	2b00      	cmp	r3, #0
700046b0:	d002      	beq.n	700046b8 <HAL_RCCEx_PeriphCLKConfig+0x298>
700046b2:	2b04      	cmp	r3, #4
700046b4:	d007      	beq.n	700046c6 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
700046b6:	e00d      	b.n	700046d4 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      case RCC_SDMMC12CLKSOURCE_PLL2S:  /* PLL2_S is used as clock source for SDMMC12 kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_SCLK);
700046b8:	4b88      	ldr	r3, [pc, #544]	@ (700048dc <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700046ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700046bc:	4a87      	ldr	r2, [pc, #540]	@ (700048dc <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700046be:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
700046c2:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SDMMC12 kernel clock source configuration done later after clock selection check */
        break;
700046c4:	e009      	b.n	700046da <HAL_RCCEx_PeriphCLKConfig+0x2ba>

      case RCC_SDMMC12CLKSOURCE_PLL2T:  /* PLL2_T is used as clock source for SDMMC12 kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_TCLK);
700046c6:	4b85      	ldr	r3, [pc, #532]	@ (700048dc <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700046c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700046ca:	4a84      	ldr	r2, [pc, #528]	@ (700048dc <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700046cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
700046d0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SDMMC12 kernel clock source configuration done later after clock selection check */
        break;
700046d2:	e002      	b.n	700046da <HAL_RCCEx_PeriphCLKConfig+0x2ba>

      default:
        ret = HAL_ERROR;
700046d4:	2301      	movs	r3, #1
700046d6:	75fb      	strb	r3, [r7, #23]
        break;
700046d8:	bf00      	nop
    }

    if (ret == HAL_OK)
700046da:	7dfb      	ldrb	r3, [r7, #23]
700046dc:	2b00      	cmp	r3, #0
700046de:	d109      	bne.n	700046f4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
    {
      /* Set the source of SDMMC12 clock*/
      __HAL_RCC_SDMMC12_CONFIG(PeriphClkInit->Sdmmc12ClockSelection);
700046e0:	4b7e      	ldr	r3, [pc, #504]	@ (700048dc <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700046e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
700046e4:	f023 0204 	bic.w	r2, r3, #4
700046e8:	687b      	ldr	r3, [r7, #4]
700046ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
700046ec:	497b      	ldr	r1, [pc, #492]	@ (700048dc <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700046ee:	4313      	orrs	r3, r2
700046f0:	64cb      	str	r3, [r1, #76]	@ 0x4c
700046f2:	e001      	b.n	700046f8 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
    }
    else
    {
      /* set overall return value */
      status = ret;
700046f4:	7dfb      	ldrb	r3, [r7, #23]
700046f6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- ADC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
700046f8:	687b      	ldr	r3, [r7, #4]
700046fa:	681b      	ldr	r3, [r3, #0]
700046fc:	f003 0310 	and.w	r3, r3, #16
70004700:	2b00      	cmp	r3, #0
70004702:	d02e      	beq.n	70004762 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    switch (PeriphClkInit->AdcClockSelection)
70004704:	687b      	ldr	r3, [r7, #4]
70004706:	695b      	ldr	r3, [r3, #20]
70004708:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
7000470c:	d019      	beq.n	70004742 <HAL_RCCEx_PeriphCLKConfig+0x322>
7000470e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
70004712:	d813      	bhi.n	7000473c <HAL_RCCEx_PeriphCLKConfig+0x31c>
70004714:	2b00      	cmp	r3, #0
70004716:	d003      	beq.n	70004720 <HAL_RCCEx_PeriphCLKConfig+0x300>
70004718:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
7000471c:	d007      	beq.n	7000472e <HAL_RCCEx_PeriphCLKConfig+0x30e>
7000471e:	e00d      	b.n	7000473c <HAL_RCCEx_PeriphCLKConfig+0x31c>
    {

      case RCC_ADCCLKSOURCE_PLL2P: /* PLL2_P is used as clock source for ADC */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70004720:	4b6e      	ldr	r3, [pc, #440]	@ (700048dc <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004722:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004724:	4a6d      	ldr	r2, [pc, #436]	@ (700048dc <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004726:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
7000472a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADC clock source configuration done later after clock selection check */
        break;
7000472c:	e00a      	b.n	70004744 <HAL_RCCEx_PeriphCLKConfig+0x324>

      case RCC_ADCCLKSOURCE_PLL3R: /* PLL3_R is used as clock source for ADC */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
7000472e:	4b6b      	ldr	r3, [pc, #428]	@ (700048dc <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004730:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004732:	4a6a      	ldr	r2, [pc, #424]	@ (700048dc <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004734:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70004738:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADC clock source configuration done later after clock selection check */
        break;
7000473a:	e003      	b.n	70004744 <HAL_RCCEx_PeriphCLKConfig+0x324>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
7000473c:	2301      	movs	r3, #1
7000473e:	75fb      	strb	r3, [r7, #23]
        break;
70004740:	e000      	b.n	70004744 <HAL_RCCEx_PeriphCLKConfig+0x324>
        break;
70004742:	bf00      	nop
    }

    if (ret == HAL_OK)
70004744:	7dfb      	ldrb	r3, [r7, #23]
70004746:	2b00      	cmp	r3, #0
70004748:	d109      	bne.n	7000475e <HAL_RCCEx_PeriphCLKConfig+0x33e>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
7000474a:	4b64      	ldr	r3, [pc, #400]	@ (700048dc <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000474c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
7000474e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
70004752:	687b      	ldr	r3, [r7, #4]
70004754:	695b      	ldr	r3, [r3, #20]
70004756:	4961      	ldr	r1, [pc, #388]	@ (700048dc <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004758:	4313      	orrs	r3, r2
7000475a:	64cb      	str	r3, [r1, #76]	@ 0x4c
7000475c:	e001      	b.n	70004762 <HAL_RCCEx_PeriphCLKConfig+0x342>
    }
    else
    {
      /* set overall return value */
      status = ret;
7000475e:	7dfb      	ldrb	r3, [r7, #23]
70004760:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- ADF1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
70004762:	687b      	ldr	r3, [r7, #4]
70004764:	681b      	ldr	r3, [r3, #0]
70004766:	f003 0320 	and.w	r3, r3, #32
7000476a:	2b00      	cmp	r3, #0
7000476c:	d03f      	beq.n	700047ee <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(PeriphClkInit->Adf1ClockSelection));

    switch (PeriphClkInit->Adf1ClockSelection)
7000476e:	687b      	ldr	r3, [r7, #4]
70004770:	699b      	ldr	r3, [r3, #24]
70004772:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
70004776:	d02a      	beq.n	700047ce <HAL_RCCEx_PeriphCLKConfig+0x3ae>
70004778:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
7000477c:	d824      	bhi.n	700047c8 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
7000477e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
70004782:	d024      	beq.n	700047ce <HAL_RCCEx_PeriphCLKConfig+0x3ae>
70004784:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
70004788:	d81e      	bhi.n	700047c8 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
7000478a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
7000478e:	d01e      	beq.n	700047ce <HAL_RCCEx_PeriphCLKConfig+0x3ae>
70004790:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
70004794:	d818      	bhi.n	700047c8 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
70004796:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
7000479a:	d00e      	beq.n	700047ba <HAL_RCCEx_PeriphCLKConfig+0x39a>
7000479c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
700047a0:	d812      	bhi.n	700047c8 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
700047a2:	2b00      	cmp	r3, #0
700047a4:	d013      	beq.n	700047ce <HAL_RCCEx_PeriphCLKConfig+0x3ae>
700047a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
700047aa:	d10d      	bne.n	700047c8 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
    {
      case RCC_ADF1CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for ADF1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
700047ac:	4b4b      	ldr	r3, [pc, #300]	@ (700048dc <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700047ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700047b0:	4a4a      	ldr	r2, [pc, #296]	@ (700048dc <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700047b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
700047b6:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADF1 clock source configuration done later after clock selection check */
        break;
700047b8:	e00a      	b.n	700047d0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>

      case RCC_ADF1CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for ADF1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
700047ba:	4b48      	ldr	r3, [pc, #288]	@ (700048dc <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700047bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700047be:	4a47      	ldr	r2, [pc, #284]	@ (700048dc <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700047c0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
700047c4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADF1 clock source configuration done later after clock selection check */
        break;
700047c6:	e003      	b.n	700047d0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
      case RCC_ADF1CLKSOURCE_HSI:    /* HSI is used as clock source for ADF1 */
        /* ADF1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
700047c8:	2301      	movs	r3, #1
700047ca:	75fb      	strb	r3, [r7, #23]
        break;
700047cc:	e000      	b.n	700047d0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
        break;
700047ce:	bf00      	nop
    }

    if (ret == HAL_OK)
700047d0:	7dfb      	ldrb	r3, [r7, #23]
700047d2:	2b00      	cmp	r3, #0
700047d4:	d109      	bne.n	700047ea <HAL_RCCEx_PeriphCLKConfig+0x3ca>
    {
      /* Set the source of ADF1 clock*/
      __HAL_RCC_ADF1_CONFIG(PeriphClkInit->Adf1ClockSelection);
700047d6:	4b41      	ldr	r3, [pc, #260]	@ (700048dc <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700047d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
700047da:	f423 02e0 	bic.w	r2, r3, #7340032	@ 0x700000
700047de:	687b      	ldr	r3, [r7, #4]
700047e0:	699b      	ldr	r3, [r3, #24]
700047e2:	493e      	ldr	r1, [pc, #248]	@ (700048dc <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700047e4:	4313      	orrs	r3, r2
700047e6:	64cb      	str	r3, [r1, #76]	@ 0x4c
700047e8:	e001      	b.n	700047ee <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    }
    else
    {
      /* set overall return value */
      status = ret;
700047ea:	7dfb      	ldrb	r3, [r7, #23]
700047ec:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------- CEC configuration ---------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
700047ee:	687b      	ldr	r3, [r7, #4]
700047f0:	681b      	ldr	r3, [r3, #0]
700047f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
700047f6:	2b00      	cmp	r3, #0
700047f8:	d008      	beq.n	7000480c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
700047fa:	4b38      	ldr	r3, [pc, #224]	@ (700048dc <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700047fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
700047fe:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
70004802:	687b      	ldr	r3, [r7, #4]
70004804:	69db      	ldr	r3, [r3, #28]
70004806:	4935      	ldr	r1, [pc, #212]	@ (700048dc <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004808:	4313      	orrs	r3, r2
7000480a:	650b      	str	r3, [r1, #80]	@ 0x50
  }

  /*---------------------- ETH1 REF configuration --------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1REF) == RCC_PERIPHCLK_ETH1REF)
7000480c:	687b      	ldr	r3, [r7, #4]
7000480e:	681b      	ldr	r3, [r3, #0]
70004810:	f003 0380 	and.w	r3, r3, #128	@ 0x80
70004814:	2b00      	cmp	r3, #0
70004816:	d008      	beq.n	7000482a <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1REFCLKSOURCE(PeriphClkInit->Eth1RefClockSelection));

    /* Configure the ETH1 REF clock source */
    __HAL_RCC_ETH1REF_CONFIG(PeriphClkInit->Eth1RefClockSelection);
70004818:	4b30      	ldr	r3, [pc, #192]	@ (700048dc <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000481a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
7000481c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
70004820:	687b      	ldr	r3, [r7, #4]
70004822:	6a1b      	ldr	r3, [r3, #32]
70004824:	492d      	ldr	r1, [pc, #180]	@ (700048dc <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004826:	4313      	orrs	r3, r2
70004828:	64cb      	str	r3, [r1, #76]	@ 0x4c
  }

  /*---------------------- ETH1PHY configuration --------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1PHY) == RCC_PERIPHCLK_ETH1PHY)
7000482a:	687b      	ldr	r3, [r7, #4]
7000482c:	681b      	ldr	r3, [r3, #0]
7000482e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70004832:	2b00      	cmp	r3, #0
70004834:	d020      	beq.n	70004878 <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1PHYCLKSOURCE(PeriphClkInit->Eth1PhyClockSelection));

    switch (PeriphClkInit->Eth1PhyClockSelection)
70004836:	687b      	ldr	r3, [r7, #4]
70004838:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
7000483a:	2b00      	cmp	r3, #0
7000483c:	d00c      	beq.n	70004858 <HAL_RCCEx_PeriphCLKConfig+0x438>
7000483e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
70004842:	d106      	bne.n	70004852 <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_ETH1PHYCLKSOURCE_HSE:    /* HSE is used as clock source for ETH PHY */
        /* ETH PHY clock source configuration done later after clock selection check */
        break;

      case RCC_ETH1PHYCLKSOURCE_PLL3S:  /* PLL3_S is used as clock source for ETH PHY */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_SCLK);
70004844:	4b25      	ldr	r3, [pc, #148]	@ (700048dc <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004846:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004848:	4a24      	ldr	r2, [pc, #144]	@ (700048dc <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000484a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
7000484e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ETH PHY clock source configuration done later after clock selection check */
        break;
70004850:	e003      	b.n	7000485a <HAL_RCCEx_PeriphCLKConfig+0x43a>

      default:
        ret = HAL_ERROR;
70004852:	2301      	movs	r3, #1
70004854:	75fb      	strb	r3, [r7, #23]
        break;
70004856:	e000      	b.n	7000485a <HAL_RCCEx_PeriphCLKConfig+0x43a>
        break;
70004858:	bf00      	nop
    }

    if (ret == HAL_OK)
7000485a:	7dfb      	ldrb	r3, [r7, #23]
7000485c:	2b00      	cmp	r3, #0
7000485e:	d109      	bne.n	70004874 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of ETH PHY clock*/
      __HAL_RCC_ETH1PHY_CONFIG(PeriphClkInit->Eth1PhyClockSelection);
70004860:	4b1e      	ldr	r3, [pc, #120]	@ (700048dc <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004862:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004864:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
70004868:	687b      	ldr	r3, [r7, #4]
7000486a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
7000486c:	491b      	ldr	r1, [pc, #108]	@ (700048dc <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000486e:	4313      	orrs	r3, r2
70004870:	64cb      	str	r3, [r1, #76]	@ 0x4c
70004872:	e001      	b.n	70004878 <HAL_RCCEx_PeriphCLKConfig+0x458>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004874:	7dfb      	ldrb	r3, [r7, #23]
70004876:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------- FDCAN configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
70004878:	687b      	ldr	r3, [r7, #4]
7000487a:	681b      	ldr	r3, [r3, #0]
7000487c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
70004880:	2b00      	cmp	r3, #0
70004882:	d02f      	beq.n	700048e4 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    switch (PeriphClkInit->FdcanClockSelection)
70004884:	687b      	ldr	r3, [r7, #4]
70004886:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70004888:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
7000488c:	d00e      	beq.n	700048ac <HAL_RCCEx_PeriphCLKConfig+0x48c>
7000488e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
70004892:	d812      	bhi.n	700048ba <HAL_RCCEx_PeriphCLKConfig+0x49a>
70004894:	2b00      	cmp	r3, #0
70004896:	d013      	beq.n	700048c0 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
70004898:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
7000489c:	d10d      	bne.n	700048ba <HAL_RCCEx_PeriphCLKConfig+0x49a>
    {
      case RCC_FDCANCLKSOURCE_PLL1Q: /* PLL1_Q is used as clock source for FDCAN kernel */
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
7000489e:	4b0f      	ldr	r3, [pc, #60]	@ (700048dc <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700048a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700048a2:	4a0e      	ldr	r2, [pc, #56]	@ (700048dc <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700048a4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
700048a8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FDCAN clock source configuration done later after clock selection check */
        break;
700048aa:	e00a      	b.n	700048c2 <HAL_RCCEx_PeriphCLKConfig+0x4a2>

      case RCC_FDCANCLKSOURCE_PLL2P: /* PLL2_P is used as clock source for FDCAN kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
700048ac:	4b0b      	ldr	r3, [pc, #44]	@ (700048dc <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700048ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700048b0:	4a0a      	ldr	r2, [pc, #40]	@ (700048dc <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700048b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
700048b6:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FDCAN clock source configuration done later after clock selection check */
        break;
700048b8:	e003      	b.n	700048c2 <HAL_RCCEx_PeriphCLKConfig+0x4a2>
      case RCC_FDCANCLKSOURCE_HSE:   /* HSE is used as clock source for FDCAN kernel */
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
700048ba:	2301      	movs	r3, #1
700048bc:	75fb      	strb	r3, [r7, #23]
        break;
700048be:	e000      	b.n	700048c2 <HAL_RCCEx_PeriphCLKConfig+0x4a2>
        break;
700048c0:	bf00      	nop
    }

    if (ret == HAL_OK)
700048c2:	7dfb      	ldrb	r3, [r7, #23]
700048c4:	2b00      	cmp	r3, #0
700048c6:	d10b      	bne.n	700048e0 <HAL_RCCEx_PeriphCLKConfig+0x4c0>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
700048c8:	4b04      	ldr	r3, [pc, #16]	@ (700048dc <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700048ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
700048cc:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
700048d0:	687b      	ldr	r3, [r7, #4]
700048d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
700048d4:	4901      	ldr	r1, [pc, #4]	@ (700048dc <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700048d6:	4313      	orrs	r3, r2
700048d8:	650b      	str	r3, [r1, #80]	@ 0x50
700048da:	e003      	b.n	700048e4 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
700048dc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
700048e0:	7dfb      	ldrb	r3, [r7, #23]
700048e2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C1/I3C1 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C1_I3C1) == RCC_PERIPHCLK_I2C1_I3C1)
700048e4:	687b      	ldr	r3, [r7, #4]
700048e6:	681b      	ldr	r3, [r3, #0]
700048e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
700048ec:	2b00      	cmp	r3, #0
700048ee:	d02c      	beq.n	7000494a <HAL_RCCEx_PeriphCLKConfig+0x52a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1_I3C1CLKSOURCE(PeriphClkInit->I2c1_I3c1ClockSelection));

    switch (PeriphClkInit->I2c1_I3c1ClockSelection)
700048f0:	687b      	ldr	r3, [r7, #4]
700048f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700048f4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
700048f8:	d017      	beq.n	7000492a <HAL_RCCEx_PeriphCLKConfig+0x50a>
700048fa:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
700048fe:	d811      	bhi.n	70004924 <HAL_RCCEx_PeriphCLKConfig+0x504>
70004900:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
70004904:	d011      	beq.n	7000492a <HAL_RCCEx_PeriphCLKConfig+0x50a>
70004906:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
7000490a:	d80b      	bhi.n	70004924 <HAL_RCCEx_PeriphCLKConfig+0x504>
7000490c:	2b00      	cmp	r3, #0
7000490e:	d00c      	beq.n	7000492a <HAL_RCCEx_PeriphCLKConfig+0x50a>
70004910:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
70004914:	d106      	bne.n	70004924 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      case RCC_I2C1_I3C1CLKSOURCE_PLL3R:   /* PLL3_R is used as clock source for I2C1/I3C1*/
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
70004916:	4b97      	ldr	r3, [pc, #604]	@ (70004b74 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004918:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000491a:	4a96      	ldr	r2, [pc, #600]	@ (70004b74 <HAL_RCCEx_PeriphCLKConfig+0x754>)
7000491c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70004920:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* I2C1/I3C1 clock source configuration done later after clock selection check */
        break;
70004922:	e003      	b.n	7000492c <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_I2C1_I3C1CLKSOURCE_CSI:     /* CSI is used as clock source for I2C1/I3C1*/
        /* I2C1/I3C1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004924:	2301      	movs	r3, #1
70004926:	75fb      	strb	r3, [r7, #23]
        break;
70004928:	e000      	b.n	7000492c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
7000492a:	bf00      	nop
    }

    if (ret == HAL_OK)
7000492c:	7dfb      	ldrb	r3, [r7, #23]
7000492e:	2b00      	cmp	r3, #0
70004930:	d109      	bne.n	70004946 <HAL_RCCEx_PeriphCLKConfig+0x526>
    {
      /* Set the source of I2C1/I3C1 clock*/
      __HAL_RCC_I2C1_I3C1_CONFIG(PeriphClkInit->I2c1_I3c1ClockSelection);
70004932:	4b90      	ldr	r3, [pc, #576]	@ (70004b74 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004934:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70004936:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
7000493a:	687b      	ldr	r3, [r7, #4]
7000493c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000493e:	498d      	ldr	r1, [pc, #564]	@ (70004b74 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004940:	4313      	orrs	r3, r2
70004942:	650b      	str	r3, [r1, #80]	@ 0x50
70004944:	e001      	b.n	7000494a <HAL_RCCEx_PeriphCLKConfig+0x52a>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004946:	7dfb      	ldrb	r3, [r7, #23]
70004948:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C2/I2C3 Configuration -------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C23) == RCC_PERIPHCLK_I2C23)
7000494a:	687b      	ldr	r3, [r7, #4]
7000494c:	681b      	ldr	r3, [r3, #0]
7000494e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
70004952:	2b00      	cmp	r3, #0
70004954:	d02c      	beq.n	700049b0 <HAL_RCCEx_PeriphCLKConfig+0x590>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C23CLKSOURCE(PeriphClkInit->I2c23ClockSelection));

    switch (PeriphClkInit->I2c23ClockSelection)
70004956:	687b      	ldr	r3, [r7, #4]
70004958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
7000495a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
7000495e:	d017      	beq.n	70004990 <HAL_RCCEx_PeriphCLKConfig+0x570>
70004960:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
70004964:	d811      	bhi.n	7000498a <HAL_RCCEx_PeriphCLKConfig+0x56a>
70004966:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
7000496a:	d011      	beq.n	70004990 <HAL_RCCEx_PeriphCLKConfig+0x570>
7000496c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70004970:	d80b      	bhi.n	7000498a <HAL_RCCEx_PeriphCLKConfig+0x56a>
70004972:	2b00      	cmp	r3, #0
70004974:	d00c      	beq.n	70004990 <HAL_RCCEx_PeriphCLKConfig+0x570>
70004976:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
7000497a:	d106      	bne.n	7000498a <HAL_RCCEx_PeriphCLKConfig+0x56a>
    {
      case RCC_I2C23CLKSOURCE_PLL3R:   /* PLL3_R is used as clock source for I2C2/I2C3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
7000497c:	4b7d      	ldr	r3, [pc, #500]	@ (70004b74 <HAL_RCCEx_PeriphCLKConfig+0x754>)
7000497e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004980:	4a7c      	ldr	r2, [pc, #496]	@ (70004b74 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004982:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70004986:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* I2C2/I2C3 clock source configuration done later after clock selection check */
        break;
70004988:	e003      	b.n	70004992 <HAL_RCCEx_PeriphCLKConfig+0x572>
      case RCC_I2C23CLKSOURCE_CSI:     /* CSI is used as clock source for I2C2/I2C3 */
        /* I2C2/I2C3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
7000498a:	2301      	movs	r3, #1
7000498c:	75fb      	strb	r3, [r7, #23]
        break;
7000498e:	e000      	b.n	70004992 <HAL_RCCEx_PeriphCLKConfig+0x572>
        break;
70004990:	bf00      	nop
    }

    if (ret == HAL_OK)
70004992:	7dfb      	ldrb	r3, [r7, #23]
70004994:	2b00      	cmp	r3, #0
70004996:	d109      	bne.n	700049ac <HAL_RCCEx_PeriphCLKConfig+0x58c>
    {
      /* Set the source of I2C2/I2C3 clock*/
      __HAL_RCC_I2C23_CONFIG(PeriphClkInit->I2c23ClockSelection);
70004998:	4b76      	ldr	r3, [pc, #472]	@ (70004b74 <HAL_RCCEx_PeriphCLKConfig+0x754>)
7000499a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
7000499c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
700049a0:	687b      	ldr	r3, [r7, #4]
700049a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
700049a4:	4973      	ldr	r1, [pc, #460]	@ (70004b74 <HAL_RCCEx_PeriphCLKConfig+0x754>)
700049a6:	4313      	orrs	r3, r2
700049a8:	650b      	str	r3, [r1, #80]	@ 0x50
700049aa:	e001      	b.n	700049b0 <HAL_RCCEx_PeriphCLKConfig+0x590>
    }
    else
    {
      /* set overall return value */
      status = ret;
700049ac:	7dfb      	ldrb	r3, [r7, #23]
700049ae:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
700049b0:	687b      	ldr	r3, [r7, #4]
700049b2:	681b      	ldr	r3, [r3, #0]
700049b4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
700049b8:	2b00      	cmp	r3, #0
700049ba:	d045      	beq.n	70004a48 <HAL_RCCEx_PeriphCLKConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    switch (PeriphClkInit->Lptim1ClockSelection)
700049bc:	687b      	ldr	r3, [r7, #4]
700049be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
700049c0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
700049c4:	d02a      	beq.n	70004a1c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
700049c6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
700049ca:	d824      	bhi.n	70004a16 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
700049cc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
700049d0:	d026      	beq.n	70004a20 <HAL_RCCEx_PeriphCLKConfig+0x600>
700049d2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
700049d6:	d81e      	bhi.n	70004a16 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
700049d8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
700049dc:	d022      	beq.n	70004a24 <HAL_RCCEx_PeriphCLKConfig+0x604>
700049de:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
700049e2:	d818      	bhi.n	70004a16 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
700049e4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
700049e8:	d00e      	beq.n	70004a08 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
700049ea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
700049ee:	d812      	bhi.n	70004a16 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
700049f0:	2b00      	cmp	r3, #0
700049f2:	d019      	beq.n	70004a28 <HAL_RCCEx_PeriphCLKConfig+0x608>
700049f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
700049f8:	d10d      	bne.n	70004a16 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
      case RCC_LPTIM1CLKSOURCE_PCLK1: /* PCLK1 as clock source for LPTIM1 */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P: /* PLL2_P is used as clock source for LPTIM1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
700049fa:	4b5e      	ldr	r3, [pc, #376]	@ (70004b74 <HAL_RCCEx_PeriphCLKConfig+0x754>)
700049fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700049fe:	4a5d      	ldr	r2, [pc, #372]	@ (70004b74 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004a00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70004a04:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
70004a06:	e010      	b.n	70004a2a <HAL_RCCEx_PeriphCLKConfig+0x60a>

      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3_R is used as clock source for LPTIM1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
70004a08:	4b5a      	ldr	r3, [pc, #360]	@ (70004b74 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004a0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004a0c:	4a59      	ldr	r2, [pc, #356]	@ (70004b74 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004a0e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70004a12:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
70004a14:	e009      	b.n	70004a2a <HAL_RCCEx_PeriphCLKConfig+0x60a>
        /* HSI, HSE, or CSI oscillator is used as clock source for LPTIM1 */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004a16:	2301      	movs	r3, #1
70004a18:	75fb      	strb	r3, [r7, #23]
        break;
70004a1a:	e006      	b.n	70004a2a <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
70004a1c:	bf00      	nop
70004a1e:	e004      	b.n	70004a2a <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
70004a20:	bf00      	nop
70004a22:	e002      	b.n	70004a2a <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
70004a24:	bf00      	nop
70004a26:	e000      	b.n	70004a2a <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
70004a28:	bf00      	nop
    }

    if (ret == HAL_OK)
70004a2a:	7dfb      	ldrb	r3, [r7, #23]
70004a2c:	2b00      	cmp	r3, #0
70004a2e:	d109      	bne.n	70004a44 <HAL_RCCEx_PeriphCLKConfig+0x624>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
70004a30:	4b50      	ldr	r3, [pc, #320]	@ (70004b74 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004a32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70004a34:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
70004a38:	687b      	ldr	r3, [r7, #4]
70004a3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70004a3c:	494d      	ldr	r1, [pc, #308]	@ (70004b74 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004a3e:	4313      	orrs	r3, r2
70004a40:	650b      	str	r3, [r1, #80]	@ 0x50
70004a42:	e001      	b.n	70004a48 <HAL_RCCEx_PeriphCLKConfig+0x628>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004a44:	7dfb      	ldrb	r3, [r7, #23]
70004a46:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2/LPTIM3 configuration -----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM23) == RCC_PERIPHCLK_LPTIM23)
70004a48:	687b      	ldr	r3, [r7, #4]
70004a4a:	681b      	ldr	r3, [r3, #0]
70004a4c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
70004a50:	2b00      	cmp	r3, #0
70004a52:	d045      	beq.n	70004ae0 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
  {
    switch (PeriphClkInit->Lptim23ClockSelection)
70004a54:	687b      	ldr	r3, [r7, #4]
70004a56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
70004a58:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
70004a5c:	d02a      	beq.n	70004ab4 <HAL_RCCEx_PeriphCLKConfig+0x694>
70004a5e:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
70004a62:	d824      	bhi.n	70004aae <HAL_RCCEx_PeriphCLKConfig+0x68e>
70004a64:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
70004a68:	d026      	beq.n	70004ab8 <HAL_RCCEx_PeriphCLKConfig+0x698>
70004a6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
70004a6e:	d81e      	bhi.n	70004aae <HAL_RCCEx_PeriphCLKConfig+0x68e>
70004a70:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
70004a74:	d022      	beq.n	70004abc <HAL_RCCEx_PeriphCLKConfig+0x69c>
70004a76:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
70004a7a:	d818      	bhi.n	70004aae <HAL_RCCEx_PeriphCLKConfig+0x68e>
70004a7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70004a80:	d00e      	beq.n	70004aa0 <HAL_RCCEx_PeriphCLKConfig+0x680>
70004a82:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70004a86:	d812      	bhi.n	70004aae <HAL_RCCEx_PeriphCLKConfig+0x68e>
70004a88:	2b00      	cmp	r3, #0
70004a8a:	d019      	beq.n	70004ac0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
70004a8c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
70004a90:	d10d      	bne.n	70004aae <HAL_RCCEx_PeriphCLKConfig+0x68e>
      case RCC_LPTIM23CLKSOURCE_PCLK4: /* PCLK4 as clock source for LPTIM2/LPTIM3 */
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM23CLKSOURCE_PLL2P: /* PLL2_P is used as clock source for LPTIM2/LPTIM3 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70004a92:	4b38      	ldr	r3, [pc, #224]	@ (70004b74 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004a94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004a96:	4a37      	ldr	r2, [pc, #220]	@ (70004b74 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004a98:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70004a9c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;
70004a9e:	e010      	b.n	70004ac2 <HAL_RCCEx_PeriphCLKConfig+0x6a2>

      case RCC_LPTIM23CLKSOURCE_PLL3R: /* PLL3_R is used as clock source for LPTIM2/LPTIM3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
70004aa0:	4b34      	ldr	r3, [pc, #208]	@ (70004b74 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004aa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004aa4:	4a33      	ldr	r2, [pc, #204]	@ (70004b74 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004aa6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70004aaa:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;
70004aac:	e009      	b.n	70004ac2 <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004aae:	2301      	movs	r3, #1
70004ab0:	75fb      	strb	r3, [r7, #23]
        break;
70004ab2:	e006      	b.n	70004ac2 <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
70004ab4:	bf00      	nop
70004ab6:	e004      	b.n	70004ac2 <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
70004ab8:	bf00      	nop
70004aba:	e002      	b.n	70004ac2 <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
70004abc:	bf00      	nop
70004abe:	e000      	b.n	70004ac2 <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
70004ac0:	bf00      	nop
    }

    if (ret == HAL_OK)
70004ac2:	7dfb      	ldrb	r3, [r7, #23]
70004ac4:	2b00      	cmp	r3, #0
70004ac6:	d109      	bne.n	70004adc <HAL_RCCEx_PeriphCLKConfig+0x6bc>
    {
      /* Set the source of LPTIM2/LPTIM3 clock*/
      __HAL_RCC_LPTIM23_CONFIG(PeriphClkInit->Lptim23ClockSelection);
70004ac8:	4b2a      	ldr	r3, [pc, #168]	@ (70004b74 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004aca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
70004acc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
70004ad0:	687b      	ldr	r3, [r7, #4]
70004ad2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
70004ad4:	4927      	ldr	r1, [pc, #156]	@ (70004b74 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004ad6:	4313      	orrs	r3, r2
70004ad8:	658b      	str	r3, [r1, #88]	@ 0x58
70004ada:	e001      	b.n	70004ae0 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004adc:	7dfb      	ldrb	r3, [r7, #23]
70004ade:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM4/LPTIM5 configuration -----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM45) == RCC_PERIPHCLK_LPTIM45)
70004ae0:	687b      	ldr	r3, [r7, #4]
70004ae2:	681b      	ldr	r3, [r3, #0]
70004ae4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
70004ae8:	2b00      	cmp	r3, #0
70004aea:	d047      	beq.n	70004b7c <HAL_RCCEx_PeriphCLKConfig+0x75c>
  {
    switch (PeriphClkInit->Lptim45ClockSelection)
70004aec:	687b      	ldr	r3, [r7, #4]
70004aee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
70004af0:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
70004af4:	d02a      	beq.n	70004b4c <HAL_RCCEx_PeriphCLKConfig+0x72c>
70004af6:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
70004afa:	d824      	bhi.n	70004b46 <HAL_RCCEx_PeriphCLKConfig+0x726>
70004afc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
70004b00:	d026      	beq.n	70004b50 <HAL_RCCEx_PeriphCLKConfig+0x730>
70004b02:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
70004b06:	d81e      	bhi.n	70004b46 <HAL_RCCEx_PeriphCLKConfig+0x726>
70004b08:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
70004b0c:	d022      	beq.n	70004b54 <HAL_RCCEx_PeriphCLKConfig+0x734>
70004b0e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
70004b12:	d818      	bhi.n	70004b46 <HAL_RCCEx_PeriphCLKConfig+0x726>
70004b14:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
70004b18:	d00e      	beq.n	70004b38 <HAL_RCCEx_PeriphCLKConfig+0x718>
70004b1a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
70004b1e:	d812      	bhi.n	70004b46 <HAL_RCCEx_PeriphCLKConfig+0x726>
70004b20:	2b00      	cmp	r3, #0
70004b22:	d019      	beq.n	70004b58 <HAL_RCCEx_PeriphCLKConfig+0x738>
70004b24:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
70004b28:	d10d      	bne.n	70004b46 <HAL_RCCEx_PeriphCLKConfig+0x726>
      case RCC_LPTIM45CLKSOURCE_PCLK4:  /* PCLK4 as clock source for LPTIM4/LPTIM5 */
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM45CLKSOURCE_PLL2P: /* PLL2 is used as clock source for LPTIM4/LPTIM5 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70004b2a:	4b12      	ldr	r3, [pc, #72]	@ (70004b74 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004b2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004b2e:	4a11      	ldr	r2, [pc, #68]	@ (70004b74 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004b30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70004b34:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;
70004b36:	e010      	b.n	70004b5a <HAL_RCCEx_PeriphCLKConfig+0x73a>

      case RCC_LPTIM45CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM4/LPTIM5 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
70004b38:	4b0e      	ldr	r3, [pc, #56]	@ (70004b74 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004b3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004b3c:	4a0d      	ldr	r2, [pc, #52]	@ (70004b74 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004b3e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70004b42:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;
70004b44:	e009      	b.n	70004b5a <HAL_RCCEx_PeriphCLKConfig+0x73a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM4/LPTIM5 clock */
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004b46:	2301      	movs	r3, #1
70004b48:	75fb      	strb	r3, [r7, #23]
        break;
70004b4a:	e006      	b.n	70004b5a <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
70004b4c:	bf00      	nop
70004b4e:	e004      	b.n	70004b5a <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
70004b50:	bf00      	nop
70004b52:	e002      	b.n	70004b5a <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
70004b54:	bf00      	nop
70004b56:	e000      	b.n	70004b5a <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
70004b58:	bf00      	nop
    }

    if (ret == HAL_OK)
70004b5a:	7dfb      	ldrb	r3, [r7, #23]
70004b5c:	2b00      	cmp	r3, #0
70004b5e:	d10b      	bne.n	70004b78 <HAL_RCCEx_PeriphCLKConfig+0x758>
    {
      /* Set the source of LPTIM4/LPTIM5 clock */
      __HAL_RCC_LPTIM45_CONFIG(PeriphClkInit->Lptim45ClockSelection);
70004b60:	4b04      	ldr	r3, [pc, #16]	@ (70004b74 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004b62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
70004b64:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
70004b68:	687b      	ldr	r3, [r7, #4]
70004b6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
70004b6c:	4901      	ldr	r1, [pc, #4]	@ (70004b74 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004b6e:	4313      	orrs	r3, r2
70004b70:	658b      	str	r3, [r1, #88]	@ 0x58
70004b72:	e003      	b.n	70004b7c <HAL_RCCEx_PeriphCLKConfig+0x75c>
70004b74:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
70004b78:	7dfb      	ldrb	r3, [r7, #23]
70004b7a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
70004b7c:	687b      	ldr	r3, [r7, #4]
70004b7e:	681b      	ldr	r3, [r3, #0]
70004b80:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
70004b84:	2b00      	cmp	r3, #0
70004b86:	d034      	beq.n	70004bf2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    switch (PeriphClkInit->Lpuart1ClockSelection)
70004b88:	687b      	ldr	r3, [r7, #4]
70004b8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
70004b8c:	2b05      	cmp	r3, #5
70004b8e:	d81d      	bhi.n	70004bcc <HAL_RCCEx_PeriphCLKConfig+0x7ac>
70004b90:	a201      	add	r2, pc, #4	@ (adr r2, 70004b98 <HAL_RCCEx_PeriphCLKConfig+0x778>)
70004b92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70004b96:	bf00      	nop
70004b98:	70004bd3 	.word	0x70004bd3
70004b9c:	70004bb1 	.word	0x70004bb1
70004ba0:	70004bbf 	.word	0x70004bbf
70004ba4:	70004bd3 	.word	0x70004bd3
70004ba8:	70004bd3 	.word	0x70004bd3
70004bac:	70004bd3 	.word	0x70004bd3
      case RCC_LPUART1CLKSOURCE_PCLK4: /* PCLK4 selected as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q: /* PLL2_Q is used as clock source for LPUART1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
70004bb0:	4b91      	ldr	r3, [pc, #580]	@ (70004df8 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004bb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004bb4:	4a90      	ldr	r2, [pc, #576]	@ (70004df8 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004bb6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
70004bba:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
70004bbc:	e00a      	b.n	70004bd4 <HAL_RCCEx_PeriphCLKConfig+0x7b4>

      case RCC_LPUART1CLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for LPUART1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
70004bbe:	4b8e      	ldr	r3, [pc, #568]	@ (70004df8 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004bc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004bc2:	4a8d      	ldr	r2, [pc, #564]	@ (70004df8 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004bc4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70004bc8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
70004bca:	e003      	b.n	70004bd4 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004bcc:	2301      	movs	r3, #1
70004bce:	75fb      	strb	r3, [r7, #23]
        break;
70004bd0:	e000      	b.n	70004bd4 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
        break;
70004bd2:	bf00      	nop
    }

    if (ret == HAL_OK)
70004bd4:	7dfb      	ldrb	r3, [r7, #23]
70004bd6:	2b00      	cmp	r3, #0
70004bd8:	d109      	bne.n	70004bee <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
70004bda:	4b87      	ldr	r3, [pc, #540]	@ (70004df8 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004bdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
70004bde:	f023 0207 	bic.w	r2, r3, #7
70004be2:	687b      	ldr	r3, [r7, #4]
70004be4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
70004be6:	4984      	ldr	r1, [pc, #528]	@ (70004df8 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004be8:	4313      	orrs	r3, r2
70004bea:	658b      	str	r3, [r1, #88]	@ 0x58
70004bec:	e001      	b.n	70004bf2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004bee:	7dfb      	ldrb	r3, [r7, #23]
70004bf0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LTDC Configuration ----------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
70004bf2:	687b      	ldr	r3, [r7, #4]
70004bf4:	681b      	ldr	r3, [r3, #0]
70004bf6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
70004bfa:	2b00      	cmp	r3, #0
70004bfc:	d005      	beq.n	70004c0a <HAL_RCCEx_PeriphCLKConfig+0x7ea>
  {
    /* LTDC internally connected to PLL3_R output clock */
    __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
70004bfe:	4b7e      	ldr	r3, [pc, #504]	@ (70004df8 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004c00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004c02:	4a7d      	ldr	r2, [pc, #500]	@ (70004df8 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004c04:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70004c08:	62d3      	str	r3, [r2, #44]	@ 0x2c
  }

  /*---------------------------- PSSI configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PSSI) == RCC_PERIPHCLK_PSSI)
70004c0a:	687b      	ldr	r3, [r7, #4]
70004c0c:	681b      	ldr	r3, [r3, #0]
70004c0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70004c12:	2b00      	cmp	r3, #0
70004c14:	d021      	beq.n	70004c5a <HAL_RCCEx_PeriphCLKConfig+0x83a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_PSSICLKSOURCE(PeriphClkInit->PssiClockSelection));

    switch (PeriphClkInit->PssiClockSelection)
70004c16:	687b      	ldr	r3, [r7, #4]
70004c18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
70004c1a:	2b00      	cmp	r3, #0
70004c1c:	d003      	beq.n	70004c26 <HAL_RCCEx_PeriphCLKConfig+0x806>
70004c1e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
70004c22:	d00a      	beq.n	70004c3a <HAL_RCCEx_PeriphCLKConfig+0x81a>
70004c24:	e006      	b.n	70004c34 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      case RCC_PSSICLKSOURCE_PLL3R:  /* PLL3_R is used as clock source for PSSI */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
70004c26:	4b74      	ldr	r3, [pc, #464]	@ (70004df8 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004c28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004c2a:	4a73      	ldr	r2, [pc, #460]	@ (70004df8 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004c2c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70004c30:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* PSSI clock source configuration done later after clock selection check */
        break;
70004c32:	e003      	b.n	70004c3c <HAL_RCCEx_PeriphCLKConfig+0x81c>
        /* HSI, HSE, or CSI oscillator is used as source of PSSI clock */
        /* PSSI clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004c34:	2301      	movs	r3, #1
70004c36:	75fb      	strb	r3, [r7, #23]
        break;
70004c38:	e000      	b.n	70004c3c <HAL_RCCEx_PeriphCLKConfig+0x81c>
        break;
70004c3a:	bf00      	nop
    }

    if (ret == HAL_OK)
70004c3c:	7dfb      	ldrb	r3, [r7, #23]
70004c3e:	2b00      	cmp	r3, #0
70004c40:	d109      	bne.n	70004c56 <HAL_RCCEx_PeriphCLKConfig+0x836>
    {
      /* Set the source of PSSI clock*/
      __HAL_RCC_PSSI_CONFIG(PeriphClkInit->PssiClockSelection);
70004c42:	4b6d      	ldr	r3, [pc, #436]	@ (70004df8 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004c44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004c46:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
70004c4a:	687b      	ldr	r3, [r7, #4]
70004c4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
70004c4e:	496a      	ldr	r1, [pc, #424]	@ (70004df8 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004c50:	4313      	orrs	r3, r2
70004c52:	64cb      	str	r3, [r1, #76]	@ 0x4c
70004c54:	e001      	b.n	70004c5a <HAL_RCCEx_PeriphCLKConfig+0x83a>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004c56:	7dfb      	ldrb	r3, [r7, #23]
70004c58:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
70004c5a:	687b      	ldr	r3, [r7, #4]
70004c5c:	681b      	ldr	r3, [r3, #0]
70004c5e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
70004c62:	2b00      	cmp	r3, #0
70004c64:	d043      	beq.n	70004cee <HAL_RCCEx_PeriphCLKConfig+0x8ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
70004c66:	687b      	ldr	r3, [r7, #4]
70004c68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004c6a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
70004c6e:	d02c      	beq.n	70004cca <HAL_RCCEx_PeriphCLKConfig+0x8aa>
70004c70:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
70004c74:	d826      	bhi.n	70004cc4 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
70004c76:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
70004c7a:	d028      	beq.n	70004cce <HAL_RCCEx_PeriphCLKConfig+0x8ae>
70004c7c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
70004c80:	d820      	bhi.n	70004cc4 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
70004c82:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
70004c86:	d016      	beq.n	70004cb6 <HAL_RCCEx_PeriphCLKConfig+0x896>
70004c88:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
70004c8c:	d81a      	bhi.n	70004cc4 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
70004c8e:	2b00      	cmp	r3, #0
70004c90:	d003      	beq.n	70004c9a <HAL_RCCEx_PeriphCLKConfig+0x87a>
70004c92:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
70004c96:	d007      	beq.n	70004ca8 <HAL_RCCEx_PeriphCLKConfig+0x888>
70004c98:	e014      	b.n	70004cc4 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
    {
      case RCC_SAI1CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SAI1 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
70004c9a:	4b57      	ldr	r3, [pc, #348]	@ (70004df8 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004c9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004c9e:	4a56      	ldr	r2, [pc, #344]	@ (70004df8 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004ca0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70004ca4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI1 clock source configuration done later after clock selection check */
        break;
70004ca6:	e013      	b.n	70004cd0 <HAL_RCCEx_PeriphCLKConfig+0x8b0>

      case RCC_SAI1CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SAI1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70004ca8:	4b53      	ldr	r3, [pc, #332]	@ (70004df8 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004caa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004cac:	4a52      	ldr	r2, [pc, #328]	@ (70004df8 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004cae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70004cb2:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI1 clock source configuration done later after clock selection check */
        break;
70004cb4:	e00c      	b.n	70004cd0 <HAL_RCCEx_PeriphCLKConfig+0x8b0>

      case RCC_SAI1CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SAI1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
70004cb6:	4b50      	ldr	r3, [pc, #320]	@ (70004df8 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004cb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004cba:	4a4f      	ldr	r2, [pc, #316]	@ (70004df8 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004cbc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
70004cc0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI1 clock source configuration done later after clock selection check */
        break;
70004cc2:	e005      	b.n	70004cd0 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004cc4:	2301      	movs	r3, #1
70004cc6:	75fb      	strb	r3, [r7, #23]
        break;
70004cc8:	e002      	b.n	70004cd0 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
        break;
70004cca:	bf00      	nop
70004ccc:	e000      	b.n	70004cd0 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
        break;
70004cce:	bf00      	nop
    }

    if (ret == HAL_OK)
70004cd0:	7dfb      	ldrb	r3, [r7, #23]
70004cd2:	2b00      	cmp	r3, #0
70004cd4:	d109      	bne.n	70004cea <HAL_RCCEx_PeriphCLKConfig+0x8ca>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
70004cd6:	4b48      	ldr	r3, [pc, #288]	@ (70004df8 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004cd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
70004cda:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
70004cde:	687b      	ldr	r3, [r7, #4]
70004ce0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004ce2:	4945      	ldr	r1, [pc, #276]	@ (70004df8 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004ce4:	4313      	orrs	r3, r2
70004ce6:	654b      	str	r3, [r1, #84]	@ 0x54
70004ce8:	e001      	b.n	70004cee <HAL_RCCEx_PeriphCLKConfig+0x8ce>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004cea:	7dfb      	ldrb	r3, [r7, #23]
70004cec:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI2 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
70004cee:	687b      	ldr	r3, [r7, #4]
70004cf0:	681b      	ldr	r3, [r3, #0]
70004cf2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
70004cf6:	2b00      	cmp	r3, #0
70004cf8:	d04b      	beq.n	70004d92 <HAL_RCCEx_PeriphCLKConfig+0x972>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    switch (PeriphClkInit->Sai2ClockSelection)
70004cfa:	687b      	ldr	r3, [r7, #4]
70004cfc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70004cfe:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
70004d02:	d032      	beq.n	70004d6a <HAL_RCCEx_PeriphCLKConfig+0x94a>
70004d04:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
70004d08:	d82c      	bhi.n	70004d64 <HAL_RCCEx_PeriphCLKConfig+0x944>
70004d0a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
70004d0e:	d02e      	beq.n	70004d6e <HAL_RCCEx_PeriphCLKConfig+0x94e>
70004d10:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
70004d14:	d826      	bhi.n	70004d64 <HAL_RCCEx_PeriphCLKConfig+0x944>
70004d16:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
70004d1a:	d02a      	beq.n	70004d72 <HAL_RCCEx_PeriphCLKConfig+0x952>
70004d1c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
70004d20:	d820      	bhi.n	70004d64 <HAL_RCCEx_PeriphCLKConfig+0x944>
70004d22:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
70004d26:	d016      	beq.n	70004d56 <HAL_RCCEx_PeriphCLKConfig+0x936>
70004d28:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
70004d2c:	d81a      	bhi.n	70004d64 <HAL_RCCEx_PeriphCLKConfig+0x944>
70004d2e:	2b00      	cmp	r3, #0
70004d30:	d003      	beq.n	70004d3a <HAL_RCCEx_PeriphCLKConfig+0x91a>
70004d32:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
70004d36:	d007      	beq.n	70004d48 <HAL_RCCEx_PeriphCLKConfig+0x928>
70004d38:	e014      	b.n	70004d64 <HAL_RCCEx_PeriphCLKConfig+0x944>
    {
      case RCC_SAI2CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SAI2 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
70004d3a:	4b2f      	ldr	r3, [pc, #188]	@ (70004df8 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004d3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004d3e:	4a2e      	ldr	r2, [pc, #184]	@ (70004df8 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004d40:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70004d44:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI2 clock source configuration done later after clock selection check */
        break;
70004d46:	e015      	b.n	70004d74 <HAL_RCCEx_PeriphCLKConfig+0x954>

      case RCC_SAI2CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SAI2 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70004d48:	4b2b      	ldr	r3, [pc, #172]	@ (70004df8 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004d4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004d4c:	4a2a      	ldr	r2, [pc, #168]	@ (70004df8 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004d4e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70004d52:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI2 clock source configuration done later after clock selection check */
        break;
70004d54:	e00e      	b.n	70004d74 <HAL_RCCEx_PeriphCLKConfig+0x954>

      case RCC_SAI2CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SAI2 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
70004d56:	4b28      	ldr	r3, [pc, #160]	@ (70004df8 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004d58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004d5a:	4a27      	ldr	r2, [pc, #156]	@ (70004df8 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004d5c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
70004d60:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI2 clock source configuration done later after clock selection check */
        break;
70004d62:	e007      	b.n	70004d74 <HAL_RCCEx_PeriphCLKConfig+0x954>
      case RCC_SAI2CLKSOURCE_SPDIF: /* SPDIF clock is used as source of SAI2 clock */
        /* SAI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004d64:	2301      	movs	r3, #1
70004d66:	75fb      	strb	r3, [r7, #23]
        break;
70004d68:	e004      	b.n	70004d74 <HAL_RCCEx_PeriphCLKConfig+0x954>
        break;
70004d6a:	bf00      	nop
70004d6c:	e002      	b.n	70004d74 <HAL_RCCEx_PeriphCLKConfig+0x954>
        break;
70004d6e:	bf00      	nop
70004d70:	e000      	b.n	70004d74 <HAL_RCCEx_PeriphCLKConfig+0x954>
        break;
70004d72:	bf00      	nop
    }

    if (ret == HAL_OK)
70004d74:	7dfb      	ldrb	r3, [r7, #23]
70004d76:	2b00      	cmp	r3, #0
70004d78:	d109      	bne.n	70004d8e <HAL_RCCEx_PeriphCLKConfig+0x96e>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
70004d7a:	4b1f      	ldr	r3, [pc, #124]	@ (70004df8 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004d7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
70004d7e:	f423 02e0 	bic.w	r2, r3, #7340032	@ 0x700000
70004d82:	687b      	ldr	r3, [r7, #4]
70004d84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70004d86:	491c      	ldr	r1, [pc, #112]	@ (70004df8 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004d88:	4313      	orrs	r3, r2
70004d8a:	654b      	str	r3, [r1, #84]	@ 0x54
70004d8c:	e001      	b.n	70004d92 <HAL_RCCEx_PeriphCLKConfig+0x972>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004d8e:	7dfb      	ldrb	r3, [r7, #23]
70004d90:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPDIFRX configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
70004d92:	687b      	ldr	r3, [r7, #4]
70004d94:	681b      	ldr	r3, [r3, #0]
70004d96:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
70004d9a:	2b00      	cmp	r3, #0
70004d9c:	d03e      	beq.n	70004e1c <HAL_RCCEx_PeriphCLKConfig+0x9fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifrxClockSelection));

    switch (PeriphClkInit->SpdifrxClockSelection)
70004d9e:	687b      	ldr	r3, [r7, #4]
70004da0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
70004da2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
70004da6:	d029      	beq.n	70004dfc <HAL_RCCEx_PeriphCLKConfig+0x9dc>
70004da8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
70004dac:	d820      	bhi.n	70004df0 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
70004dae:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
70004db2:	d016      	beq.n	70004de2 <HAL_RCCEx_PeriphCLKConfig+0x9c2>
70004db4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
70004db8:	d81a      	bhi.n	70004df0 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
70004dba:	2b00      	cmp	r3, #0
70004dbc:	d003      	beq.n	70004dc6 <HAL_RCCEx_PeriphCLKConfig+0x9a6>
70004dbe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
70004dc2:	d007      	beq.n	70004dd4 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
70004dc4:	e014      	b.n	70004df0 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL1Q: /* PLL1_Q is used as clock source for SPDIFRX */
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
70004dc6:	4b0c      	ldr	r3, [pc, #48]	@ (70004df8 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004dc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004dca:	4a0b      	ldr	r2, [pc, #44]	@ (70004df8 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004dcc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70004dd0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
70004dd2:	e014      	b.n	70004dfe <HAL_RCCEx_PeriphCLKConfig+0x9de>

      case RCC_SPDIFRXCLKSOURCE_PLL2R: /* PLL2_R is used as clock source for SPDIFRX */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_RCLK);
70004dd4:	4b08      	ldr	r3, [pc, #32]	@ (70004df8 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004dd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004dd8:	4a07      	ldr	r2, [pc, #28]	@ (70004df8 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004dda:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
70004dde:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
70004de0:	e00d      	b.n	70004dfe <HAL_RCCEx_PeriphCLKConfig+0x9de>

      case RCC_SPDIFRXCLKSOURCE_PLL3R:  /* PLL3_R is used as clock source for SPDIFRX */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
70004de2:	4b05      	ldr	r3, [pc, #20]	@ (70004df8 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004de4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004de6:	4a04      	ldr	r2, [pc, #16]	@ (70004df8 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004de8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70004dec:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
70004dee:	e006      	b.n	70004dfe <HAL_RCCEx_PeriphCLKConfig+0x9de>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004df0:	2301      	movs	r3, #1
70004df2:	75fb      	strb	r3, [r7, #23]
        break;
70004df4:	e003      	b.n	70004dfe <HAL_RCCEx_PeriphCLKConfig+0x9de>
70004df6:	bf00      	nop
70004df8:	58024400 	.word	0x58024400
        break;
70004dfc:	bf00      	nop
    }

    if (ret == HAL_OK)
70004dfe:	7dfb      	ldrb	r3, [r7, #23]
70004e00:	2b00      	cmp	r3, #0
70004e02:	d109      	bne.n	70004e18 <HAL_RCCEx_PeriphCLKConfig+0x9f8>
    {
      /* Set the source of SPDIFRX clock */
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
70004e04:	4b8e      	ldr	r3, [pc, #568]	@ (70005040 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004e06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70004e08:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
70004e0c:	687b      	ldr	r3, [r7, #4]
70004e0e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
70004e10:	498b      	ldr	r1, [pc, #556]	@ (70005040 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004e12:	4313      	orrs	r3, r2
70004e14:	650b      	str	r3, [r1, #80]	@ 0x50
70004e16:	e001      	b.n	70004e1c <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004e18:	7dfb      	ldrb	r3, [r7, #23]
70004e1a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
70004e1c:	687b      	ldr	r3, [r7, #4]
70004e1e:	681b      	ldr	r3, [r3, #0]
70004e20:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
70004e24:	2b00      	cmp	r3, #0
70004e26:	d043      	beq.n	70004eb0 <HAL_RCCEx_PeriphCLKConfig+0xa90>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(PeriphClkInit->Spi1ClockSelection));

    switch (PeriphClkInit->Spi1ClockSelection)
70004e28:	687b      	ldr	r3, [r7, #4]
70004e2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
70004e2c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
70004e30:	d02c      	beq.n	70004e8c <HAL_RCCEx_PeriphCLKConfig+0xa6c>
70004e32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
70004e36:	d826      	bhi.n	70004e86 <HAL_RCCEx_PeriphCLKConfig+0xa66>
70004e38:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
70004e3c:	d028      	beq.n	70004e90 <HAL_RCCEx_PeriphCLKConfig+0xa70>
70004e3e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
70004e42:	d820      	bhi.n	70004e86 <HAL_RCCEx_PeriphCLKConfig+0xa66>
70004e44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70004e48:	d016      	beq.n	70004e78 <HAL_RCCEx_PeriphCLKConfig+0xa58>
70004e4a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70004e4e:	d81a      	bhi.n	70004e86 <HAL_RCCEx_PeriphCLKConfig+0xa66>
70004e50:	2b00      	cmp	r3, #0
70004e52:	d003      	beq.n	70004e5c <HAL_RCCEx_PeriphCLKConfig+0xa3c>
70004e54:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
70004e58:	d007      	beq.n	70004e6a <HAL_RCCEx_PeriphCLKConfig+0xa4a>
70004e5a:	e014      	b.n	70004e86 <HAL_RCCEx_PeriphCLKConfig+0xa66>
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SPI1 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
70004e5c:	4b78      	ldr	r3, [pc, #480]	@ (70005040 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004e5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004e60:	4a77      	ldr	r2, [pc, #476]	@ (70005040 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004e62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70004e66:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI1 clock source configuration done later after clock selection check */
        break;
70004e68:	e013      	b.n	70004e92 <HAL_RCCEx_PeriphCLKConfig+0xa72>

      case RCC_SPI1CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SPI1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70004e6a:	4b75      	ldr	r3, [pc, #468]	@ (70005040 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004e6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004e6e:	4a74      	ldr	r2, [pc, #464]	@ (70005040 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004e70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70004e74:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI1 clock source configuration done later after clock selection check */
        break;
70004e76:	e00c      	b.n	70004e92 <HAL_RCCEx_PeriphCLKConfig+0xa72>

      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SPI1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
70004e78:	4b71      	ldr	r3, [pc, #452]	@ (70005040 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004e7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004e7c:	4a70      	ldr	r2, [pc, #448]	@ (70005040 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004e7e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
70004e82:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI1 clock source configuration done later after clock selection check */
        break;
70004e84:	e005      	b.n	70004e92 <HAL_RCCEx_PeriphCLKConfig+0xa72>
      case RCC_SPI1CLKSOURCE_CLKP:  /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004e86:	2301      	movs	r3, #1
70004e88:	75fb      	strb	r3, [r7, #23]
        break;
70004e8a:	e002      	b.n	70004e92 <HAL_RCCEx_PeriphCLKConfig+0xa72>
        break;
70004e8c:	bf00      	nop
70004e8e:	e000      	b.n	70004e92 <HAL_RCCEx_PeriphCLKConfig+0xa72>
        break;
70004e90:	bf00      	nop
    }

    if (ret == HAL_OK)
70004e92:	7dfb      	ldrb	r3, [r7, #23]
70004e94:	2b00      	cmp	r3, #0
70004e96:	d109      	bne.n	70004eac <HAL_RCCEx_PeriphCLKConfig+0xa8c>
    {
      /* Set the source of SPI1 clock*/
      __HAL_RCC_SPI1_CONFIG(PeriphClkInit->Spi1ClockSelection);
70004e98:	4b69      	ldr	r3, [pc, #420]	@ (70005040 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004e9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
70004e9c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
70004ea0:	687b      	ldr	r3, [r7, #4]
70004ea2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
70004ea4:	4966      	ldr	r1, [pc, #408]	@ (70005040 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004ea6:	4313      	orrs	r3, r2
70004ea8:	654b      	str	r3, [r1, #84]	@ 0x54
70004eaa:	e001      	b.n	70004eb0 <HAL_RCCEx_PeriphCLKConfig+0xa90>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004eac:	7dfb      	ldrb	r3, [r7, #23]
70004eae:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI2/SPI3 configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI23) == RCC_PERIPHCLK_SPI23)
70004eb0:	687b      	ldr	r3, [r7, #4]
70004eb2:	681b      	ldr	r3, [r3, #0]
70004eb4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
70004eb8:	2b00      	cmp	r3, #0
70004eba:	d03c      	beq.n	70004f36 <HAL_RCCEx_PeriphCLKConfig+0xb16>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI23CLKSOURCE(PeriphClkInit->Spi23ClockSelection));

    switch (PeriphClkInit->Spi23ClockSelection)
70004ebc:	687b      	ldr	r3, [r7, #4]
70004ebe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
70004ec0:	2b40      	cmp	r3, #64	@ 0x40
70004ec2:	d026      	beq.n	70004f12 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
70004ec4:	2b40      	cmp	r3, #64	@ 0x40
70004ec6:	d821      	bhi.n	70004f0c <HAL_RCCEx_PeriphCLKConfig+0xaec>
70004ec8:	2b30      	cmp	r3, #48	@ 0x30
70004eca:	d024      	beq.n	70004f16 <HAL_RCCEx_PeriphCLKConfig+0xaf6>
70004ecc:	2b30      	cmp	r3, #48	@ 0x30
70004ece:	d81d      	bhi.n	70004f0c <HAL_RCCEx_PeriphCLKConfig+0xaec>
70004ed0:	2b20      	cmp	r3, #32
70004ed2:	d014      	beq.n	70004efe <HAL_RCCEx_PeriphCLKConfig+0xade>
70004ed4:	2b20      	cmp	r3, #32
70004ed6:	d819      	bhi.n	70004f0c <HAL_RCCEx_PeriphCLKConfig+0xaec>
70004ed8:	2b00      	cmp	r3, #0
70004eda:	d002      	beq.n	70004ee2 <HAL_RCCEx_PeriphCLKConfig+0xac2>
70004edc:	2b10      	cmp	r3, #16
70004ede:	d007      	beq.n	70004ef0 <HAL_RCCEx_PeriphCLKConfig+0xad0>
70004ee0:	e014      	b.n	70004f0c <HAL_RCCEx_PeriphCLKConfig+0xaec>
    {
      case RCC_SPI23CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SPI2/SPI3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
70004ee2:	4b57      	ldr	r3, [pc, #348]	@ (70005040 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004ee4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004ee6:	4a56      	ldr	r2, [pc, #344]	@ (70005040 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004ee8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70004eec:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;
70004eee:	e013      	b.n	70004f18 <HAL_RCCEx_PeriphCLKConfig+0xaf8>

      case RCC_SPI23CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SPI2/SPI3 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70004ef0:	4b53      	ldr	r3, [pc, #332]	@ (70005040 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004ef2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004ef4:	4a52      	ldr	r2, [pc, #328]	@ (70005040 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004ef6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70004efa:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;
70004efc:	e00c      	b.n	70004f18 <HAL_RCCEx_PeriphCLKConfig+0xaf8>

      case RCC_SPI23CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SPI2/SPI3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
70004efe:	4b50      	ldr	r3, [pc, #320]	@ (70005040 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004f00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004f02:	4a4f      	ldr	r2, [pc, #316]	@ (70005040 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004f04:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
70004f08:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;
70004f0a:	e005      	b.n	70004f18 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
      case RCC_SPI23CLKSOURCE_CLKP:  /* HSI, HSE, or CSI oscillator is used as source of SPI2/SPI3 clock */
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004f0c:	2301      	movs	r3, #1
70004f0e:	75fb      	strb	r3, [r7, #23]
        break;
70004f10:	e002      	b.n	70004f18 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
70004f12:	bf00      	nop
70004f14:	e000      	b.n	70004f18 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
70004f16:	bf00      	nop
    }

    if (ret == HAL_OK)
70004f18:	7dfb      	ldrb	r3, [r7, #23]
70004f1a:	2b00      	cmp	r3, #0
70004f1c:	d109      	bne.n	70004f32 <HAL_RCCEx_PeriphCLKConfig+0xb12>
    {
      /* Set the source of SPI2/SPI3 clock*/
      __HAL_RCC_SPI23_CONFIG(PeriphClkInit->Spi23ClockSelection);
70004f1e:	4b48      	ldr	r3, [pc, #288]	@ (70005040 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004f20:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70004f22:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
70004f26:	687b      	ldr	r3, [r7, #4]
70004f28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
70004f2a:	4945      	ldr	r1, [pc, #276]	@ (70005040 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004f2c:	4313      	orrs	r3, r2
70004f2e:	650b      	str	r3, [r1, #80]	@ 0x50
70004f30:	e001      	b.n	70004f36 <HAL_RCCEx_PeriphCLKConfig+0xb16>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004f32:	7dfb      	ldrb	r3, [r7, #23]
70004f34:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
70004f36:	687b      	ldr	r3, [r7, #4]
70004f38:	681b      	ldr	r3, [r3, #0]
70004f3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
70004f3e:	2b00      	cmp	r3, #0
70004f40:	d03c      	beq.n	70004fbc <HAL_RCCEx_PeriphCLKConfig+0xb9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI45CLKSOURCE(PeriphClkInit->Spi45ClockSelection));

    switch (PeriphClkInit->Spi45ClockSelection)
70004f42:	687b      	ldr	r3, [r7, #4]
70004f44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
70004f46:	2b50      	cmp	r3, #80	@ 0x50
70004f48:	d022      	beq.n	70004f90 <HAL_RCCEx_PeriphCLKConfig+0xb70>
70004f4a:	2b50      	cmp	r3, #80	@ 0x50
70004f4c:	d81d      	bhi.n	70004f8a <HAL_RCCEx_PeriphCLKConfig+0xb6a>
70004f4e:	2b40      	cmp	r3, #64	@ 0x40
70004f50:	d020      	beq.n	70004f94 <HAL_RCCEx_PeriphCLKConfig+0xb74>
70004f52:	2b40      	cmp	r3, #64	@ 0x40
70004f54:	d819      	bhi.n	70004f8a <HAL_RCCEx_PeriphCLKConfig+0xb6a>
70004f56:	2b30      	cmp	r3, #48	@ 0x30
70004f58:	d01e      	beq.n	70004f98 <HAL_RCCEx_PeriphCLKConfig+0xb78>
70004f5a:	2b30      	cmp	r3, #48	@ 0x30
70004f5c:	d815      	bhi.n	70004f8a <HAL_RCCEx_PeriphCLKConfig+0xb6a>
70004f5e:	2b20      	cmp	r3, #32
70004f60:	d00c      	beq.n	70004f7c <HAL_RCCEx_PeriphCLKConfig+0xb5c>
70004f62:	2b20      	cmp	r3, #32
70004f64:	d811      	bhi.n	70004f8a <HAL_RCCEx_PeriphCLKConfig+0xb6a>
70004f66:	2b00      	cmp	r3, #0
70004f68:	d018      	beq.n	70004f9c <HAL_RCCEx_PeriphCLKConfig+0xb7c>
70004f6a:	2b10      	cmp	r3, #16
70004f6c:	d10d      	bne.n	70004f8a <HAL_RCCEx_PeriphCLKConfig+0xb6a>
      case RCC_SPI45CLKSOURCE_PCLK2:  /* PCLK2 as clock source for SPI4/SPI5 */
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2Q:  /* PLL2_Q is used as clock source for SPI4/SPI5 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
70004f6e:	4b34      	ldr	r3, [pc, #208]	@ (70005040 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004f70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004f72:	4a33      	ldr	r2, [pc, #204]	@ (70005040 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004f74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
70004f78:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;
70004f7a:	e010      	b.n	70004f9e <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_SPI45CLKSOURCE_PLL3Q:  /* PLL3_Q is used as clock source for SPI4/SPI5 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
70004f7c:	4b30      	ldr	r3, [pc, #192]	@ (70005040 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004f7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004f80:	4a2f      	ldr	r2, [pc, #188]	@ (70005040 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004f82:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70004f86:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;
70004f88:	e009      	b.n	70004f9e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
      case RCC_SPI45CLKSOURCE_HSE: /* HSE oscillator clock is used as source of SPI4/SPI5 */
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004f8a:	2301      	movs	r3, #1
70004f8c:	75fb      	strb	r3, [r7, #23]
        break;
70004f8e:	e006      	b.n	70004f9e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
70004f90:	bf00      	nop
70004f92:	e004      	b.n	70004f9e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
70004f94:	bf00      	nop
70004f96:	e002      	b.n	70004f9e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
70004f98:	bf00      	nop
70004f9a:	e000      	b.n	70004f9e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
70004f9c:	bf00      	nop
    }

    if (ret == HAL_OK)
70004f9e:	7dfb      	ldrb	r3, [r7, #23]
70004fa0:	2b00      	cmp	r3, #0
70004fa2:	d109      	bne.n	70004fb8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
    {
      /* Set the source of SPI4/SPI5 clock */
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
70004fa4:	4b26      	ldr	r3, [pc, #152]	@ (70005040 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004fa6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
70004fa8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
70004fac:	687b      	ldr	r3, [r7, #4]
70004fae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
70004fb0:	4923      	ldr	r1, [pc, #140]	@ (70005040 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004fb2:	4313      	orrs	r3, r2
70004fb4:	654b      	str	r3, [r1, #84]	@ 0x54
70004fb6:	e001      	b.n	70004fbc <HAL_RCCEx_PeriphCLKConfig+0xb9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004fb8:	7dfb      	ldrb	r3, [r7, #23]
70004fba:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
70004fbc:	687b      	ldr	r3, [r7, #4]
70004fbe:	681b      	ldr	r3, [r3, #0]
70004fc0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
70004fc4:	2b00      	cmp	r3, #0
70004fc6:	d03f      	beq.n	70005048 <HAL_RCCEx_PeriphCLKConfig+0xc28>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(PeriphClkInit->Spi6ClockSelection));

    switch (PeriphClkInit->Spi6ClockSelection)
70004fc8:	687b      	ldr	r3, [r7, #4]
70004fca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
70004fcc:	2b50      	cmp	r3, #80	@ 0x50
70004fce:	d022      	beq.n	70005016 <HAL_RCCEx_PeriphCLKConfig+0xbf6>
70004fd0:	2b50      	cmp	r3, #80	@ 0x50
70004fd2:	d81d      	bhi.n	70005010 <HAL_RCCEx_PeriphCLKConfig+0xbf0>
70004fd4:	2b40      	cmp	r3, #64	@ 0x40
70004fd6:	d020      	beq.n	7000501a <HAL_RCCEx_PeriphCLKConfig+0xbfa>
70004fd8:	2b40      	cmp	r3, #64	@ 0x40
70004fda:	d819      	bhi.n	70005010 <HAL_RCCEx_PeriphCLKConfig+0xbf0>
70004fdc:	2b30      	cmp	r3, #48	@ 0x30
70004fde:	d01e      	beq.n	7000501e <HAL_RCCEx_PeriphCLKConfig+0xbfe>
70004fe0:	2b30      	cmp	r3, #48	@ 0x30
70004fe2:	d815      	bhi.n	70005010 <HAL_RCCEx_PeriphCLKConfig+0xbf0>
70004fe4:	2b20      	cmp	r3, #32
70004fe6:	d00c      	beq.n	70005002 <HAL_RCCEx_PeriphCLKConfig+0xbe2>
70004fe8:	2b20      	cmp	r3, #32
70004fea:	d811      	bhi.n	70005010 <HAL_RCCEx_PeriphCLKConfig+0xbf0>
70004fec:	2b00      	cmp	r3, #0
70004fee:	d018      	beq.n	70005022 <HAL_RCCEx_PeriphCLKConfig+0xc02>
70004ff0:	2b10      	cmp	r3, #16
70004ff2:	d10d      	bne.n	70005010 <HAL_RCCEx_PeriphCLKConfig+0xbf0>
      case RCC_SPI6CLKSOURCE_PCLK4: /* PCLK4 as clock source for SPI6 */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2Q:  /* PLL2_Q is used as clock source for SPI6 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
70004ff4:	4b12      	ldr	r3, [pc, #72]	@ (70005040 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004ff6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004ff8:	4a11      	ldr	r2, [pc, #68]	@ (70005040 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004ffa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
70004ffe:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI6 clock source configuration done later after clock selection check */
        break;
70005000:	e010      	b.n	70005024 <HAL_RCCEx_PeriphCLKConfig+0xc04>

      case RCC_SPI6CLKSOURCE_PLL3Q:  /* PLL3_Q is used as clock source for SPI6 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
70005002:	4b0f      	ldr	r3, [pc, #60]	@ (70005040 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005004:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005006:	4a0e      	ldr	r2, [pc, #56]	@ (70005040 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005008:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
7000500c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI6 clock source configuration done later after clock selection check */
        break;
7000500e:	e009      	b.n	70005024 <HAL_RCCEx_PeriphCLKConfig+0xc04>
      case RCC_SPI6CLKSOURCE_HSE: /* HSE oscillator is used as source for SPI6 */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70005010:	2301      	movs	r3, #1
70005012:	75fb      	strb	r3, [r7, #23]
        break;
70005014:	e006      	b.n	70005024 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
70005016:	bf00      	nop
70005018:	e004      	b.n	70005024 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
7000501a:	bf00      	nop
7000501c:	e002      	b.n	70005024 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
7000501e:	bf00      	nop
70005020:	e000      	b.n	70005024 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
70005022:	bf00      	nop
    }

    if (ret == HAL_OK)
70005024:	7dfb      	ldrb	r3, [r7, #23]
70005026:	2b00      	cmp	r3, #0
70005028:	d10c      	bne.n	70005044 <HAL_RCCEx_PeriphCLKConfig+0xc24>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
7000502a:	4b05      	ldr	r3, [pc, #20]	@ (70005040 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
7000502c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
7000502e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
70005032:	687b      	ldr	r3, [r7, #4]
70005034:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
70005036:	4902      	ldr	r1, [pc, #8]	@ (70005040 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005038:	4313      	orrs	r3, r2
7000503a:	658b      	str	r3, [r1, #88]	@ 0x58
7000503c:	e004      	b.n	70005048 <HAL_RCCEx_PeriphCLKConfig+0xc28>
7000503e:	bf00      	nop
70005040:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
70005044:	7dfb      	ldrb	r3, [r7, #23]
70005046:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
70005048:	687b      	ldr	r3, [r7, #4]
7000504a:	681b      	ldr	r3, [r3, #0]
7000504c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
70005050:	2b00      	cmp	r3, #0
70005052:	d034      	beq.n	700050be <HAL_RCCEx_PeriphCLKConfig+0xc9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    switch (PeriphClkInit->Usart1ClockSelection)
70005054:	687b      	ldr	r3, [r7, #4]
70005056:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
70005058:	2b05      	cmp	r3, #5
7000505a:	d81d      	bhi.n	70005098 <HAL_RCCEx_PeriphCLKConfig+0xc78>
7000505c:	a201      	add	r2, pc, #4	@ (adr r2, 70005064 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
7000505e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70005062:	bf00      	nop
70005064:	7000509f 	.word	0x7000509f
70005068:	7000507d 	.word	0x7000507d
7000506c:	7000508b 	.word	0x7000508b
70005070:	7000509f 	.word	0x7000509f
70005074:	7000509f 	.word	0x7000509f
70005078:	7000509f 	.word	0x7000509f
      case RCC_USART1CLKSOURCE_PCLK2: /* PCLK2 as clock source for USART1 */
        /* USART1 clock source configuration done later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q: /* PLL2_Q is used as clock source for USART1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
7000507c:	4b69      	ldr	r3, [pc, #420]	@ (70005224 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
7000507e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005080:	4a68      	ldr	r2, [pc, #416]	@ (70005224 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005082:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
70005086:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART1 clock source configuration done later after clock selection check */
        break;
70005088:	e00a      	b.n	700050a0 <HAL_RCCEx_PeriphCLKConfig+0xc80>

      case RCC_USART1CLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USART1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
7000508a:	4b66      	ldr	r3, [pc, #408]	@ (70005224 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
7000508c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000508e:	4a65      	ldr	r2, [pc, #404]	@ (70005224 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005090:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70005094:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART1 clock source configuration done later after clock selection check */
        break;
70005096:	e003      	b.n	700050a0 <HAL_RCCEx_PeriphCLKConfig+0xc80>
      case RCC_USART1CLKSOURCE_LSE: /* LSE oscillator is used as source for USART1 */
        /* USART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70005098:	2301      	movs	r3, #1
7000509a:	75fb      	strb	r3, [r7, #23]
        break;
7000509c:	e000      	b.n	700050a0 <HAL_RCCEx_PeriphCLKConfig+0xc80>
        break;
7000509e:	bf00      	nop
    }

    if (ret == HAL_OK)
700050a0:	7dfb      	ldrb	r3, [r7, #23]
700050a2:	2b00      	cmp	r3, #0
700050a4:	d109      	bne.n	700050ba <HAL_RCCEx_PeriphCLKConfig+0xc9a>
    {
      /* Set the source of USART1 clock */
      __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
700050a6:	4b5f      	ldr	r3, [pc, #380]	@ (70005224 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
700050a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
700050aa:	f023 0207 	bic.w	r2, r3, #7
700050ae:	687b      	ldr	r3, [r7, #4]
700050b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
700050b2:	495c      	ldr	r1, [pc, #368]	@ (70005224 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
700050b4:	4313      	orrs	r3, r2
700050b6:	654b      	str	r3, [r1, #84]	@ 0x54
700050b8:	e001      	b.n	700050be <HAL_RCCEx_PeriphCLKConfig+0xc9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
700050ba:	7dfb      	ldrb	r3, [r7, #23]
700050bc:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------- USART2/USART3/UART4/UART5/UART7/UART8 Configuration --------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
700050be:	687b      	ldr	r3, [r7, #4]
700050c0:	681b      	ldr	r3, [r3, #0]
700050c2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
700050c6:	2b00      	cmp	r3, #0
700050c8:	d033      	beq.n	70005132 <HAL_RCCEx_PeriphCLKConfig+0xd12>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART234578CLKSOURCE(PeriphClkInit->Usart234578ClockSelection));

    switch (PeriphClkInit->Usart234578ClockSelection)
700050ca:	687b      	ldr	r3, [r7, #4]
700050cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700050ce:	2b05      	cmp	r3, #5
700050d0:	d81c      	bhi.n	7000510c <HAL_RCCEx_PeriphCLKConfig+0xcec>
700050d2:	a201      	add	r2, pc, #4	@ (adr r2, 700050d8 <HAL_RCCEx_PeriphCLKConfig+0xcb8>)
700050d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
700050d8:	70005113 	.word	0x70005113
700050dc:	700050f1 	.word	0x700050f1
700050e0:	700050ff 	.word	0x700050ff
700050e4:	70005113 	.word	0x70005113
700050e8:	70005113 	.word	0x70005113
700050ec:	70005113 	.word	0x70005113
      case RCC_USART234578CLKSOURCE_PCLK1: /* PCLK1 as clock source for USART2/USART3/UART4/UART5/UART7/UART8 */
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2Q: /* PLL2_Q is used as clock source for USART2/USART3/UART4/UART5/UART7/UART8 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
700050f0:	4b4c      	ldr	r3, [pc, #304]	@ (70005224 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
700050f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700050f4:	4a4b      	ldr	r2, [pc, #300]	@ (70005224 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
700050f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
700050fa:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;
700050fc:	e00a      	b.n	70005114 <HAL_RCCEx_PeriphCLKConfig+0xcf4>

      case RCC_USART234578CLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USART2/USART3/UART4/UART5/UART7/UART8 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
700050fe:	4b49      	ldr	r3, [pc, #292]	@ (70005224 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005100:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005102:	4a48      	ldr	r2, [pc, #288]	@ (70005224 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005104:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70005108:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;
7000510a:	e003      	b.n	70005114 <HAL_RCCEx_PeriphCLKConfig+0xcf4>
        /* LSE,  oscillator is used as source of USART2/USART3/UART4/UART5/UART7/UART8 clock */
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
7000510c:	2301      	movs	r3, #1
7000510e:	75fb      	strb	r3, [r7, #23]
        break;
70005110:	e000      	b.n	70005114 <HAL_RCCEx_PeriphCLKConfig+0xcf4>
        break;
70005112:	bf00      	nop
    }

    if (ret == HAL_OK)
70005114:	7dfb      	ldrb	r3, [r7, #23]
70005116:	2b00      	cmp	r3, #0
70005118:	d109      	bne.n	7000512e <HAL_RCCEx_PeriphCLKConfig+0xd0e>
    {
      /* Set the source of USART2/USART3/UART4/UART5/UART7/UART8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
7000511a:	4b42      	ldr	r3, [pc, #264]	@ (70005224 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
7000511c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
7000511e:	f023 0207 	bic.w	r2, r3, #7
70005122:	687b      	ldr	r3, [r7, #4]
70005124:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70005126:	493f      	ldr	r1, [pc, #252]	@ (70005224 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005128:	4313      	orrs	r3, r2
7000512a:	650b      	str	r3, [r1, #80]	@ 0x50
7000512c:	e001      	b.n	70005132 <HAL_RCCEx_PeriphCLKConfig+0xd12>
    }
    else
    {
      /* set overall return value */
      status = ret;
7000512e:	7dfb      	ldrb	r3, [r7, #23]
70005130:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USBPHYC Configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBPHYC) == RCC_PERIPHCLK_USBPHYC)
70005132:	687b      	ldr	r3, [r7, #4]
70005134:	681b      	ldr	r3, [r3, #0]
70005136:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
7000513a:	2b00      	cmp	r3, #0
7000513c:	d027      	beq.n	7000518e <HAL_RCCEx_PeriphCLKConfig+0xd6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPHYCCLKSOURCE(PeriphClkInit->UsbPhycClockSelection));

    switch (PeriphClkInit->UsbPhycClockSelection)
7000513e:	687b      	ldr	r3, [r7, #4]
70005140:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
70005142:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
70005146:	d008      	beq.n	7000515a <HAL_RCCEx_PeriphCLKConfig+0xd3a>
70005148:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
7000514c:	d80c      	bhi.n	70005168 <HAL_RCCEx_PeriphCLKConfig+0xd48>
7000514e:	2b00      	cmp	r3, #0
70005150:	d00d      	beq.n	7000516e <HAL_RCCEx_PeriphCLKConfig+0xd4e>
70005152:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
70005156:	d00a      	beq.n	7000516e <HAL_RCCEx_PeriphCLKConfig+0xd4e>
70005158:	e006      	b.n	70005168 <HAL_RCCEx_PeriphCLKConfig+0xd48>
    {
      case RCC_USBPHYCCLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USBPHYC */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
7000515a:	4b32      	ldr	r3, [pc, #200]	@ (70005224 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
7000515c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000515e:	4a31      	ldr	r2, [pc, #196]	@ (70005224 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005160:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70005164:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USBPHYC clock source configuration done later after clock selection check */
        break;
70005166:	e003      	b.n	70005170 <HAL_RCCEx_PeriphCLKConfig+0xd50>
      case RCC_USBPHYCCLKSOURCE_HSE_DIV2: /* HSE divided by 2 is used as clock source for USBPHYC */
        /* USBPHYC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70005168:	2301      	movs	r3, #1
7000516a:	75fb      	strb	r3, [r7, #23]
        break;
7000516c:	e000      	b.n	70005170 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
7000516e:	bf00      	nop
    }

    if (ret == HAL_OK)
70005170:	7dfb      	ldrb	r3, [r7, #23]
70005172:	2b00      	cmp	r3, #0
70005174:	d109      	bne.n	7000518a <HAL_RCCEx_PeriphCLKConfig+0xd6a>
    {
      /* Set the source of USBPHYC clock*/
      __HAL_RCC_USBPHYC_CONFIG(PeriphClkInit->UsbPhycClockSelection);
70005176:	4b2b      	ldr	r3, [pc, #172]	@ (70005224 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005178:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
7000517a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
7000517e:	687b      	ldr	r3, [r7, #4]
70005180:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
70005182:	4928      	ldr	r1, [pc, #160]	@ (70005224 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005184:	4313      	orrs	r3, r2
70005186:	64cb      	str	r3, [r1, #76]	@ 0x4c
70005188:	e001      	b.n	7000518e <HAL_RCCEx_PeriphCLKConfig+0xd6e>
    }
    else
    {
      /* set overall return value */
      status = ret;
7000518a:	7dfb      	ldrb	r3, [r7, #23]
7000518c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USBOTGFS Configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBOTGFS) == RCC_PERIPHCLK_USBOTGFS)
7000518e:	687b      	ldr	r3, [r7, #4]
70005190:	681b      	ldr	r3, [r3, #0]
70005192:	2b00      	cmp	r3, #0
70005194:	da2c      	bge.n	700051f0 <HAL_RCCEx_PeriphCLKConfig+0xdd0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBOTGFSCLKSOURCE(PeriphClkInit->UsbOtgFsClockSelection));

    switch (PeriphClkInit->UsbOtgFsClockSelection)
70005196:	687b      	ldr	r3, [r7, #4]
70005198:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
7000519a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
7000519e:	d017      	beq.n	700051d0 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
700051a0:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
700051a4:	d811      	bhi.n	700051ca <HAL_RCCEx_PeriphCLKConfig+0xdaa>
700051a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
700051aa:	d011      	beq.n	700051d0 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
700051ac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
700051b0:	d80b      	bhi.n	700051ca <HAL_RCCEx_PeriphCLKConfig+0xdaa>
700051b2:	2b00      	cmp	r3, #0
700051b4:	d00c      	beq.n	700051d0 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
700051b6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
700051ba:	d106      	bne.n	700051ca <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    {
      case RCC_USBOTGFSCLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USB OTG FS */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
700051bc:	4b19      	ldr	r3, [pc, #100]	@ (70005224 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
700051be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700051c0:	4a18      	ldr	r2, [pc, #96]	@ (70005224 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
700051c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
700051c6:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USB OTG FS clock source configuration done later after clock selection check */
        break;
700051c8:	e003      	b.n	700051d2 <HAL_RCCEx_PeriphCLKConfig+0xdb2>
      case RCC_USBOTGFSCLKSOURCE_CLK48: /* USBPHYC CLK48 is used as clock source for USB OTG FS */
        /* USB OTG FS clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
700051ca:	2301      	movs	r3, #1
700051cc:	75fb      	strb	r3, [r7, #23]
        break;
700051ce:	e000      	b.n	700051d2 <HAL_RCCEx_PeriphCLKConfig+0xdb2>
        break;
700051d0:	bf00      	nop
    }

    if (ret == HAL_OK)
700051d2:	7dfb      	ldrb	r3, [r7, #23]
700051d4:	2b00      	cmp	r3, #0
700051d6:	d109      	bne.n	700051ec <HAL_RCCEx_PeriphCLKConfig+0xdcc>
    {
      /* Set the source of USBPHYC clock*/
      __HAL_RCC_USBOTGFS_CONFIG(PeriphClkInit->UsbOtgFsClockSelection);
700051d8:	4b12      	ldr	r3, [pc, #72]	@ (70005224 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
700051da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
700051dc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
700051e0:	687b      	ldr	r3, [r7, #4]
700051e2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
700051e4:	490f      	ldr	r1, [pc, #60]	@ (70005224 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
700051e6:	4313      	orrs	r3, r2
700051e8:	64cb      	str	r3, [r1, #76]	@ 0x4c
700051ea:	e001      	b.n	700051f0 <HAL_RCCEx_PeriphCLKConfig+0xdd0>
    }
    else
    {
      /* set overall return value */
      status = ret;
700051ec:	7dfb      	ldrb	r3, [r7, #23]
700051ee:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
700051f0:	687b      	ldr	r3, [r7, #4]
700051f2:	681b      	ldr	r3, [r3, #0]
700051f4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
700051f8:	2b00      	cmp	r3, #0
700051fa:	d009      	beq.n	70005210 <HAL_RCCEx_PeriphCLKConfig+0xdf0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER_CONFIG(PeriphClkInit->TIMPresSelection);
700051fc:	4b09      	ldr	r3, [pc, #36]	@ (70005224 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
700051fe:	691b      	ldr	r3, [r3, #16]
70005200:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
70005204:	687b      	ldr	r3, [r7, #4]
70005206:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
7000520a:	4906      	ldr	r1, [pc, #24]	@ (70005224 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
7000520c:	4313      	orrs	r3, r2
7000520e:	610b      	str	r3, [r1, #16]
  }

  if (status == HAL_OK)
70005210:	7dbb      	ldrb	r3, [r7, #22]
70005212:	2b00      	cmp	r3, #0
70005214:	d101      	bne.n	7000521a <HAL_RCCEx_PeriphCLKConfig+0xdfa>
  {
    return HAL_OK;
70005216:	2300      	movs	r3, #0
70005218:	e000      	b.n	7000521c <HAL_RCCEx_PeriphCLKConfig+0xdfc>
  }
  return HAL_ERROR;
7000521a:	2301      	movs	r3, #1
}
7000521c:	4618      	mov	r0, r3
7000521e:	3718      	adds	r7, #24
70005220:	46bd      	mov	sp, r7
70005222:	bd80      	pop	{r7, pc}
70005224:	58024400 	.word	0x58024400

70005228 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
70005228:	b084      	sub	sp, #16
7000522a:	b580      	push	{r7, lr}
7000522c:	b084      	sub	sp, #16
7000522e:	af00      	add	r7, sp, #0
70005230:	6078      	str	r0, [r7, #4]
70005232:	f107 001c 	add.w	r0, r7, #28
70005236:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
7000523a:	687b      	ldr	r3, [r7, #4]
7000523c:	4a22      	ldr	r2, [pc, #136]	@ (700052c8 <USB_CoreInit+0xa0>)
7000523e:	4293      	cmp	r3, r2
70005240:	d11e      	bne.n	70005280 <USB_CoreInit+0x58>
  {
    if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
70005242:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
70005246:	2b03      	cmp	r3, #3
70005248:	d105      	bne.n	70005256 <USB_CoreInit+0x2e>
    {
      /* Init The UTMI Interface */
      USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS);
7000524a:	687b      	ldr	r3, [r7, #4]
7000524c:	68db      	ldr	r3, [r3, #12]
7000524e:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
70005252:	687b      	ldr	r3, [r7, #4]
70005254:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
70005256:	6878      	ldr	r0, [r7, #4]
70005258:	f001 fb2c 	bl	700068b4 <USB_CoreReset>
7000525c:	4603      	mov	r3, r0
7000525e:	73fb      	strb	r3, [r7, #15]

    if (cfg.dma_enable == 1U)
70005260:	7fbb      	ldrb	r3, [r7, #30]
70005262:	2b01      	cmp	r3, #1
70005264:	d128      	bne.n	700052b8 <USB_CoreInit+0x90>
    {
      USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
70005266:	687b      	ldr	r3, [r7, #4]
70005268:	689b      	ldr	r3, [r3, #8]
7000526a:	f043 0208 	orr.w	r2, r3, #8
7000526e:	687b      	ldr	r3, [r7, #4]
70005270:	609a      	str	r2, [r3, #8]
      USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
70005272:	687b      	ldr	r3, [r7, #4]
70005274:	689b      	ldr	r3, [r3, #8]
70005276:	f043 0220 	orr.w	r2, r3, #32
7000527a:	687b      	ldr	r3, [r7, #4]
7000527c:	609a      	str	r2, [r3, #8]
7000527e:	e01b      	b.n	700052b8 <USB_CoreInit+0x90>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
70005280:	687b      	ldr	r3, [r7, #4]
70005282:	68db      	ldr	r3, [r3, #12]
70005284:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
70005288:	687b      	ldr	r3, [r7, #4]
7000528a:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
7000528c:	6878      	ldr	r0, [r7, #4]
7000528e:	f001 fb11 	bl	700068b4 <USB_CoreReset>
70005292:	4603      	mov	r3, r0
70005294:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
70005296:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
7000529a:	2b00      	cmp	r3, #0
7000529c:	d106      	bne.n	700052ac <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
7000529e:	687b      	ldr	r3, [r7, #4]
700052a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
700052a2:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
700052a6:	687b      	ldr	r3, [r7, #4]
700052a8:	639a      	str	r2, [r3, #56]	@ 0x38
700052aa:	e005      	b.n	700052b8 <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
700052ac:	687b      	ldr	r3, [r7, #4]
700052ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
700052b0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
700052b4:	687b      	ldr	r3, [r7, #4]
700052b6:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  return ret;
700052b8:	7bfb      	ldrb	r3, [r7, #15]
}
700052ba:	4618      	mov	r0, r3
700052bc:	3710      	adds	r7, #16
700052be:	46bd      	mov	sp, r7
700052c0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
700052c4:	b004      	add	sp, #16
700052c6:	4770      	bx	lr
700052c8:	40040000 	.word	0x40040000

700052cc <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
700052cc:	b480      	push	{r7}
700052ce:	b087      	sub	sp, #28
700052d0:	af00      	add	r7, sp, #0
700052d2:	60f8      	str	r0, [r7, #12]
700052d4:	60b9      	str	r1, [r7, #8]
700052d6:	4613      	mov	r3, r2
700052d8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
700052da:	79fb      	ldrb	r3, [r7, #7]
700052dc:	2b02      	cmp	r3, #2
700052de:	d165      	bne.n	700053ac <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
700052e0:	68bb      	ldr	r3, [r7, #8]
700052e2:	4a41      	ldr	r2, [pc, #260]	@ (700053e8 <USB_SetTurnaroundTime+0x11c>)
700052e4:	4293      	cmp	r3, r2
700052e6:	d906      	bls.n	700052f6 <USB_SetTurnaroundTime+0x2a>
700052e8:	68bb      	ldr	r3, [r7, #8]
700052ea:	4a40      	ldr	r2, [pc, #256]	@ (700053ec <USB_SetTurnaroundTime+0x120>)
700052ec:	4293      	cmp	r3, r2
700052ee:	d202      	bcs.n	700052f6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
700052f0:	230f      	movs	r3, #15
700052f2:	617b      	str	r3, [r7, #20]
700052f4:	e062      	b.n	700053bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
700052f6:	68bb      	ldr	r3, [r7, #8]
700052f8:	4a3c      	ldr	r2, [pc, #240]	@ (700053ec <USB_SetTurnaroundTime+0x120>)
700052fa:	4293      	cmp	r3, r2
700052fc:	d306      	bcc.n	7000530c <USB_SetTurnaroundTime+0x40>
700052fe:	68bb      	ldr	r3, [r7, #8]
70005300:	4a3b      	ldr	r2, [pc, #236]	@ (700053f0 <USB_SetTurnaroundTime+0x124>)
70005302:	4293      	cmp	r3, r2
70005304:	d202      	bcs.n	7000530c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
70005306:	230e      	movs	r3, #14
70005308:	617b      	str	r3, [r7, #20]
7000530a:	e057      	b.n	700053bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
7000530c:	68bb      	ldr	r3, [r7, #8]
7000530e:	4a38      	ldr	r2, [pc, #224]	@ (700053f0 <USB_SetTurnaroundTime+0x124>)
70005310:	4293      	cmp	r3, r2
70005312:	d306      	bcc.n	70005322 <USB_SetTurnaroundTime+0x56>
70005314:	68bb      	ldr	r3, [r7, #8]
70005316:	4a37      	ldr	r2, [pc, #220]	@ (700053f4 <USB_SetTurnaroundTime+0x128>)
70005318:	4293      	cmp	r3, r2
7000531a:	d202      	bcs.n	70005322 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
7000531c:	230d      	movs	r3, #13
7000531e:	617b      	str	r3, [r7, #20]
70005320:	e04c      	b.n	700053bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
70005322:	68bb      	ldr	r3, [r7, #8]
70005324:	4a33      	ldr	r2, [pc, #204]	@ (700053f4 <USB_SetTurnaroundTime+0x128>)
70005326:	4293      	cmp	r3, r2
70005328:	d306      	bcc.n	70005338 <USB_SetTurnaroundTime+0x6c>
7000532a:	68bb      	ldr	r3, [r7, #8]
7000532c:	4a32      	ldr	r2, [pc, #200]	@ (700053f8 <USB_SetTurnaroundTime+0x12c>)
7000532e:	4293      	cmp	r3, r2
70005330:	d802      	bhi.n	70005338 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
70005332:	230c      	movs	r3, #12
70005334:	617b      	str	r3, [r7, #20]
70005336:	e041      	b.n	700053bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
70005338:	68bb      	ldr	r3, [r7, #8]
7000533a:	4a2f      	ldr	r2, [pc, #188]	@ (700053f8 <USB_SetTurnaroundTime+0x12c>)
7000533c:	4293      	cmp	r3, r2
7000533e:	d906      	bls.n	7000534e <USB_SetTurnaroundTime+0x82>
70005340:	68bb      	ldr	r3, [r7, #8]
70005342:	4a2e      	ldr	r2, [pc, #184]	@ (700053fc <USB_SetTurnaroundTime+0x130>)
70005344:	4293      	cmp	r3, r2
70005346:	d802      	bhi.n	7000534e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
70005348:	230b      	movs	r3, #11
7000534a:	617b      	str	r3, [r7, #20]
7000534c:	e036      	b.n	700053bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
7000534e:	68bb      	ldr	r3, [r7, #8]
70005350:	4a2a      	ldr	r2, [pc, #168]	@ (700053fc <USB_SetTurnaroundTime+0x130>)
70005352:	4293      	cmp	r3, r2
70005354:	d906      	bls.n	70005364 <USB_SetTurnaroundTime+0x98>
70005356:	68bb      	ldr	r3, [r7, #8]
70005358:	4a29      	ldr	r2, [pc, #164]	@ (70005400 <USB_SetTurnaroundTime+0x134>)
7000535a:	4293      	cmp	r3, r2
7000535c:	d802      	bhi.n	70005364 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
7000535e:	230a      	movs	r3, #10
70005360:	617b      	str	r3, [r7, #20]
70005362:	e02b      	b.n	700053bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
70005364:	68bb      	ldr	r3, [r7, #8]
70005366:	4a26      	ldr	r2, [pc, #152]	@ (70005400 <USB_SetTurnaroundTime+0x134>)
70005368:	4293      	cmp	r3, r2
7000536a:	d906      	bls.n	7000537a <USB_SetTurnaroundTime+0xae>
7000536c:	68bb      	ldr	r3, [r7, #8]
7000536e:	4a25      	ldr	r2, [pc, #148]	@ (70005404 <USB_SetTurnaroundTime+0x138>)
70005370:	4293      	cmp	r3, r2
70005372:	d202      	bcs.n	7000537a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
70005374:	2309      	movs	r3, #9
70005376:	617b      	str	r3, [r7, #20]
70005378:	e020      	b.n	700053bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
7000537a:	68bb      	ldr	r3, [r7, #8]
7000537c:	4a21      	ldr	r2, [pc, #132]	@ (70005404 <USB_SetTurnaroundTime+0x138>)
7000537e:	4293      	cmp	r3, r2
70005380:	d306      	bcc.n	70005390 <USB_SetTurnaroundTime+0xc4>
70005382:	68bb      	ldr	r3, [r7, #8]
70005384:	4a20      	ldr	r2, [pc, #128]	@ (70005408 <USB_SetTurnaroundTime+0x13c>)
70005386:	4293      	cmp	r3, r2
70005388:	d802      	bhi.n	70005390 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
7000538a:	2308      	movs	r3, #8
7000538c:	617b      	str	r3, [r7, #20]
7000538e:	e015      	b.n	700053bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
70005390:	68bb      	ldr	r3, [r7, #8]
70005392:	4a1d      	ldr	r2, [pc, #116]	@ (70005408 <USB_SetTurnaroundTime+0x13c>)
70005394:	4293      	cmp	r3, r2
70005396:	d906      	bls.n	700053a6 <USB_SetTurnaroundTime+0xda>
70005398:	68bb      	ldr	r3, [r7, #8]
7000539a:	4a1c      	ldr	r2, [pc, #112]	@ (7000540c <USB_SetTurnaroundTime+0x140>)
7000539c:	4293      	cmp	r3, r2
7000539e:	d202      	bcs.n	700053a6 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
700053a0:	2307      	movs	r3, #7
700053a2:	617b      	str	r3, [r7, #20]
700053a4:	e00a      	b.n	700053bc <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
700053a6:	2306      	movs	r3, #6
700053a8:	617b      	str	r3, [r7, #20]
700053aa:	e007      	b.n	700053bc <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
700053ac:	79fb      	ldrb	r3, [r7, #7]
700053ae:	2b00      	cmp	r3, #0
700053b0:	d102      	bne.n	700053b8 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
700053b2:	2309      	movs	r3, #9
700053b4:	617b      	str	r3, [r7, #20]
700053b6:	e001      	b.n	700053bc <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
700053b8:	2309      	movs	r3, #9
700053ba:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
700053bc:	68fb      	ldr	r3, [r7, #12]
700053be:	68db      	ldr	r3, [r3, #12]
700053c0:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
700053c4:	68fb      	ldr	r3, [r7, #12]
700053c6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
700053c8:	68fb      	ldr	r3, [r7, #12]
700053ca:	68da      	ldr	r2, [r3, #12]
700053cc:	697b      	ldr	r3, [r7, #20]
700053ce:	029b      	lsls	r3, r3, #10
700053d0:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
700053d4:	431a      	orrs	r2, r3
700053d6:	68fb      	ldr	r3, [r7, #12]
700053d8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
700053da:	2300      	movs	r3, #0
}
700053dc:	4618      	mov	r0, r3
700053de:	371c      	adds	r7, #28
700053e0:	46bd      	mov	sp, r7
700053e2:	f85d 7b04 	ldr.w	r7, [sp], #4
700053e6:	4770      	bx	lr
700053e8:	00d8acbf 	.word	0x00d8acbf
700053ec:	00e4e1c0 	.word	0x00e4e1c0
700053f0:	00f42400 	.word	0x00f42400
700053f4:	01067380 	.word	0x01067380
700053f8:	011a499f 	.word	0x011a499f
700053fc:	01312cff 	.word	0x01312cff
70005400:	014ca43f 	.word	0x014ca43f
70005404:	016e3600 	.word	0x016e3600
70005408:	01a6ab1f 	.word	0x01a6ab1f
7000540c:	01e84800 	.word	0x01e84800

70005410 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
70005410:	b480      	push	{r7}
70005412:	b083      	sub	sp, #12
70005414:	af00      	add	r7, sp, #0
70005416:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
70005418:	687b      	ldr	r3, [r7, #4]
7000541a:	689b      	ldr	r3, [r3, #8]
7000541c:	f043 0201 	orr.w	r2, r3, #1
70005420:	687b      	ldr	r3, [r7, #4]
70005422:	609a      	str	r2, [r3, #8]
  return HAL_OK;
70005424:	2300      	movs	r3, #0
}
70005426:	4618      	mov	r0, r3
70005428:	370c      	adds	r7, #12
7000542a:	46bd      	mov	sp, r7
7000542c:	f85d 7b04 	ldr.w	r7, [sp], #4
70005430:	4770      	bx	lr

70005432 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
70005432:	b480      	push	{r7}
70005434:	b083      	sub	sp, #12
70005436:	af00      	add	r7, sp, #0
70005438:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
7000543a:	687b      	ldr	r3, [r7, #4]
7000543c:	689b      	ldr	r3, [r3, #8]
7000543e:	f023 0201 	bic.w	r2, r3, #1
70005442:	687b      	ldr	r3, [r7, #4]
70005444:	609a      	str	r2, [r3, #8]
  return HAL_OK;
70005446:	2300      	movs	r3, #0
}
70005448:	4618      	mov	r0, r3
7000544a:	370c      	adds	r7, #12
7000544c:	46bd      	mov	sp, r7
7000544e:	f85d 7b04 	ldr.w	r7, [sp], #4
70005452:	4770      	bx	lr

70005454 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
70005454:	b580      	push	{r7, lr}
70005456:	b084      	sub	sp, #16
70005458:	af00      	add	r7, sp, #0
7000545a:	6078      	str	r0, [r7, #4]
7000545c:	460b      	mov	r3, r1
7000545e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
70005460:	2300      	movs	r3, #0
70005462:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
70005464:	687b      	ldr	r3, [r7, #4]
70005466:	68db      	ldr	r3, [r3, #12]
70005468:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
7000546c:	687b      	ldr	r3, [r7, #4]
7000546e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
70005470:	78fb      	ldrb	r3, [r7, #3]
70005472:	2b01      	cmp	r3, #1
70005474:	d115      	bne.n	700054a2 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
70005476:	687b      	ldr	r3, [r7, #4]
70005478:	68db      	ldr	r3, [r3, #12]
7000547a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
7000547e:	687b      	ldr	r3, [r7, #4]
70005480:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
70005482:	200a      	movs	r0, #10
70005484:	f7fc f81e 	bl	700014c4 <HAL_Delay>
      ms += 10U;
70005488:	68fb      	ldr	r3, [r7, #12]
7000548a:	330a      	adds	r3, #10
7000548c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
7000548e:	6878      	ldr	r0, [r7, #4]
70005490:	f001 f97f 	bl	70006792 <USB_GetMode>
70005494:	4603      	mov	r3, r0
70005496:	2b01      	cmp	r3, #1
70005498:	d01e      	beq.n	700054d8 <USB_SetCurrentMode+0x84>
7000549a:	68fb      	ldr	r3, [r7, #12]
7000549c:	2bc7      	cmp	r3, #199	@ 0xc7
7000549e:	d9f0      	bls.n	70005482 <USB_SetCurrentMode+0x2e>
700054a0:	e01a      	b.n	700054d8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
700054a2:	78fb      	ldrb	r3, [r7, #3]
700054a4:	2b00      	cmp	r3, #0
700054a6:	d115      	bne.n	700054d4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
700054a8:	687b      	ldr	r3, [r7, #4]
700054aa:	68db      	ldr	r3, [r3, #12]
700054ac:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
700054b0:	687b      	ldr	r3, [r7, #4]
700054b2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
700054b4:	200a      	movs	r0, #10
700054b6:	f7fc f805 	bl	700014c4 <HAL_Delay>
      ms += 10U;
700054ba:	68fb      	ldr	r3, [r7, #12]
700054bc:	330a      	adds	r3, #10
700054be:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
700054c0:	6878      	ldr	r0, [r7, #4]
700054c2:	f001 f966 	bl	70006792 <USB_GetMode>
700054c6:	4603      	mov	r3, r0
700054c8:	2b00      	cmp	r3, #0
700054ca:	d005      	beq.n	700054d8 <USB_SetCurrentMode+0x84>
700054cc:	68fb      	ldr	r3, [r7, #12]
700054ce:	2bc7      	cmp	r3, #199	@ 0xc7
700054d0:	d9f0      	bls.n	700054b4 <USB_SetCurrentMode+0x60>
700054d2:	e001      	b.n	700054d8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
700054d4:	2301      	movs	r3, #1
700054d6:	e005      	b.n	700054e4 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
700054d8:	68fb      	ldr	r3, [r7, #12]
700054da:	2bc8      	cmp	r3, #200	@ 0xc8
700054dc:	d101      	bne.n	700054e2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
700054de:	2301      	movs	r3, #1
700054e0:	e000      	b.n	700054e4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
700054e2:	2300      	movs	r3, #0
}
700054e4:	4618      	mov	r0, r3
700054e6:	3710      	adds	r7, #16
700054e8:	46bd      	mov	sp, r7
700054ea:	bd80      	pop	{r7, pc}

700054ec <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
700054ec:	b084      	sub	sp, #16
700054ee:	b580      	push	{r7, lr}
700054f0:	b086      	sub	sp, #24
700054f2:	af00      	add	r7, sp, #0
700054f4:	6078      	str	r0, [r7, #4]
700054f6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
700054fa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
700054fe:	2300      	movs	r3, #0
70005500:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
70005502:	687b      	ldr	r3, [r7, #4]
70005504:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
70005506:	2300      	movs	r3, #0
70005508:	613b      	str	r3, [r7, #16]
7000550a:	e009      	b.n	70005520 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
7000550c:	687a      	ldr	r2, [r7, #4]
7000550e:	693b      	ldr	r3, [r7, #16]
70005510:	3340      	adds	r3, #64	@ 0x40
70005512:	009b      	lsls	r3, r3, #2
70005514:	4413      	add	r3, r2
70005516:	2200      	movs	r2, #0
70005518:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
7000551a:	693b      	ldr	r3, [r7, #16]
7000551c:	3301      	adds	r3, #1
7000551e:	613b      	str	r3, [r7, #16]
70005520:	693b      	ldr	r3, [r7, #16]
70005522:	2b0e      	cmp	r3, #14
70005524:	d9f2      	bls.n	7000550c <USB_DevInit+0x20>
  }

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
70005526:	687b      	ldr	r3, [r7, #4]
70005528:	68db      	ldr	r3, [r3, #12]
7000552a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
7000552e:	2b00      	cmp	r3, #0
70005530:	d105      	bne.n	7000553e <USB_DevInit+0x52>
  {
    /* Disable USB PHY pulldown resistors */
    USBx->GCCFG &= ~USB_OTG_GCCFG_PULLDOWNEN;
70005532:	687b      	ldr	r3, [r7, #4]
70005534:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
70005536:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
7000553a:	687b      	ldr	r3, [r7, #4]
7000553c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
7000553e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
70005542:	2b00      	cmp	r3, #0
70005544:	d12f      	bne.n	700055a6 <USB_DevInit+0xba>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
70005546:	68fb      	ldr	r3, [r7, #12]
70005548:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
7000554c:	685b      	ldr	r3, [r3, #4]
7000554e:	68fa      	ldr	r2, [r7, #12]
70005550:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
70005554:	f043 0302 	orr.w	r3, r3, #2
70005558:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
7000555a:	687b      	ldr	r3, [r7, #4]
7000555c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
7000555e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
70005562:	687b      	ldr	r3, [r7, #4]
70005564:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U)
70005566:	687b      	ldr	r3, [r7, #4]
70005568:	68db      	ldr	r3, [r3, #12]
7000556a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
7000556e:	2b00      	cmp	r3, #0
70005570:	d00c      	beq.n	7000558c <USB_DevInit+0xa0>
    {
      USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
70005572:	687b      	ldr	r3, [r7, #4]
70005574:	681b      	ldr	r3, [r3, #0]
70005576:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
7000557a:	687b      	ldr	r3, [r7, #4]
7000557c:	601a      	str	r2, [r3, #0]
      USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
7000557e:	687b      	ldr	r3, [r7, #4]
70005580:	681b      	ldr	r3, [r3, #0]
70005582:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
70005586:	687b      	ldr	r3, [r7, #4]
70005588:	601a      	str	r2, [r3, #0]
7000558a:	e031      	b.n	700055f0 <USB_DevInit+0x104>
    }
    else
    {
      USBx->GCCFG |= USB_OTG_GCCFG_VBVALEXTOEN;
7000558c:	687b      	ldr	r3, [r7, #4]
7000558e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
70005590:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
70005594:	687b      	ldr	r3, [r7, #4]
70005596:	639a      	str	r2, [r3, #56]	@ 0x38
      USBx->GCCFG |= USB_OTG_GCCFG_VBVALOVAL;
70005598:	687b      	ldr	r3, [r7, #4]
7000559a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
7000559c:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
700055a0:	687b      	ldr	r3, [r7, #4]
700055a2:	639a      	str	r2, [r3, #56]	@ 0x38
700055a4:	e024      	b.n	700055f0 <USB_DevInit+0x104>
    }
  }
  else
  {
    /* B-peripheral session valid override disable */
    if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U)
700055a6:	687b      	ldr	r3, [r7, #4]
700055a8:	68db      	ldr	r3, [r3, #12]
700055aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
700055ae:	2b00      	cmp	r3, #0
700055b0:	d00c      	beq.n	700055cc <USB_DevInit+0xe0>
    {
      USBx->GOTGCTL &= ~USB_OTG_GOTGCTL_BVALOEN;
700055b2:	687b      	ldr	r3, [r7, #4]
700055b4:	681b      	ldr	r3, [r3, #0]
700055b6:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
700055ba:	687b      	ldr	r3, [r7, #4]
700055bc:	601a      	str	r2, [r3, #0]
      USBx->GOTGCTL &= ~USB_OTG_GOTGCTL_BVALOVAL;
700055be:	687b      	ldr	r3, [r7, #4]
700055c0:	681b      	ldr	r3, [r3, #0]
700055c2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
700055c6:	687b      	ldr	r3, [r7, #4]
700055c8:	601a      	str	r2, [r3, #0]
700055ca:	e00b      	b.n	700055e4 <USB_DevInit+0xf8>
    }
    else
    {
      USBx->GCCFG &= ~USB_OTG_GCCFG_VBVALEXTOEN;
700055cc:	687b      	ldr	r3, [r7, #4]
700055ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
700055d0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
700055d4:	687b      	ldr	r3, [r7, #4]
700055d6:	639a      	str	r2, [r3, #56]	@ 0x38
      USBx->GCCFG &= ~USB_OTG_GCCFG_VBVALOVAL;
700055d8:	687b      	ldr	r3, [r7, #4]
700055da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
700055dc:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
700055e0:	687b      	ldr	r3, [r7, #4]
700055e2:	639a      	str	r2, [r3, #56]	@ 0x38
    }

    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
700055e4:	687b      	ldr	r3, [r7, #4]
700055e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
700055e8:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
700055ec:	687b      	ldr	r3, [r7, #4]
700055ee:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
700055f0:	68fb      	ldr	r3, [r7, #12]
700055f2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
700055f6:	461a      	mov	r2, r3
700055f8:	2300      	movs	r3, #0
700055fa:	6013      	str	r3, [r2, #0]

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
700055fc:	687b      	ldr	r3, [r7, #4]
700055fe:	68db      	ldr	r3, [r3, #12]
70005600:	f003 0340 	and.w	r3, r3, #64	@ 0x40
70005604:	2b00      	cmp	r3, #0
70005606:	d10d      	bne.n	70005624 <USB_DevInit+0x138>
  {
    if (cfg.speed == USBD_HS_SPEED)
70005608:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
7000560c:	2b00      	cmp	r3, #0
7000560e:	d104      	bne.n	7000561a <USB_DevInit+0x12e>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
70005610:	2100      	movs	r1, #0
70005612:	6878      	ldr	r0, [r7, #4]
70005614:	f000 f968 	bl	700058e8 <USB_SetDevSpeed>
70005618:	e008      	b.n	7000562c <USB_DevInit+0x140>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
7000561a:	2101      	movs	r1, #1
7000561c:	6878      	ldr	r0, [r7, #4]
7000561e:	f000 f963 	bl	700058e8 <USB_SetDevSpeed>
70005622:	e003      	b.n	7000562c <USB_DevInit+0x140>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
70005624:	2103      	movs	r1, #3
70005626:	6878      	ldr	r0, [r7, #4]
70005628:	f000 f95e 	bl	700058e8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
7000562c:	2110      	movs	r1, #16
7000562e:	6878      	ldr	r0, [r7, #4]
70005630:	f000 f8fa 	bl	70005828 <USB_FlushTxFifo>
70005634:	4603      	mov	r3, r0
70005636:	2b00      	cmp	r3, #0
70005638:	d001      	beq.n	7000563e <USB_DevInit+0x152>
  {
    ret = HAL_ERROR;
7000563a:	2301      	movs	r3, #1
7000563c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
7000563e:	6878      	ldr	r0, [r7, #4]
70005640:	f000 f924 	bl	7000588c <USB_FlushRxFifo>
70005644:	4603      	mov	r3, r0
70005646:	2b00      	cmp	r3, #0
70005648:	d001      	beq.n	7000564e <USB_DevInit+0x162>
  {
    ret = HAL_ERROR;
7000564a:	2301      	movs	r3, #1
7000564c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
7000564e:	68fb      	ldr	r3, [r7, #12]
70005650:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70005654:	461a      	mov	r2, r3
70005656:	2300      	movs	r3, #0
70005658:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
7000565a:	68fb      	ldr	r3, [r7, #12]
7000565c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70005660:	461a      	mov	r2, r3
70005662:	2300      	movs	r3, #0
70005664:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
70005666:	68fb      	ldr	r3, [r7, #12]
70005668:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
7000566c:	461a      	mov	r2, r3
7000566e:	2300      	movs	r3, #0
70005670:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
70005672:	2300      	movs	r3, #0
70005674:	613b      	str	r3, [r7, #16]
70005676:	e043      	b.n	70005700 <USB_DevInit+0x214>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
70005678:	693b      	ldr	r3, [r7, #16]
7000567a:	015a      	lsls	r2, r3, #5
7000567c:	68fb      	ldr	r3, [r7, #12]
7000567e:	4413      	add	r3, r2
70005680:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005684:	681b      	ldr	r3, [r3, #0]
70005686:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
7000568a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
7000568e:	d118      	bne.n	700056c2 <USB_DevInit+0x1d6>
    {
      if (i == 0U)
70005690:	693b      	ldr	r3, [r7, #16]
70005692:	2b00      	cmp	r3, #0
70005694:	d10a      	bne.n	700056ac <USB_DevInit+0x1c0>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
70005696:	693b      	ldr	r3, [r7, #16]
70005698:	015a      	lsls	r2, r3, #5
7000569a:	68fb      	ldr	r3, [r7, #12]
7000569c:	4413      	add	r3, r2
7000569e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700056a2:	461a      	mov	r2, r3
700056a4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
700056a8:	6013      	str	r3, [r2, #0]
700056aa:	e013      	b.n	700056d4 <USB_DevInit+0x1e8>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
700056ac:	693b      	ldr	r3, [r7, #16]
700056ae:	015a      	lsls	r2, r3, #5
700056b0:	68fb      	ldr	r3, [r7, #12]
700056b2:	4413      	add	r3, r2
700056b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700056b8:	461a      	mov	r2, r3
700056ba:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
700056be:	6013      	str	r3, [r2, #0]
700056c0:	e008      	b.n	700056d4 <USB_DevInit+0x1e8>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
700056c2:	693b      	ldr	r3, [r7, #16]
700056c4:	015a      	lsls	r2, r3, #5
700056c6:	68fb      	ldr	r3, [r7, #12]
700056c8:	4413      	add	r3, r2
700056ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700056ce:	461a      	mov	r2, r3
700056d0:	2300      	movs	r3, #0
700056d2:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
700056d4:	693b      	ldr	r3, [r7, #16]
700056d6:	015a      	lsls	r2, r3, #5
700056d8:	68fb      	ldr	r3, [r7, #12]
700056da:	4413      	add	r3, r2
700056dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700056e0:	461a      	mov	r2, r3
700056e2:	2300      	movs	r3, #0
700056e4:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
700056e6:	693b      	ldr	r3, [r7, #16]
700056e8:	015a      	lsls	r2, r3, #5
700056ea:	68fb      	ldr	r3, [r7, #12]
700056ec:	4413      	add	r3, r2
700056ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700056f2:	461a      	mov	r2, r3
700056f4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
700056f8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
700056fa:	693b      	ldr	r3, [r7, #16]
700056fc:	3301      	adds	r3, #1
700056fe:	613b      	str	r3, [r7, #16]
70005700:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
70005704:	461a      	mov	r2, r3
70005706:	693b      	ldr	r3, [r7, #16]
70005708:	4293      	cmp	r3, r2
7000570a:	d3b5      	bcc.n	70005678 <USB_DevInit+0x18c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
7000570c:	2300      	movs	r3, #0
7000570e:	613b      	str	r3, [r7, #16]
70005710:	e043      	b.n	7000579a <USB_DevInit+0x2ae>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
70005712:	693b      	ldr	r3, [r7, #16]
70005714:	015a      	lsls	r2, r3, #5
70005716:	68fb      	ldr	r3, [r7, #12]
70005718:	4413      	add	r3, r2
7000571a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000571e:	681b      	ldr	r3, [r3, #0]
70005720:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
70005724:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
70005728:	d118      	bne.n	7000575c <USB_DevInit+0x270>
    {
      if (i == 0U)
7000572a:	693b      	ldr	r3, [r7, #16]
7000572c:	2b00      	cmp	r3, #0
7000572e:	d10a      	bne.n	70005746 <USB_DevInit+0x25a>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
70005730:	693b      	ldr	r3, [r7, #16]
70005732:	015a      	lsls	r2, r3, #5
70005734:	68fb      	ldr	r3, [r7, #12]
70005736:	4413      	add	r3, r2
70005738:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000573c:	461a      	mov	r2, r3
7000573e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
70005742:	6013      	str	r3, [r2, #0]
70005744:	e013      	b.n	7000576e <USB_DevInit+0x282>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
70005746:	693b      	ldr	r3, [r7, #16]
70005748:	015a      	lsls	r2, r3, #5
7000574a:	68fb      	ldr	r3, [r7, #12]
7000574c:	4413      	add	r3, r2
7000574e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005752:	461a      	mov	r2, r3
70005754:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
70005758:	6013      	str	r3, [r2, #0]
7000575a:	e008      	b.n	7000576e <USB_DevInit+0x282>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
7000575c:	693b      	ldr	r3, [r7, #16]
7000575e:	015a      	lsls	r2, r3, #5
70005760:	68fb      	ldr	r3, [r7, #12]
70005762:	4413      	add	r3, r2
70005764:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005768:	461a      	mov	r2, r3
7000576a:	2300      	movs	r3, #0
7000576c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
7000576e:	693b      	ldr	r3, [r7, #16]
70005770:	015a      	lsls	r2, r3, #5
70005772:	68fb      	ldr	r3, [r7, #12]
70005774:	4413      	add	r3, r2
70005776:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000577a:	461a      	mov	r2, r3
7000577c:	2300      	movs	r3, #0
7000577e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
70005780:	693b      	ldr	r3, [r7, #16]
70005782:	015a      	lsls	r2, r3, #5
70005784:	68fb      	ldr	r3, [r7, #12]
70005786:	4413      	add	r3, r2
70005788:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000578c:	461a      	mov	r2, r3
7000578e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
70005792:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
70005794:	693b      	ldr	r3, [r7, #16]
70005796:	3301      	adds	r3, #1
70005798:	613b      	str	r3, [r7, #16]
7000579a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
7000579e:	461a      	mov	r2, r3
700057a0:	693b      	ldr	r3, [r7, #16]
700057a2:	4293      	cmp	r3, r2
700057a4:	d3b5      	bcc.n	70005712 <USB_DevInit+0x226>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
700057a6:	68fb      	ldr	r3, [r7, #12]
700057a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700057ac:	691b      	ldr	r3, [r3, #16]
700057ae:	68fa      	ldr	r2, [r7, #12]
700057b0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
700057b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
700057b8:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
700057ba:	687b      	ldr	r3, [r7, #4]
700057bc:	2200      	movs	r2, #0
700057be:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
700057c0:	687b      	ldr	r3, [r7, #4]
700057c2:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
700057c6:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
700057c8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
700057cc:	2b00      	cmp	r3, #0
700057ce:	d105      	bne.n	700057dc <USB_DevInit+0x2f0>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
700057d0:	687b      	ldr	r3, [r7, #4]
700057d2:	699b      	ldr	r3, [r3, #24]
700057d4:	f043 0210 	orr.w	r2, r3, #16
700057d8:	687b      	ldr	r3, [r7, #4]
700057da:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
700057dc:	687b      	ldr	r3, [r7, #4]
700057de:	699a      	ldr	r2, [r3, #24]
700057e0:	4b0f      	ldr	r3, [pc, #60]	@ (70005820 <USB_DevInit+0x334>)
700057e2:	4313      	orrs	r3, r2
700057e4:	687a      	ldr	r2, [r7, #4]
700057e6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
700057e8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
700057ec:	2b00      	cmp	r3, #0
700057ee:	d005      	beq.n	700057fc <USB_DevInit+0x310>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
700057f0:	687b      	ldr	r3, [r7, #4]
700057f2:	699b      	ldr	r3, [r3, #24]
700057f4:	f043 0208 	orr.w	r2, r3, #8
700057f8:	687b      	ldr	r3, [r7, #4]
700057fa:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
700057fc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
70005800:	2b01      	cmp	r3, #1
70005802:	d105      	bne.n	70005810 <USB_DevInit+0x324>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
70005804:	687b      	ldr	r3, [r7, #4]
70005806:	699a      	ldr	r2, [r3, #24]
70005808:	4b06      	ldr	r3, [pc, #24]	@ (70005824 <USB_DevInit+0x338>)
7000580a:	4313      	orrs	r3, r2
7000580c:	687a      	ldr	r2, [r7, #4]
7000580e:	6193      	str	r3, [r2, #24]
  }

  return ret;
70005810:	7dfb      	ldrb	r3, [r7, #23]
}
70005812:	4618      	mov	r0, r3
70005814:	3718      	adds	r7, #24
70005816:	46bd      	mov	sp, r7
70005818:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
7000581c:	b004      	add	sp, #16
7000581e:	4770      	bx	lr
70005820:	803c3800 	.word	0x803c3800
70005824:	40000004 	.word	0x40000004

70005828 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
70005828:	b480      	push	{r7}
7000582a:	b085      	sub	sp, #20
7000582c:	af00      	add	r7, sp, #0
7000582e:	6078      	str	r0, [r7, #4]
70005830:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
70005832:	2300      	movs	r3, #0
70005834:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
70005836:	68fb      	ldr	r3, [r7, #12]
70005838:	3301      	adds	r3, #1
7000583a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
7000583c:	68fb      	ldr	r3, [r7, #12]
7000583e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
70005842:	d901      	bls.n	70005848 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
70005844:	2303      	movs	r3, #3
70005846:	e01b      	b.n	70005880 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
70005848:	687b      	ldr	r3, [r7, #4]
7000584a:	691b      	ldr	r3, [r3, #16]
7000584c:	2b00      	cmp	r3, #0
7000584e:	daf2      	bge.n	70005836 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
70005850:	2300      	movs	r3, #0
70005852:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
70005854:	683b      	ldr	r3, [r7, #0]
70005856:	019b      	lsls	r3, r3, #6
70005858:	f043 0220 	orr.w	r2, r3, #32
7000585c:	687b      	ldr	r3, [r7, #4]
7000585e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
70005860:	68fb      	ldr	r3, [r7, #12]
70005862:	3301      	adds	r3, #1
70005864:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
70005866:	68fb      	ldr	r3, [r7, #12]
70005868:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
7000586c:	d901      	bls.n	70005872 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
7000586e:	2303      	movs	r3, #3
70005870:	e006      	b.n	70005880 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
70005872:	687b      	ldr	r3, [r7, #4]
70005874:	691b      	ldr	r3, [r3, #16]
70005876:	f003 0320 	and.w	r3, r3, #32
7000587a:	2b20      	cmp	r3, #32
7000587c:	d0f0      	beq.n	70005860 <USB_FlushTxFifo+0x38>

  return HAL_OK;
7000587e:	2300      	movs	r3, #0
}
70005880:	4618      	mov	r0, r3
70005882:	3714      	adds	r7, #20
70005884:	46bd      	mov	sp, r7
70005886:	f85d 7b04 	ldr.w	r7, [sp], #4
7000588a:	4770      	bx	lr

7000588c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
7000588c:	b480      	push	{r7}
7000588e:	b085      	sub	sp, #20
70005890:	af00      	add	r7, sp, #0
70005892:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
70005894:	2300      	movs	r3, #0
70005896:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
70005898:	68fb      	ldr	r3, [r7, #12]
7000589a:	3301      	adds	r3, #1
7000589c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
7000589e:	68fb      	ldr	r3, [r7, #12]
700058a0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
700058a4:	d901      	bls.n	700058aa <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
700058a6:	2303      	movs	r3, #3
700058a8:	e018      	b.n	700058dc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
700058aa:	687b      	ldr	r3, [r7, #4]
700058ac:	691b      	ldr	r3, [r3, #16]
700058ae:	2b00      	cmp	r3, #0
700058b0:	daf2      	bge.n	70005898 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
700058b2:	2300      	movs	r3, #0
700058b4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
700058b6:	687b      	ldr	r3, [r7, #4]
700058b8:	2210      	movs	r2, #16
700058ba:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
700058bc:	68fb      	ldr	r3, [r7, #12]
700058be:	3301      	adds	r3, #1
700058c0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
700058c2:	68fb      	ldr	r3, [r7, #12]
700058c4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
700058c8:	d901      	bls.n	700058ce <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
700058ca:	2303      	movs	r3, #3
700058cc:	e006      	b.n	700058dc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
700058ce:	687b      	ldr	r3, [r7, #4]
700058d0:	691b      	ldr	r3, [r3, #16]
700058d2:	f003 0310 	and.w	r3, r3, #16
700058d6:	2b10      	cmp	r3, #16
700058d8:	d0f0      	beq.n	700058bc <USB_FlushRxFifo+0x30>

  return HAL_OK;
700058da:	2300      	movs	r3, #0
}
700058dc:	4618      	mov	r0, r3
700058de:	3714      	adds	r7, #20
700058e0:	46bd      	mov	sp, r7
700058e2:	f85d 7b04 	ldr.w	r7, [sp], #4
700058e6:	4770      	bx	lr

700058e8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
700058e8:	b480      	push	{r7}
700058ea:	b085      	sub	sp, #20
700058ec:	af00      	add	r7, sp, #0
700058ee:	6078      	str	r0, [r7, #4]
700058f0:	460b      	mov	r3, r1
700058f2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
700058f4:	687b      	ldr	r3, [r7, #4]
700058f6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
700058f8:	68fb      	ldr	r3, [r7, #12]
700058fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700058fe:	681a      	ldr	r2, [r3, #0]
70005900:	78fb      	ldrb	r3, [r7, #3]
70005902:	68f9      	ldr	r1, [r7, #12]
70005904:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
70005908:	4313      	orrs	r3, r2
7000590a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
7000590c:	2300      	movs	r3, #0
}
7000590e:	4618      	mov	r0, r3
70005910:	3714      	adds	r7, #20
70005912:	46bd      	mov	sp, r7
70005914:	f85d 7b04 	ldr.w	r7, [sp], #4
70005918:	4770      	bx	lr

7000591a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
7000591a:	b480      	push	{r7}
7000591c:	b087      	sub	sp, #28
7000591e:	af00      	add	r7, sp, #0
70005920:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
70005922:	687b      	ldr	r3, [r7, #4]
70005924:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
70005926:	693b      	ldr	r3, [r7, #16]
70005928:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
7000592c:	689b      	ldr	r3, [r3, #8]
7000592e:	f003 0306 	and.w	r3, r3, #6
70005932:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
70005934:	68fb      	ldr	r3, [r7, #12]
70005936:	2b00      	cmp	r3, #0
70005938:	d102      	bne.n	70005940 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
7000593a:	2300      	movs	r3, #0
7000593c:	75fb      	strb	r3, [r7, #23]
7000593e:	e00a      	b.n	70005956 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
70005940:	68fb      	ldr	r3, [r7, #12]
70005942:	2b02      	cmp	r3, #2
70005944:	d002      	beq.n	7000594c <USB_GetDevSpeed+0x32>
70005946:	68fb      	ldr	r3, [r7, #12]
70005948:	2b06      	cmp	r3, #6
7000594a:	d102      	bne.n	70005952 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
7000594c:	2302      	movs	r3, #2
7000594e:	75fb      	strb	r3, [r7, #23]
70005950:	e001      	b.n	70005956 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
70005952:	230f      	movs	r3, #15
70005954:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
70005956:	7dfb      	ldrb	r3, [r7, #23]
}
70005958:	4618      	mov	r0, r3
7000595a:	371c      	adds	r7, #28
7000595c:	46bd      	mov	sp, r7
7000595e:	f85d 7b04 	ldr.w	r7, [sp], #4
70005962:	4770      	bx	lr

70005964 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
70005964:	b480      	push	{r7}
70005966:	b085      	sub	sp, #20
70005968:	af00      	add	r7, sp, #0
7000596a:	6078      	str	r0, [r7, #4]
7000596c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
7000596e:	687b      	ldr	r3, [r7, #4]
70005970:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
70005972:	683b      	ldr	r3, [r7, #0]
70005974:	781b      	ldrb	r3, [r3, #0]
70005976:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
70005978:	683b      	ldr	r3, [r7, #0]
7000597a:	785b      	ldrb	r3, [r3, #1]
7000597c:	2b01      	cmp	r3, #1
7000597e:	d139      	bne.n	700059f4 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
70005980:	68fb      	ldr	r3, [r7, #12]
70005982:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70005986:	69da      	ldr	r2, [r3, #28]
70005988:	683b      	ldr	r3, [r7, #0]
7000598a:	781b      	ldrb	r3, [r3, #0]
7000598c:	f003 030f 	and.w	r3, r3, #15
70005990:	2101      	movs	r1, #1
70005992:	fa01 f303 	lsl.w	r3, r1, r3
70005996:	b29b      	uxth	r3, r3
70005998:	68f9      	ldr	r1, [r7, #12]
7000599a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
7000599e:	4313      	orrs	r3, r2
700059a0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
700059a2:	68bb      	ldr	r3, [r7, #8]
700059a4:	015a      	lsls	r2, r3, #5
700059a6:	68fb      	ldr	r3, [r7, #12]
700059a8:	4413      	add	r3, r2
700059aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700059ae:	681b      	ldr	r3, [r3, #0]
700059b0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
700059b4:	2b00      	cmp	r3, #0
700059b6:	d153      	bne.n	70005a60 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
700059b8:	68bb      	ldr	r3, [r7, #8]
700059ba:	015a      	lsls	r2, r3, #5
700059bc:	68fb      	ldr	r3, [r7, #12]
700059be:	4413      	add	r3, r2
700059c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700059c4:	681a      	ldr	r2, [r3, #0]
700059c6:	683b      	ldr	r3, [r7, #0]
700059c8:	689b      	ldr	r3, [r3, #8]
700059ca:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
700059ce:	683b      	ldr	r3, [r7, #0]
700059d0:	791b      	ldrb	r3, [r3, #4]
700059d2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
700059d4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
700059d6:	68bb      	ldr	r3, [r7, #8]
700059d8:	059b      	lsls	r3, r3, #22
700059da:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
700059dc:	431a      	orrs	r2, r3
700059de:	68bb      	ldr	r3, [r7, #8]
700059e0:	0159      	lsls	r1, r3, #5
700059e2:	68fb      	ldr	r3, [r7, #12]
700059e4:	440b      	add	r3, r1
700059e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700059ea:	4619      	mov	r1, r3
700059ec:	4b20      	ldr	r3, [pc, #128]	@ (70005a70 <USB_ActivateEndpoint+0x10c>)
700059ee:	4313      	orrs	r3, r2
700059f0:	600b      	str	r3, [r1, #0]
700059f2:	e035      	b.n	70005a60 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
700059f4:	68fb      	ldr	r3, [r7, #12]
700059f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700059fa:	69da      	ldr	r2, [r3, #28]
700059fc:	683b      	ldr	r3, [r7, #0]
700059fe:	781b      	ldrb	r3, [r3, #0]
70005a00:	f003 030f 	and.w	r3, r3, #15
70005a04:	2101      	movs	r1, #1
70005a06:	fa01 f303 	lsl.w	r3, r1, r3
70005a0a:	041b      	lsls	r3, r3, #16
70005a0c:	68f9      	ldr	r1, [r7, #12]
70005a0e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
70005a12:	4313      	orrs	r3, r2
70005a14:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
70005a16:	68bb      	ldr	r3, [r7, #8]
70005a18:	015a      	lsls	r2, r3, #5
70005a1a:	68fb      	ldr	r3, [r7, #12]
70005a1c:	4413      	add	r3, r2
70005a1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005a22:	681b      	ldr	r3, [r3, #0]
70005a24:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
70005a28:	2b00      	cmp	r3, #0
70005a2a:	d119      	bne.n	70005a60 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
70005a2c:	68bb      	ldr	r3, [r7, #8]
70005a2e:	015a      	lsls	r2, r3, #5
70005a30:	68fb      	ldr	r3, [r7, #12]
70005a32:	4413      	add	r3, r2
70005a34:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005a38:	681a      	ldr	r2, [r3, #0]
70005a3a:	683b      	ldr	r3, [r7, #0]
70005a3c:	689b      	ldr	r3, [r3, #8]
70005a3e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
70005a42:	683b      	ldr	r3, [r7, #0]
70005a44:	791b      	ldrb	r3, [r3, #4]
70005a46:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
70005a48:	430b      	orrs	r3, r1
70005a4a:	431a      	orrs	r2, r3
70005a4c:	68bb      	ldr	r3, [r7, #8]
70005a4e:	0159      	lsls	r1, r3, #5
70005a50:	68fb      	ldr	r3, [r7, #12]
70005a52:	440b      	add	r3, r1
70005a54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005a58:	4619      	mov	r1, r3
70005a5a:	4b05      	ldr	r3, [pc, #20]	@ (70005a70 <USB_ActivateEndpoint+0x10c>)
70005a5c:	4313      	orrs	r3, r2
70005a5e:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
70005a60:	2300      	movs	r3, #0
}
70005a62:	4618      	mov	r0, r3
70005a64:	3714      	adds	r7, #20
70005a66:	46bd      	mov	sp, r7
70005a68:	f85d 7b04 	ldr.w	r7, [sp], #4
70005a6c:	4770      	bx	lr
70005a6e:	bf00      	nop
70005a70:	10008000 	.word	0x10008000

70005a74 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
70005a74:	b480      	push	{r7}
70005a76:	b085      	sub	sp, #20
70005a78:	af00      	add	r7, sp, #0
70005a7a:	6078      	str	r0, [r7, #4]
70005a7c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
70005a7e:	687b      	ldr	r3, [r7, #4]
70005a80:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
70005a82:	683b      	ldr	r3, [r7, #0]
70005a84:	781b      	ldrb	r3, [r3, #0]
70005a86:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
70005a88:	683b      	ldr	r3, [r7, #0]
70005a8a:	785b      	ldrb	r3, [r3, #1]
70005a8c:	2b01      	cmp	r3, #1
70005a8e:	d161      	bne.n	70005b54 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
70005a90:	68bb      	ldr	r3, [r7, #8]
70005a92:	015a      	lsls	r2, r3, #5
70005a94:	68fb      	ldr	r3, [r7, #12]
70005a96:	4413      	add	r3, r2
70005a98:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005a9c:	681b      	ldr	r3, [r3, #0]
70005a9e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
70005aa2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
70005aa6:	d11f      	bne.n	70005ae8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
70005aa8:	68bb      	ldr	r3, [r7, #8]
70005aaa:	015a      	lsls	r2, r3, #5
70005aac:	68fb      	ldr	r3, [r7, #12]
70005aae:	4413      	add	r3, r2
70005ab0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005ab4:	681b      	ldr	r3, [r3, #0]
70005ab6:	68ba      	ldr	r2, [r7, #8]
70005ab8:	0151      	lsls	r1, r2, #5
70005aba:	68fa      	ldr	r2, [r7, #12]
70005abc:	440a      	add	r2, r1
70005abe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70005ac2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
70005ac6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
70005ac8:	68bb      	ldr	r3, [r7, #8]
70005aca:	015a      	lsls	r2, r3, #5
70005acc:	68fb      	ldr	r3, [r7, #12]
70005ace:	4413      	add	r3, r2
70005ad0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005ad4:	681b      	ldr	r3, [r3, #0]
70005ad6:	68ba      	ldr	r2, [r7, #8]
70005ad8:	0151      	lsls	r1, r2, #5
70005ada:	68fa      	ldr	r2, [r7, #12]
70005adc:	440a      	add	r2, r1
70005ade:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70005ae2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
70005ae6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
70005ae8:	68fb      	ldr	r3, [r7, #12]
70005aea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70005aee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
70005af0:	683b      	ldr	r3, [r7, #0]
70005af2:	781b      	ldrb	r3, [r3, #0]
70005af4:	f003 030f 	and.w	r3, r3, #15
70005af8:	2101      	movs	r1, #1
70005afa:	fa01 f303 	lsl.w	r3, r1, r3
70005afe:	b29b      	uxth	r3, r3
70005b00:	43db      	mvns	r3, r3
70005b02:	68f9      	ldr	r1, [r7, #12]
70005b04:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
70005b08:	4013      	ands	r3, r2
70005b0a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
70005b0c:	68fb      	ldr	r3, [r7, #12]
70005b0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70005b12:	69da      	ldr	r2, [r3, #28]
70005b14:	683b      	ldr	r3, [r7, #0]
70005b16:	781b      	ldrb	r3, [r3, #0]
70005b18:	f003 030f 	and.w	r3, r3, #15
70005b1c:	2101      	movs	r1, #1
70005b1e:	fa01 f303 	lsl.w	r3, r1, r3
70005b22:	b29b      	uxth	r3, r3
70005b24:	43db      	mvns	r3, r3
70005b26:	68f9      	ldr	r1, [r7, #12]
70005b28:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
70005b2c:	4013      	ands	r3, r2
70005b2e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
70005b30:	68bb      	ldr	r3, [r7, #8]
70005b32:	015a      	lsls	r2, r3, #5
70005b34:	68fb      	ldr	r3, [r7, #12]
70005b36:	4413      	add	r3, r2
70005b38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005b3c:	681a      	ldr	r2, [r3, #0]
70005b3e:	68bb      	ldr	r3, [r7, #8]
70005b40:	0159      	lsls	r1, r3, #5
70005b42:	68fb      	ldr	r3, [r7, #12]
70005b44:	440b      	add	r3, r1
70005b46:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005b4a:	4619      	mov	r1, r3
70005b4c:	4b35      	ldr	r3, [pc, #212]	@ (70005c24 <USB_DeactivateEndpoint+0x1b0>)
70005b4e:	4013      	ands	r3, r2
70005b50:	600b      	str	r3, [r1, #0]
70005b52:	e060      	b.n	70005c16 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
70005b54:	68bb      	ldr	r3, [r7, #8]
70005b56:	015a      	lsls	r2, r3, #5
70005b58:	68fb      	ldr	r3, [r7, #12]
70005b5a:	4413      	add	r3, r2
70005b5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005b60:	681b      	ldr	r3, [r3, #0]
70005b62:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
70005b66:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
70005b6a:	d11f      	bne.n	70005bac <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
70005b6c:	68bb      	ldr	r3, [r7, #8]
70005b6e:	015a      	lsls	r2, r3, #5
70005b70:	68fb      	ldr	r3, [r7, #12]
70005b72:	4413      	add	r3, r2
70005b74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005b78:	681b      	ldr	r3, [r3, #0]
70005b7a:	68ba      	ldr	r2, [r7, #8]
70005b7c:	0151      	lsls	r1, r2, #5
70005b7e:	68fa      	ldr	r2, [r7, #12]
70005b80:	440a      	add	r2, r1
70005b82:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70005b86:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
70005b8a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
70005b8c:	68bb      	ldr	r3, [r7, #8]
70005b8e:	015a      	lsls	r2, r3, #5
70005b90:	68fb      	ldr	r3, [r7, #12]
70005b92:	4413      	add	r3, r2
70005b94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005b98:	681b      	ldr	r3, [r3, #0]
70005b9a:	68ba      	ldr	r2, [r7, #8]
70005b9c:	0151      	lsls	r1, r2, #5
70005b9e:	68fa      	ldr	r2, [r7, #12]
70005ba0:	440a      	add	r2, r1
70005ba2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70005ba6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
70005baa:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
70005bac:	68fb      	ldr	r3, [r7, #12]
70005bae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70005bb2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
70005bb4:	683b      	ldr	r3, [r7, #0]
70005bb6:	781b      	ldrb	r3, [r3, #0]
70005bb8:	f003 030f 	and.w	r3, r3, #15
70005bbc:	2101      	movs	r1, #1
70005bbe:	fa01 f303 	lsl.w	r3, r1, r3
70005bc2:	041b      	lsls	r3, r3, #16
70005bc4:	43db      	mvns	r3, r3
70005bc6:	68f9      	ldr	r1, [r7, #12]
70005bc8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
70005bcc:	4013      	ands	r3, r2
70005bce:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
70005bd0:	68fb      	ldr	r3, [r7, #12]
70005bd2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70005bd6:	69da      	ldr	r2, [r3, #28]
70005bd8:	683b      	ldr	r3, [r7, #0]
70005bda:	781b      	ldrb	r3, [r3, #0]
70005bdc:	f003 030f 	and.w	r3, r3, #15
70005be0:	2101      	movs	r1, #1
70005be2:	fa01 f303 	lsl.w	r3, r1, r3
70005be6:	041b      	lsls	r3, r3, #16
70005be8:	43db      	mvns	r3, r3
70005bea:	68f9      	ldr	r1, [r7, #12]
70005bec:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
70005bf0:	4013      	ands	r3, r2
70005bf2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
70005bf4:	68bb      	ldr	r3, [r7, #8]
70005bf6:	015a      	lsls	r2, r3, #5
70005bf8:	68fb      	ldr	r3, [r7, #12]
70005bfa:	4413      	add	r3, r2
70005bfc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005c00:	681a      	ldr	r2, [r3, #0]
70005c02:	68bb      	ldr	r3, [r7, #8]
70005c04:	0159      	lsls	r1, r3, #5
70005c06:	68fb      	ldr	r3, [r7, #12]
70005c08:	440b      	add	r3, r1
70005c0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005c0e:	4619      	mov	r1, r3
70005c10:	4b05      	ldr	r3, [pc, #20]	@ (70005c28 <USB_DeactivateEndpoint+0x1b4>)
70005c12:	4013      	ands	r3, r2
70005c14:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
70005c16:	2300      	movs	r3, #0
}
70005c18:	4618      	mov	r0, r3
70005c1a:	3714      	adds	r7, #20
70005c1c:	46bd      	mov	sp, r7
70005c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
70005c22:	4770      	bx	lr
70005c24:	ec337800 	.word	0xec337800
70005c28:	eff37800 	.word	0xeff37800

70005c2c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
70005c2c:	b580      	push	{r7, lr}
70005c2e:	b08a      	sub	sp, #40	@ 0x28
70005c30:	af02      	add	r7, sp, #8
70005c32:	60f8      	str	r0, [r7, #12]
70005c34:	60b9      	str	r1, [r7, #8]
70005c36:	4613      	mov	r3, r2
70005c38:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
70005c3a:	68fb      	ldr	r3, [r7, #12]
70005c3c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
70005c3e:	68bb      	ldr	r3, [r7, #8]
70005c40:	781b      	ldrb	r3, [r3, #0]
70005c42:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
70005c44:	68bb      	ldr	r3, [r7, #8]
70005c46:	785b      	ldrb	r3, [r3, #1]
70005c48:	2b01      	cmp	r3, #1
70005c4a:	f040 8185 	bne.w	70005f58 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
70005c4e:	68bb      	ldr	r3, [r7, #8]
70005c50:	691b      	ldr	r3, [r3, #16]
70005c52:	2b00      	cmp	r3, #0
70005c54:	d132      	bne.n	70005cbc <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
70005c56:	69bb      	ldr	r3, [r7, #24]
70005c58:	015a      	lsls	r2, r3, #5
70005c5a:	69fb      	ldr	r3, [r7, #28]
70005c5c:	4413      	add	r3, r2
70005c5e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005c62:	691a      	ldr	r2, [r3, #16]
70005c64:	69bb      	ldr	r3, [r7, #24]
70005c66:	0159      	lsls	r1, r3, #5
70005c68:	69fb      	ldr	r3, [r7, #28]
70005c6a:	440b      	add	r3, r1
70005c6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005c70:	4619      	mov	r1, r3
70005c72:	4ba7      	ldr	r3, [pc, #668]	@ (70005f10 <USB_EPStartXfer+0x2e4>)
70005c74:	4013      	ands	r3, r2
70005c76:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
70005c78:	69bb      	ldr	r3, [r7, #24]
70005c7a:	015a      	lsls	r2, r3, #5
70005c7c:	69fb      	ldr	r3, [r7, #28]
70005c7e:	4413      	add	r3, r2
70005c80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005c84:	691b      	ldr	r3, [r3, #16]
70005c86:	69ba      	ldr	r2, [r7, #24]
70005c88:	0151      	lsls	r1, r2, #5
70005c8a:	69fa      	ldr	r2, [r7, #28]
70005c8c:	440a      	add	r2, r1
70005c8e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70005c92:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
70005c96:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
70005c98:	69bb      	ldr	r3, [r7, #24]
70005c9a:	015a      	lsls	r2, r3, #5
70005c9c:	69fb      	ldr	r3, [r7, #28]
70005c9e:	4413      	add	r3, r2
70005ca0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005ca4:	691a      	ldr	r2, [r3, #16]
70005ca6:	69bb      	ldr	r3, [r7, #24]
70005ca8:	0159      	lsls	r1, r3, #5
70005caa:	69fb      	ldr	r3, [r7, #28]
70005cac:	440b      	add	r3, r1
70005cae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005cb2:	4619      	mov	r1, r3
70005cb4:	4b97      	ldr	r3, [pc, #604]	@ (70005f14 <USB_EPStartXfer+0x2e8>)
70005cb6:	4013      	ands	r3, r2
70005cb8:	610b      	str	r3, [r1, #16]
70005cba:	e097      	b.n	70005dec <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
70005cbc:	69bb      	ldr	r3, [r7, #24]
70005cbe:	015a      	lsls	r2, r3, #5
70005cc0:	69fb      	ldr	r3, [r7, #28]
70005cc2:	4413      	add	r3, r2
70005cc4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005cc8:	691a      	ldr	r2, [r3, #16]
70005cca:	69bb      	ldr	r3, [r7, #24]
70005ccc:	0159      	lsls	r1, r3, #5
70005cce:	69fb      	ldr	r3, [r7, #28]
70005cd0:	440b      	add	r3, r1
70005cd2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005cd6:	4619      	mov	r1, r3
70005cd8:	4b8e      	ldr	r3, [pc, #568]	@ (70005f14 <USB_EPStartXfer+0x2e8>)
70005cda:	4013      	ands	r3, r2
70005cdc:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
70005cde:	69bb      	ldr	r3, [r7, #24]
70005ce0:	015a      	lsls	r2, r3, #5
70005ce2:	69fb      	ldr	r3, [r7, #28]
70005ce4:	4413      	add	r3, r2
70005ce6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005cea:	691a      	ldr	r2, [r3, #16]
70005cec:	69bb      	ldr	r3, [r7, #24]
70005cee:	0159      	lsls	r1, r3, #5
70005cf0:	69fb      	ldr	r3, [r7, #28]
70005cf2:	440b      	add	r3, r1
70005cf4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005cf8:	4619      	mov	r1, r3
70005cfa:	4b85      	ldr	r3, [pc, #532]	@ (70005f10 <USB_EPStartXfer+0x2e4>)
70005cfc:	4013      	ands	r3, r2
70005cfe:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
70005d00:	69bb      	ldr	r3, [r7, #24]
70005d02:	2b00      	cmp	r3, #0
70005d04:	d11a      	bne.n	70005d3c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
70005d06:	68bb      	ldr	r3, [r7, #8]
70005d08:	691a      	ldr	r2, [r3, #16]
70005d0a:	68bb      	ldr	r3, [r7, #8]
70005d0c:	689b      	ldr	r3, [r3, #8]
70005d0e:	429a      	cmp	r2, r3
70005d10:	d903      	bls.n	70005d1a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
70005d12:	68bb      	ldr	r3, [r7, #8]
70005d14:	689a      	ldr	r2, [r3, #8]
70005d16:	68bb      	ldr	r3, [r7, #8]
70005d18:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
70005d1a:	69bb      	ldr	r3, [r7, #24]
70005d1c:	015a      	lsls	r2, r3, #5
70005d1e:	69fb      	ldr	r3, [r7, #28]
70005d20:	4413      	add	r3, r2
70005d22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005d26:	691b      	ldr	r3, [r3, #16]
70005d28:	69ba      	ldr	r2, [r7, #24]
70005d2a:	0151      	lsls	r1, r2, #5
70005d2c:	69fa      	ldr	r2, [r7, #28]
70005d2e:	440a      	add	r2, r1
70005d30:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70005d34:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
70005d38:	6113      	str	r3, [r2, #16]
70005d3a:	e044      	b.n	70005dc6 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
70005d3c:	68bb      	ldr	r3, [r7, #8]
70005d3e:	691a      	ldr	r2, [r3, #16]
70005d40:	68bb      	ldr	r3, [r7, #8]
70005d42:	689b      	ldr	r3, [r3, #8]
70005d44:	4413      	add	r3, r2
70005d46:	1e5a      	subs	r2, r3, #1
70005d48:	68bb      	ldr	r3, [r7, #8]
70005d4a:	689b      	ldr	r3, [r3, #8]
70005d4c:	fbb2 f3f3 	udiv	r3, r2, r3
70005d50:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
70005d52:	69bb      	ldr	r3, [r7, #24]
70005d54:	015a      	lsls	r2, r3, #5
70005d56:	69fb      	ldr	r3, [r7, #28]
70005d58:	4413      	add	r3, r2
70005d5a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005d5e:	691a      	ldr	r2, [r3, #16]
70005d60:	8afb      	ldrh	r3, [r7, #22]
70005d62:	04d9      	lsls	r1, r3, #19
70005d64:	4b6c      	ldr	r3, [pc, #432]	@ (70005f18 <USB_EPStartXfer+0x2ec>)
70005d66:	400b      	ands	r3, r1
70005d68:	69b9      	ldr	r1, [r7, #24]
70005d6a:	0148      	lsls	r0, r1, #5
70005d6c:	69f9      	ldr	r1, [r7, #28]
70005d6e:	4401      	add	r1, r0
70005d70:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
70005d74:	4313      	orrs	r3, r2
70005d76:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
70005d78:	68bb      	ldr	r3, [r7, #8]
70005d7a:	791b      	ldrb	r3, [r3, #4]
70005d7c:	2b01      	cmp	r3, #1
70005d7e:	d122      	bne.n	70005dc6 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
70005d80:	69bb      	ldr	r3, [r7, #24]
70005d82:	015a      	lsls	r2, r3, #5
70005d84:	69fb      	ldr	r3, [r7, #28]
70005d86:	4413      	add	r3, r2
70005d88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005d8c:	691b      	ldr	r3, [r3, #16]
70005d8e:	69ba      	ldr	r2, [r7, #24]
70005d90:	0151      	lsls	r1, r2, #5
70005d92:	69fa      	ldr	r2, [r7, #28]
70005d94:	440a      	add	r2, r1
70005d96:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70005d9a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
70005d9e:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
70005da0:	69bb      	ldr	r3, [r7, #24]
70005da2:	015a      	lsls	r2, r3, #5
70005da4:	69fb      	ldr	r3, [r7, #28]
70005da6:	4413      	add	r3, r2
70005da8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005dac:	691a      	ldr	r2, [r3, #16]
70005dae:	8afb      	ldrh	r3, [r7, #22]
70005db0:	075b      	lsls	r3, r3, #29
70005db2:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
70005db6:	69b9      	ldr	r1, [r7, #24]
70005db8:	0148      	lsls	r0, r1, #5
70005dba:	69f9      	ldr	r1, [r7, #28]
70005dbc:	4401      	add	r1, r0
70005dbe:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
70005dc2:	4313      	orrs	r3, r2
70005dc4:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
70005dc6:	69bb      	ldr	r3, [r7, #24]
70005dc8:	015a      	lsls	r2, r3, #5
70005dca:	69fb      	ldr	r3, [r7, #28]
70005dcc:	4413      	add	r3, r2
70005dce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005dd2:	691a      	ldr	r2, [r3, #16]
70005dd4:	68bb      	ldr	r3, [r7, #8]
70005dd6:	691b      	ldr	r3, [r3, #16]
70005dd8:	f3c3 0312 	ubfx	r3, r3, #0, #19
70005ddc:	69b9      	ldr	r1, [r7, #24]
70005dde:	0148      	lsls	r0, r1, #5
70005de0:	69f9      	ldr	r1, [r7, #28]
70005de2:	4401      	add	r1, r0
70005de4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
70005de8:	4313      	orrs	r3, r2
70005dea:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
70005dec:	79fb      	ldrb	r3, [r7, #7]
70005dee:	2b01      	cmp	r3, #1
70005df0:	d14b      	bne.n	70005e8a <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
70005df2:	68bb      	ldr	r3, [r7, #8]
70005df4:	69db      	ldr	r3, [r3, #28]
70005df6:	2b00      	cmp	r3, #0
70005df8:	d009      	beq.n	70005e0e <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
70005dfa:	69bb      	ldr	r3, [r7, #24]
70005dfc:	015a      	lsls	r2, r3, #5
70005dfe:	69fb      	ldr	r3, [r7, #28]
70005e00:	4413      	add	r3, r2
70005e02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005e06:	461a      	mov	r2, r3
70005e08:	68bb      	ldr	r3, [r7, #8]
70005e0a:	69db      	ldr	r3, [r3, #28]
70005e0c:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
70005e0e:	68bb      	ldr	r3, [r7, #8]
70005e10:	791b      	ldrb	r3, [r3, #4]
70005e12:	2b01      	cmp	r3, #1
70005e14:	d128      	bne.n	70005e68 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
70005e16:	69fb      	ldr	r3, [r7, #28]
70005e18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70005e1c:	689b      	ldr	r3, [r3, #8]
70005e1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70005e22:	2b00      	cmp	r3, #0
70005e24:	d110      	bne.n	70005e48 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
70005e26:	69bb      	ldr	r3, [r7, #24]
70005e28:	015a      	lsls	r2, r3, #5
70005e2a:	69fb      	ldr	r3, [r7, #28]
70005e2c:	4413      	add	r3, r2
70005e2e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005e32:	681b      	ldr	r3, [r3, #0]
70005e34:	69ba      	ldr	r2, [r7, #24]
70005e36:	0151      	lsls	r1, r2, #5
70005e38:	69fa      	ldr	r2, [r7, #28]
70005e3a:	440a      	add	r2, r1
70005e3c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70005e40:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70005e44:	6013      	str	r3, [r2, #0]
70005e46:	e00f      	b.n	70005e68 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
70005e48:	69bb      	ldr	r3, [r7, #24]
70005e4a:	015a      	lsls	r2, r3, #5
70005e4c:	69fb      	ldr	r3, [r7, #28]
70005e4e:	4413      	add	r3, r2
70005e50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005e54:	681b      	ldr	r3, [r3, #0]
70005e56:	69ba      	ldr	r2, [r7, #24]
70005e58:	0151      	lsls	r1, r2, #5
70005e5a:	69fa      	ldr	r2, [r7, #28]
70005e5c:	440a      	add	r2, r1
70005e5e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70005e62:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70005e66:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
70005e68:	69bb      	ldr	r3, [r7, #24]
70005e6a:	015a      	lsls	r2, r3, #5
70005e6c:	69fb      	ldr	r3, [r7, #28]
70005e6e:	4413      	add	r3, r2
70005e70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005e74:	681b      	ldr	r3, [r3, #0]
70005e76:	69ba      	ldr	r2, [r7, #24]
70005e78:	0151      	lsls	r1, r2, #5
70005e7a:	69fa      	ldr	r2, [r7, #28]
70005e7c:	440a      	add	r2, r1
70005e7e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70005e82:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
70005e86:	6013      	str	r3, [r2, #0]
70005e88:	e169      	b.n	7000615e <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
70005e8a:	69bb      	ldr	r3, [r7, #24]
70005e8c:	015a      	lsls	r2, r3, #5
70005e8e:	69fb      	ldr	r3, [r7, #28]
70005e90:	4413      	add	r3, r2
70005e92:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005e96:	681b      	ldr	r3, [r3, #0]
70005e98:	69ba      	ldr	r2, [r7, #24]
70005e9a:	0151      	lsls	r1, r2, #5
70005e9c:	69fa      	ldr	r2, [r7, #28]
70005e9e:	440a      	add	r2, r1
70005ea0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70005ea4:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
70005ea8:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
70005eaa:	68bb      	ldr	r3, [r7, #8]
70005eac:	791b      	ldrb	r3, [r3, #4]
70005eae:	2b01      	cmp	r3, #1
70005eb0:	d015      	beq.n	70005ede <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
70005eb2:	68bb      	ldr	r3, [r7, #8]
70005eb4:	691b      	ldr	r3, [r3, #16]
70005eb6:	2b00      	cmp	r3, #0
70005eb8:	f000 8151 	beq.w	7000615e <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
70005ebc:	69fb      	ldr	r3, [r7, #28]
70005ebe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70005ec2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
70005ec4:	68bb      	ldr	r3, [r7, #8]
70005ec6:	781b      	ldrb	r3, [r3, #0]
70005ec8:	f003 030f 	and.w	r3, r3, #15
70005ecc:	2101      	movs	r1, #1
70005ece:	fa01 f303 	lsl.w	r3, r1, r3
70005ed2:	69f9      	ldr	r1, [r7, #28]
70005ed4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
70005ed8:	4313      	orrs	r3, r2
70005eda:	634b      	str	r3, [r1, #52]	@ 0x34
70005edc:	e13f      	b.n	7000615e <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
70005ede:	69fb      	ldr	r3, [r7, #28]
70005ee0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70005ee4:	689b      	ldr	r3, [r3, #8]
70005ee6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70005eea:	2b00      	cmp	r3, #0
70005eec:	d116      	bne.n	70005f1c <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
70005eee:	69bb      	ldr	r3, [r7, #24]
70005ef0:	015a      	lsls	r2, r3, #5
70005ef2:	69fb      	ldr	r3, [r7, #28]
70005ef4:	4413      	add	r3, r2
70005ef6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005efa:	681b      	ldr	r3, [r3, #0]
70005efc:	69ba      	ldr	r2, [r7, #24]
70005efe:	0151      	lsls	r1, r2, #5
70005f00:	69fa      	ldr	r2, [r7, #28]
70005f02:	440a      	add	r2, r1
70005f04:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70005f08:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70005f0c:	6013      	str	r3, [r2, #0]
70005f0e:	e015      	b.n	70005f3c <USB_EPStartXfer+0x310>
70005f10:	e007ffff 	.word	0xe007ffff
70005f14:	fff80000 	.word	0xfff80000
70005f18:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
70005f1c:	69bb      	ldr	r3, [r7, #24]
70005f1e:	015a      	lsls	r2, r3, #5
70005f20:	69fb      	ldr	r3, [r7, #28]
70005f22:	4413      	add	r3, r2
70005f24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005f28:	681b      	ldr	r3, [r3, #0]
70005f2a:	69ba      	ldr	r2, [r7, #24]
70005f2c:	0151      	lsls	r1, r2, #5
70005f2e:	69fa      	ldr	r2, [r7, #28]
70005f30:	440a      	add	r2, r1
70005f32:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70005f36:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70005f3a:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
70005f3c:	68bb      	ldr	r3, [r7, #8]
70005f3e:	68d9      	ldr	r1, [r3, #12]
70005f40:	68bb      	ldr	r3, [r7, #8]
70005f42:	781a      	ldrb	r2, [r3, #0]
70005f44:	68bb      	ldr	r3, [r7, #8]
70005f46:	691b      	ldr	r3, [r3, #16]
70005f48:	b298      	uxth	r0, r3
70005f4a:	79fb      	ldrb	r3, [r7, #7]
70005f4c:	9300      	str	r3, [sp, #0]
70005f4e:	4603      	mov	r3, r0
70005f50:	68f8      	ldr	r0, [r7, #12]
70005f52:	f000 f9b9 	bl	700062c8 <USB_WritePacket>
70005f56:	e102      	b.n	7000615e <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
70005f58:	69bb      	ldr	r3, [r7, #24]
70005f5a:	015a      	lsls	r2, r3, #5
70005f5c:	69fb      	ldr	r3, [r7, #28]
70005f5e:	4413      	add	r3, r2
70005f60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005f64:	691a      	ldr	r2, [r3, #16]
70005f66:	69bb      	ldr	r3, [r7, #24]
70005f68:	0159      	lsls	r1, r3, #5
70005f6a:	69fb      	ldr	r3, [r7, #28]
70005f6c:	440b      	add	r3, r1
70005f6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005f72:	4619      	mov	r1, r3
70005f74:	4b7c      	ldr	r3, [pc, #496]	@ (70006168 <USB_EPStartXfer+0x53c>)
70005f76:	4013      	ands	r3, r2
70005f78:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
70005f7a:	69bb      	ldr	r3, [r7, #24]
70005f7c:	015a      	lsls	r2, r3, #5
70005f7e:	69fb      	ldr	r3, [r7, #28]
70005f80:	4413      	add	r3, r2
70005f82:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005f86:	691a      	ldr	r2, [r3, #16]
70005f88:	69bb      	ldr	r3, [r7, #24]
70005f8a:	0159      	lsls	r1, r3, #5
70005f8c:	69fb      	ldr	r3, [r7, #28]
70005f8e:	440b      	add	r3, r1
70005f90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005f94:	4619      	mov	r1, r3
70005f96:	4b75      	ldr	r3, [pc, #468]	@ (7000616c <USB_EPStartXfer+0x540>)
70005f98:	4013      	ands	r3, r2
70005f9a:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
70005f9c:	69bb      	ldr	r3, [r7, #24]
70005f9e:	2b00      	cmp	r3, #0
70005fa0:	d12f      	bne.n	70006002 <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
70005fa2:	68bb      	ldr	r3, [r7, #8]
70005fa4:	691b      	ldr	r3, [r3, #16]
70005fa6:	2b00      	cmp	r3, #0
70005fa8:	d003      	beq.n	70005fb2 <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
70005faa:	68bb      	ldr	r3, [r7, #8]
70005fac:	689a      	ldr	r2, [r3, #8]
70005fae:	68bb      	ldr	r3, [r7, #8]
70005fb0:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
70005fb2:	68bb      	ldr	r3, [r7, #8]
70005fb4:	689a      	ldr	r2, [r3, #8]
70005fb6:	68bb      	ldr	r3, [r7, #8]
70005fb8:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
70005fba:	69bb      	ldr	r3, [r7, #24]
70005fbc:	015a      	lsls	r2, r3, #5
70005fbe:	69fb      	ldr	r3, [r7, #28]
70005fc0:	4413      	add	r3, r2
70005fc2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005fc6:	691a      	ldr	r2, [r3, #16]
70005fc8:	68bb      	ldr	r3, [r7, #8]
70005fca:	6a1b      	ldr	r3, [r3, #32]
70005fcc:	f3c3 0312 	ubfx	r3, r3, #0, #19
70005fd0:	69b9      	ldr	r1, [r7, #24]
70005fd2:	0148      	lsls	r0, r1, #5
70005fd4:	69f9      	ldr	r1, [r7, #28]
70005fd6:	4401      	add	r1, r0
70005fd8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
70005fdc:	4313      	orrs	r3, r2
70005fde:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
70005fe0:	69bb      	ldr	r3, [r7, #24]
70005fe2:	015a      	lsls	r2, r3, #5
70005fe4:	69fb      	ldr	r3, [r7, #28]
70005fe6:	4413      	add	r3, r2
70005fe8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005fec:	691b      	ldr	r3, [r3, #16]
70005fee:	69ba      	ldr	r2, [r7, #24]
70005ff0:	0151      	lsls	r1, r2, #5
70005ff2:	69fa      	ldr	r2, [r7, #28]
70005ff4:	440a      	add	r2, r1
70005ff6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70005ffa:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
70005ffe:	6113      	str	r3, [r2, #16]
70006000:	e05f      	b.n	700060c2 <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
70006002:	68bb      	ldr	r3, [r7, #8]
70006004:	691b      	ldr	r3, [r3, #16]
70006006:	2b00      	cmp	r3, #0
70006008:	d123      	bne.n	70006052 <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
7000600a:	69bb      	ldr	r3, [r7, #24]
7000600c:	015a      	lsls	r2, r3, #5
7000600e:	69fb      	ldr	r3, [r7, #28]
70006010:	4413      	add	r3, r2
70006012:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70006016:	691a      	ldr	r2, [r3, #16]
70006018:	68bb      	ldr	r3, [r7, #8]
7000601a:	689b      	ldr	r3, [r3, #8]
7000601c:	f3c3 0312 	ubfx	r3, r3, #0, #19
70006020:	69b9      	ldr	r1, [r7, #24]
70006022:	0148      	lsls	r0, r1, #5
70006024:	69f9      	ldr	r1, [r7, #28]
70006026:	4401      	add	r1, r0
70006028:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
7000602c:	4313      	orrs	r3, r2
7000602e:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
70006030:	69bb      	ldr	r3, [r7, #24]
70006032:	015a      	lsls	r2, r3, #5
70006034:	69fb      	ldr	r3, [r7, #28]
70006036:	4413      	add	r3, r2
70006038:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000603c:	691b      	ldr	r3, [r3, #16]
7000603e:	69ba      	ldr	r2, [r7, #24]
70006040:	0151      	lsls	r1, r2, #5
70006042:	69fa      	ldr	r2, [r7, #28]
70006044:	440a      	add	r2, r1
70006046:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
7000604a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
7000604e:	6113      	str	r3, [r2, #16]
70006050:	e037      	b.n	700060c2 <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
70006052:	68bb      	ldr	r3, [r7, #8]
70006054:	691a      	ldr	r2, [r3, #16]
70006056:	68bb      	ldr	r3, [r7, #8]
70006058:	689b      	ldr	r3, [r3, #8]
7000605a:	4413      	add	r3, r2
7000605c:	1e5a      	subs	r2, r3, #1
7000605e:	68bb      	ldr	r3, [r7, #8]
70006060:	689b      	ldr	r3, [r3, #8]
70006062:	fbb2 f3f3 	udiv	r3, r2, r3
70006066:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
70006068:	68bb      	ldr	r3, [r7, #8]
7000606a:	689b      	ldr	r3, [r3, #8]
7000606c:	8afa      	ldrh	r2, [r7, #22]
7000606e:	fb03 f202 	mul.w	r2, r3, r2
70006072:	68bb      	ldr	r3, [r7, #8]
70006074:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
70006076:	69bb      	ldr	r3, [r7, #24]
70006078:	015a      	lsls	r2, r3, #5
7000607a:	69fb      	ldr	r3, [r7, #28]
7000607c:	4413      	add	r3, r2
7000607e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70006082:	691a      	ldr	r2, [r3, #16]
70006084:	8afb      	ldrh	r3, [r7, #22]
70006086:	04d9      	lsls	r1, r3, #19
70006088:	4b39      	ldr	r3, [pc, #228]	@ (70006170 <USB_EPStartXfer+0x544>)
7000608a:	400b      	ands	r3, r1
7000608c:	69b9      	ldr	r1, [r7, #24]
7000608e:	0148      	lsls	r0, r1, #5
70006090:	69f9      	ldr	r1, [r7, #28]
70006092:	4401      	add	r1, r0
70006094:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
70006098:	4313      	orrs	r3, r2
7000609a:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
7000609c:	69bb      	ldr	r3, [r7, #24]
7000609e:	015a      	lsls	r2, r3, #5
700060a0:	69fb      	ldr	r3, [r7, #28]
700060a2:	4413      	add	r3, r2
700060a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700060a8:	691a      	ldr	r2, [r3, #16]
700060aa:	68bb      	ldr	r3, [r7, #8]
700060ac:	6a1b      	ldr	r3, [r3, #32]
700060ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
700060b2:	69b9      	ldr	r1, [r7, #24]
700060b4:	0148      	lsls	r0, r1, #5
700060b6:	69f9      	ldr	r1, [r7, #28]
700060b8:	4401      	add	r1, r0
700060ba:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
700060be:	4313      	orrs	r3, r2
700060c0:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
700060c2:	79fb      	ldrb	r3, [r7, #7]
700060c4:	2b01      	cmp	r3, #1
700060c6:	d10d      	bne.n	700060e4 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
700060c8:	68bb      	ldr	r3, [r7, #8]
700060ca:	68db      	ldr	r3, [r3, #12]
700060cc:	2b00      	cmp	r3, #0
700060ce:	d009      	beq.n	700060e4 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
700060d0:	68bb      	ldr	r3, [r7, #8]
700060d2:	68d9      	ldr	r1, [r3, #12]
700060d4:	69bb      	ldr	r3, [r7, #24]
700060d6:	015a      	lsls	r2, r3, #5
700060d8:	69fb      	ldr	r3, [r7, #28]
700060da:	4413      	add	r3, r2
700060dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700060e0:	460a      	mov	r2, r1
700060e2:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
700060e4:	68bb      	ldr	r3, [r7, #8]
700060e6:	791b      	ldrb	r3, [r3, #4]
700060e8:	2b01      	cmp	r3, #1
700060ea:	d128      	bne.n	7000613e <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
700060ec:	69fb      	ldr	r3, [r7, #28]
700060ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700060f2:	689b      	ldr	r3, [r3, #8]
700060f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
700060f8:	2b00      	cmp	r3, #0
700060fa:	d110      	bne.n	7000611e <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
700060fc:	69bb      	ldr	r3, [r7, #24]
700060fe:	015a      	lsls	r2, r3, #5
70006100:	69fb      	ldr	r3, [r7, #28]
70006102:	4413      	add	r3, r2
70006104:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70006108:	681b      	ldr	r3, [r3, #0]
7000610a:	69ba      	ldr	r2, [r7, #24]
7000610c:	0151      	lsls	r1, r2, #5
7000610e:	69fa      	ldr	r2, [r7, #28]
70006110:	440a      	add	r2, r1
70006112:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70006116:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
7000611a:	6013      	str	r3, [r2, #0]
7000611c:	e00f      	b.n	7000613e <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
7000611e:	69bb      	ldr	r3, [r7, #24]
70006120:	015a      	lsls	r2, r3, #5
70006122:	69fb      	ldr	r3, [r7, #28]
70006124:	4413      	add	r3, r2
70006126:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000612a:	681b      	ldr	r3, [r3, #0]
7000612c:	69ba      	ldr	r2, [r7, #24]
7000612e:	0151      	lsls	r1, r2, #5
70006130:	69fa      	ldr	r2, [r7, #28]
70006132:	440a      	add	r2, r1
70006134:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70006138:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
7000613c:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
7000613e:	69bb      	ldr	r3, [r7, #24]
70006140:	015a      	lsls	r2, r3, #5
70006142:	69fb      	ldr	r3, [r7, #28]
70006144:	4413      	add	r3, r2
70006146:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000614a:	681b      	ldr	r3, [r3, #0]
7000614c:	69ba      	ldr	r2, [r7, #24]
7000614e:	0151      	lsls	r1, r2, #5
70006150:	69fa      	ldr	r2, [r7, #28]
70006152:	440a      	add	r2, r1
70006154:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70006158:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
7000615c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
7000615e:	2300      	movs	r3, #0
}
70006160:	4618      	mov	r0, r3
70006162:	3720      	adds	r7, #32
70006164:	46bd      	mov	sp, r7
70006166:	bd80      	pop	{r7, pc}
70006168:	fff80000 	.word	0xfff80000
7000616c:	e007ffff 	.word	0xe007ffff
70006170:	1ff80000 	.word	0x1ff80000

70006174 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
70006174:	b480      	push	{r7}
70006176:	b087      	sub	sp, #28
70006178:	af00      	add	r7, sp, #0
7000617a:	6078      	str	r0, [r7, #4]
7000617c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
7000617e:	2300      	movs	r3, #0
70006180:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
70006182:	2300      	movs	r3, #0
70006184:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
70006186:	687b      	ldr	r3, [r7, #4]
70006188:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
7000618a:	683b      	ldr	r3, [r7, #0]
7000618c:	785b      	ldrb	r3, [r3, #1]
7000618e:	2b01      	cmp	r3, #1
70006190:	d14a      	bne.n	70006228 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
70006192:	683b      	ldr	r3, [r7, #0]
70006194:	781b      	ldrb	r3, [r3, #0]
70006196:	015a      	lsls	r2, r3, #5
70006198:	693b      	ldr	r3, [r7, #16]
7000619a:	4413      	add	r3, r2
7000619c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700061a0:	681b      	ldr	r3, [r3, #0]
700061a2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
700061a6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
700061aa:	f040 8086 	bne.w	700062ba <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
700061ae:	683b      	ldr	r3, [r7, #0]
700061b0:	781b      	ldrb	r3, [r3, #0]
700061b2:	015a      	lsls	r2, r3, #5
700061b4:	693b      	ldr	r3, [r7, #16]
700061b6:	4413      	add	r3, r2
700061b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700061bc:	681b      	ldr	r3, [r3, #0]
700061be:	683a      	ldr	r2, [r7, #0]
700061c0:	7812      	ldrb	r2, [r2, #0]
700061c2:	0151      	lsls	r1, r2, #5
700061c4:	693a      	ldr	r2, [r7, #16]
700061c6:	440a      	add	r2, r1
700061c8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
700061cc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
700061d0:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
700061d2:	683b      	ldr	r3, [r7, #0]
700061d4:	781b      	ldrb	r3, [r3, #0]
700061d6:	015a      	lsls	r2, r3, #5
700061d8:	693b      	ldr	r3, [r7, #16]
700061da:	4413      	add	r3, r2
700061dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700061e0:	681b      	ldr	r3, [r3, #0]
700061e2:	683a      	ldr	r2, [r7, #0]
700061e4:	7812      	ldrb	r2, [r2, #0]
700061e6:	0151      	lsls	r1, r2, #5
700061e8:	693a      	ldr	r2, [r7, #16]
700061ea:	440a      	add	r2, r1
700061ec:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
700061f0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
700061f4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
700061f6:	68fb      	ldr	r3, [r7, #12]
700061f8:	3301      	adds	r3, #1
700061fa:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
700061fc:	68fb      	ldr	r3, [r7, #12]
700061fe:	f242 7210 	movw	r2, #10000	@ 0x2710
70006202:	4293      	cmp	r3, r2
70006204:	d902      	bls.n	7000620c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
70006206:	2301      	movs	r3, #1
70006208:	75fb      	strb	r3, [r7, #23]
          break;
7000620a:	e056      	b.n	700062ba <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
7000620c:	683b      	ldr	r3, [r7, #0]
7000620e:	781b      	ldrb	r3, [r3, #0]
70006210:	015a      	lsls	r2, r3, #5
70006212:	693b      	ldr	r3, [r7, #16]
70006214:	4413      	add	r3, r2
70006216:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
7000621a:	681b      	ldr	r3, [r3, #0]
7000621c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
70006220:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
70006224:	d0e7      	beq.n	700061f6 <USB_EPStopXfer+0x82>
70006226:	e048      	b.n	700062ba <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
70006228:	683b      	ldr	r3, [r7, #0]
7000622a:	781b      	ldrb	r3, [r3, #0]
7000622c:	015a      	lsls	r2, r3, #5
7000622e:	693b      	ldr	r3, [r7, #16]
70006230:	4413      	add	r3, r2
70006232:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70006236:	681b      	ldr	r3, [r3, #0]
70006238:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
7000623c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
70006240:	d13b      	bne.n	700062ba <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
70006242:	683b      	ldr	r3, [r7, #0]
70006244:	781b      	ldrb	r3, [r3, #0]
70006246:	015a      	lsls	r2, r3, #5
70006248:	693b      	ldr	r3, [r7, #16]
7000624a:	4413      	add	r3, r2
7000624c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70006250:	681b      	ldr	r3, [r3, #0]
70006252:	683a      	ldr	r2, [r7, #0]
70006254:	7812      	ldrb	r2, [r2, #0]
70006256:	0151      	lsls	r1, r2, #5
70006258:	693a      	ldr	r2, [r7, #16]
7000625a:	440a      	add	r2, r1
7000625c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70006260:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
70006264:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
70006266:	683b      	ldr	r3, [r7, #0]
70006268:	781b      	ldrb	r3, [r3, #0]
7000626a:	015a      	lsls	r2, r3, #5
7000626c:	693b      	ldr	r3, [r7, #16]
7000626e:	4413      	add	r3, r2
70006270:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70006274:	681b      	ldr	r3, [r3, #0]
70006276:	683a      	ldr	r2, [r7, #0]
70006278:	7812      	ldrb	r2, [r2, #0]
7000627a:	0151      	lsls	r1, r2, #5
7000627c:	693a      	ldr	r2, [r7, #16]
7000627e:	440a      	add	r2, r1
70006280:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70006284:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
70006288:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
7000628a:	68fb      	ldr	r3, [r7, #12]
7000628c:	3301      	adds	r3, #1
7000628e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
70006290:	68fb      	ldr	r3, [r7, #12]
70006292:	f242 7210 	movw	r2, #10000	@ 0x2710
70006296:	4293      	cmp	r3, r2
70006298:	d902      	bls.n	700062a0 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
7000629a:	2301      	movs	r3, #1
7000629c:	75fb      	strb	r3, [r7, #23]
          break;
7000629e:	e00c      	b.n	700062ba <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
700062a0:	683b      	ldr	r3, [r7, #0]
700062a2:	781b      	ldrb	r3, [r3, #0]
700062a4:	015a      	lsls	r2, r3, #5
700062a6:	693b      	ldr	r3, [r7, #16]
700062a8:	4413      	add	r3, r2
700062aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700062ae:	681b      	ldr	r3, [r3, #0]
700062b0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
700062b4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
700062b8:	d0e7      	beq.n	7000628a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
700062ba:	7dfb      	ldrb	r3, [r7, #23]
}
700062bc:	4618      	mov	r0, r3
700062be:	371c      	adds	r7, #28
700062c0:	46bd      	mov	sp, r7
700062c2:	f85d 7b04 	ldr.w	r7, [sp], #4
700062c6:	4770      	bx	lr

700062c8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
700062c8:	b480      	push	{r7}
700062ca:	b089      	sub	sp, #36	@ 0x24
700062cc:	af00      	add	r7, sp, #0
700062ce:	60f8      	str	r0, [r7, #12]
700062d0:	60b9      	str	r1, [r7, #8]
700062d2:	4611      	mov	r1, r2
700062d4:	461a      	mov	r2, r3
700062d6:	460b      	mov	r3, r1
700062d8:	71fb      	strb	r3, [r7, #7]
700062da:	4613      	mov	r3, r2
700062dc:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
700062de:	68fb      	ldr	r3, [r7, #12]
700062e0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
700062e2:	68bb      	ldr	r3, [r7, #8]
700062e4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
700062e6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
700062ea:	2b00      	cmp	r3, #0
700062ec:	d123      	bne.n	70006336 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
700062ee:	88bb      	ldrh	r3, [r7, #4]
700062f0:	3303      	adds	r3, #3
700062f2:	089b      	lsrs	r3, r3, #2
700062f4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
700062f6:	2300      	movs	r3, #0
700062f8:	61bb      	str	r3, [r7, #24]
700062fa:	e018      	b.n	7000632e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
700062fc:	79fb      	ldrb	r3, [r7, #7]
700062fe:	031a      	lsls	r2, r3, #12
70006300:	697b      	ldr	r3, [r7, #20]
70006302:	4413      	add	r3, r2
70006304:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
70006308:	461a      	mov	r2, r3
7000630a:	69fb      	ldr	r3, [r7, #28]
7000630c:	681b      	ldr	r3, [r3, #0]
7000630e:	6013      	str	r3, [r2, #0]
      pSrc++;
70006310:	69fb      	ldr	r3, [r7, #28]
70006312:	3301      	adds	r3, #1
70006314:	61fb      	str	r3, [r7, #28]
      pSrc++;
70006316:	69fb      	ldr	r3, [r7, #28]
70006318:	3301      	adds	r3, #1
7000631a:	61fb      	str	r3, [r7, #28]
      pSrc++;
7000631c:	69fb      	ldr	r3, [r7, #28]
7000631e:	3301      	adds	r3, #1
70006320:	61fb      	str	r3, [r7, #28]
      pSrc++;
70006322:	69fb      	ldr	r3, [r7, #28]
70006324:	3301      	adds	r3, #1
70006326:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
70006328:	69bb      	ldr	r3, [r7, #24]
7000632a:	3301      	adds	r3, #1
7000632c:	61bb      	str	r3, [r7, #24]
7000632e:	69ba      	ldr	r2, [r7, #24]
70006330:	693b      	ldr	r3, [r7, #16]
70006332:	429a      	cmp	r2, r3
70006334:	d3e2      	bcc.n	700062fc <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
70006336:	2300      	movs	r3, #0
}
70006338:	4618      	mov	r0, r3
7000633a:	3724      	adds	r7, #36	@ 0x24
7000633c:	46bd      	mov	sp, r7
7000633e:	f85d 7b04 	ldr.w	r7, [sp], #4
70006342:	4770      	bx	lr

70006344 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
70006344:	b480      	push	{r7}
70006346:	b08b      	sub	sp, #44	@ 0x2c
70006348:	af00      	add	r7, sp, #0
7000634a:	60f8      	str	r0, [r7, #12]
7000634c:	60b9      	str	r1, [r7, #8]
7000634e:	4613      	mov	r3, r2
70006350:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
70006352:	68fb      	ldr	r3, [r7, #12]
70006354:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
70006356:	68bb      	ldr	r3, [r7, #8]
70006358:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
7000635a:	88fb      	ldrh	r3, [r7, #6]
7000635c:	089b      	lsrs	r3, r3, #2
7000635e:	b29b      	uxth	r3, r3
70006360:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
70006362:	88fb      	ldrh	r3, [r7, #6]
70006364:	f003 0303 	and.w	r3, r3, #3
70006368:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
7000636a:	2300      	movs	r3, #0
7000636c:	623b      	str	r3, [r7, #32]
7000636e:	e014      	b.n	7000639a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
70006370:	69bb      	ldr	r3, [r7, #24]
70006372:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
70006376:	681a      	ldr	r2, [r3, #0]
70006378:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000637a:	601a      	str	r2, [r3, #0]
    pDest++;
7000637c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000637e:	3301      	adds	r3, #1
70006380:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
70006382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70006384:	3301      	adds	r3, #1
70006386:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
70006388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000638a:	3301      	adds	r3, #1
7000638c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
7000638e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70006390:	3301      	adds	r3, #1
70006392:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
70006394:	6a3b      	ldr	r3, [r7, #32]
70006396:	3301      	adds	r3, #1
70006398:	623b      	str	r3, [r7, #32]
7000639a:	6a3a      	ldr	r2, [r7, #32]
7000639c:	697b      	ldr	r3, [r7, #20]
7000639e:	429a      	cmp	r2, r3
700063a0:	d3e6      	bcc.n	70006370 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
700063a2:	8bfb      	ldrh	r3, [r7, #30]
700063a4:	2b00      	cmp	r3, #0
700063a6:	d01e      	beq.n	700063e6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
700063a8:	2300      	movs	r3, #0
700063aa:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
700063ac:	69bb      	ldr	r3, [r7, #24]
700063ae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
700063b2:	461a      	mov	r2, r3
700063b4:	f107 0310 	add.w	r3, r7, #16
700063b8:	6812      	ldr	r2, [r2, #0]
700063ba:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
700063bc:	693a      	ldr	r2, [r7, #16]
700063be:	6a3b      	ldr	r3, [r7, #32]
700063c0:	b2db      	uxtb	r3, r3
700063c2:	00db      	lsls	r3, r3, #3
700063c4:	fa22 f303 	lsr.w	r3, r2, r3
700063c8:	b2da      	uxtb	r2, r3
700063ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700063cc:	701a      	strb	r2, [r3, #0]
      i++;
700063ce:	6a3b      	ldr	r3, [r7, #32]
700063d0:	3301      	adds	r3, #1
700063d2:	623b      	str	r3, [r7, #32]
      pDest++;
700063d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700063d6:	3301      	adds	r3, #1
700063d8:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
700063da:	8bfb      	ldrh	r3, [r7, #30]
700063dc:	3b01      	subs	r3, #1
700063de:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
700063e0:	8bfb      	ldrh	r3, [r7, #30]
700063e2:	2b00      	cmp	r3, #0
700063e4:	d1ea      	bne.n	700063bc <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
700063e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
700063e8:	4618      	mov	r0, r3
700063ea:	372c      	adds	r7, #44	@ 0x2c
700063ec:	46bd      	mov	sp, r7
700063ee:	f85d 7b04 	ldr.w	r7, [sp], #4
700063f2:	4770      	bx	lr

700063f4 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
700063f4:	b480      	push	{r7}
700063f6:	b085      	sub	sp, #20
700063f8:	af00      	add	r7, sp, #0
700063fa:	6078      	str	r0, [r7, #4]
700063fc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
700063fe:	687b      	ldr	r3, [r7, #4]
70006400:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
70006402:	683b      	ldr	r3, [r7, #0]
70006404:	781b      	ldrb	r3, [r3, #0]
70006406:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
70006408:	683b      	ldr	r3, [r7, #0]
7000640a:	785b      	ldrb	r3, [r3, #1]
7000640c:	2b01      	cmp	r3, #1
7000640e:	d12c      	bne.n	7000646a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
70006410:	68bb      	ldr	r3, [r7, #8]
70006412:	015a      	lsls	r2, r3, #5
70006414:	68fb      	ldr	r3, [r7, #12]
70006416:	4413      	add	r3, r2
70006418:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
7000641c:	681b      	ldr	r3, [r3, #0]
7000641e:	2b00      	cmp	r3, #0
70006420:	db12      	blt.n	70006448 <USB_EPSetStall+0x54>
70006422:	68bb      	ldr	r3, [r7, #8]
70006424:	2b00      	cmp	r3, #0
70006426:	d00f      	beq.n	70006448 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
70006428:	68bb      	ldr	r3, [r7, #8]
7000642a:	015a      	lsls	r2, r3, #5
7000642c:	68fb      	ldr	r3, [r7, #12]
7000642e:	4413      	add	r3, r2
70006430:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70006434:	681b      	ldr	r3, [r3, #0]
70006436:	68ba      	ldr	r2, [r7, #8]
70006438:	0151      	lsls	r1, r2, #5
7000643a:	68fa      	ldr	r2, [r7, #12]
7000643c:	440a      	add	r2, r1
7000643e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70006442:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
70006446:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
70006448:	68bb      	ldr	r3, [r7, #8]
7000644a:	015a      	lsls	r2, r3, #5
7000644c:	68fb      	ldr	r3, [r7, #12]
7000644e:	4413      	add	r3, r2
70006450:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70006454:	681b      	ldr	r3, [r3, #0]
70006456:	68ba      	ldr	r2, [r7, #8]
70006458:	0151      	lsls	r1, r2, #5
7000645a:	68fa      	ldr	r2, [r7, #12]
7000645c:	440a      	add	r2, r1
7000645e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70006462:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
70006466:	6013      	str	r3, [r2, #0]
70006468:	e02b      	b.n	700064c2 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
7000646a:	68bb      	ldr	r3, [r7, #8]
7000646c:	015a      	lsls	r2, r3, #5
7000646e:	68fb      	ldr	r3, [r7, #12]
70006470:	4413      	add	r3, r2
70006472:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70006476:	681b      	ldr	r3, [r3, #0]
70006478:	2b00      	cmp	r3, #0
7000647a:	db12      	blt.n	700064a2 <USB_EPSetStall+0xae>
7000647c:	68bb      	ldr	r3, [r7, #8]
7000647e:	2b00      	cmp	r3, #0
70006480:	d00f      	beq.n	700064a2 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
70006482:	68bb      	ldr	r3, [r7, #8]
70006484:	015a      	lsls	r2, r3, #5
70006486:	68fb      	ldr	r3, [r7, #12]
70006488:	4413      	add	r3, r2
7000648a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000648e:	681b      	ldr	r3, [r3, #0]
70006490:	68ba      	ldr	r2, [r7, #8]
70006492:	0151      	lsls	r1, r2, #5
70006494:	68fa      	ldr	r2, [r7, #12]
70006496:	440a      	add	r2, r1
70006498:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
7000649c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
700064a0:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
700064a2:	68bb      	ldr	r3, [r7, #8]
700064a4:	015a      	lsls	r2, r3, #5
700064a6:	68fb      	ldr	r3, [r7, #12]
700064a8:	4413      	add	r3, r2
700064aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700064ae:	681b      	ldr	r3, [r3, #0]
700064b0:	68ba      	ldr	r2, [r7, #8]
700064b2:	0151      	lsls	r1, r2, #5
700064b4:	68fa      	ldr	r2, [r7, #12]
700064b6:	440a      	add	r2, r1
700064b8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
700064bc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
700064c0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
700064c2:	2300      	movs	r3, #0
}
700064c4:	4618      	mov	r0, r3
700064c6:	3714      	adds	r7, #20
700064c8:	46bd      	mov	sp, r7
700064ca:	f85d 7b04 	ldr.w	r7, [sp], #4
700064ce:	4770      	bx	lr

700064d0 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
700064d0:	b480      	push	{r7}
700064d2:	b085      	sub	sp, #20
700064d4:	af00      	add	r7, sp, #0
700064d6:	6078      	str	r0, [r7, #4]
700064d8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
700064da:	687b      	ldr	r3, [r7, #4]
700064dc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
700064de:	683b      	ldr	r3, [r7, #0]
700064e0:	781b      	ldrb	r3, [r3, #0]
700064e2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
700064e4:	683b      	ldr	r3, [r7, #0]
700064e6:	785b      	ldrb	r3, [r3, #1]
700064e8:	2b01      	cmp	r3, #1
700064ea:	d128      	bne.n	7000653e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
700064ec:	68bb      	ldr	r3, [r7, #8]
700064ee:	015a      	lsls	r2, r3, #5
700064f0:	68fb      	ldr	r3, [r7, #12]
700064f2:	4413      	add	r3, r2
700064f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700064f8:	681b      	ldr	r3, [r3, #0]
700064fa:	68ba      	ldr	r2, [r7, #8]
700064fc:	0151      	lsls	r1, r2, #5
700064fe:	68fa      	ldr	r2, [r7, #12]
70006500:	440a      	add	r2, r1
70006502:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70006506:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
7000650a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
7000650c:	683b      	ldr	r3, [r7, #0]
7000650e:	791b      	ldrb	r3, [r3, #4]
70006510:	2b03      	cmp	r3, #3
70006512:	d003      	beq.n	7000651c <USB_EPClearStall+0x4c>
70006514:	683b      	ldr	r3, [r7, #0]
70006516:	791b      	ldrb	r3, [r3, #4]
70006518:	2b02      	cmp	r3, #2
7000651a:	d138      	bne.n	7000658e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
7000651c:	68bb      	ldr	r3, [r7, #8]
7000651e:	015a      	lsls	r2, r3, #5
70006520:	68fb      	ldr	r3, [r7, #12]
70006522:	4413      	add	r3, r2
70006524:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70006528:	681b      	ldr	r3, [r3, #0]
7000652a:	68ba      	ldr	r2, [r7, #8]
7000652c:	0151      	lsls	r1, r2, #5
7000652e:	68fa      	ldr	r2, [r7, #12]
70006530:	440a      	add	r2, r1
70006532:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70006536:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
7000653a:	6013      	str	r3, [r2, #0]
7000653c:	e027      	b.n	7000658e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
7000653e:	68bb      	ldr	r3, [r7, #8]
70006540:	015a      	lsls	r2, r3, #5
70006542:	68fb      	ldr	r3, [r7, #12]
70006544:	4413      	add	r3, r2
70006546:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000654a:	681b      	ldr	r3, [r3, #0]
7000654c:	68ba      	ldr	r2, [r7, #8]
7000654e:	0151      	lsls	r1, r2, #5
70006550:	68fa      	ldr	r2, [r7, #12]
70006552:	440a      	add	r2, r1
70006554:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70006558:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
7000655c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
7000655e:	683b      	ldr	r3, [r7, #0]
70006560:	791b      	ldrb	r3, [r3, #4]
70006562:	2b03      	cmp	r3, #3
70006564:	d003      	beq.n	7000656e <USB_EPClearStall+0x9e>
70006566:	683b      	ldr	r3, [r7, #0]
70006568:	791b      	ldrb	r3, [r3, #4]
7000656a:	2b02      	cmp	r3, #2
7000656c:	d10f      	bne.n	7000658e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
7000656e:	68bb      	ldr	r3, [r7, #8]
70006570:	015a      	lsls	r2, r3, #5
70006572:	68fb      	ldr	r3, [r7, #12]
70006574:	4413      	add	r3, r2
70006576:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000657a:	681b      	ldr	r3, [r3, #0]
7000657c:	68ba      	ldr	r2, [r7, #8]
7000657e:	0151      	lsls	r1, r2, #5
70006580:	68fa      	ldr	r2, [r7, #12]
70006582:	440a      	add	r2, r1
70006584:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70006588:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
7000658c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
7000658e:	2300      	movs	r3, #0
}
70006590:	4618      	mov	r0, r3
70006592:	3714      	adds	r7, #20
70006594:	46bd      	mov	sp, r7
70006596:	f85d 7b04 	ldr.w	r7, [sp], #4
7000659a:	4770      	bx	lr

7000659c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
7000659c:	b480      	push	{r7}
7000659e:	b085      	sub	sp, #20
700065a0:	af00      	add	r7, sp, #0
700065a2:	6078      	str	r0, [r7, #4]
700065a4:	460b      	mov	r3, r1
700065a6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
700065a8:	687b      	ldr	r3, [r7, #4]
700065aa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
700065ac:	68fb      	ldr	r3, [r7, #12]
700065ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700065b2:	681b      	ldr	r3, [r3, #0]
700065b4:	68fa      	ldr	r2, [r7, #12]
700065b6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
700065ba:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
700065be:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
700065c0:	68fb      	ldr	r3, [r7, #12]
700065c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700065c6:	681a      	ldr	r2, [r3, #0]
700065c8:	78fb      	ldrb	r3, [r7, #3]
700065ca:	011b      	lsls	r3, r3, #4
700065cc:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
700065d0:	68f9      	ldr	r1, [r7, #12]
700065d2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
700065d6:	4313      	orrs	r3, r2
700065d8:	600b      	str	r3, [r1, #0]

  return HAL_OK;
700065da:	2300      	movs	r3, #0
}
700065dc:	4618      	mov	r0, r3
700065de:	3714      	adds	r7, #20
700065e0:	46bd      	mov	sp, r7
700065e2:	f85d 7b04 	ldr.w	r7, [sp], #4
700065e6:	4770      	bx	lr

700065e8 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
700065e8:	b480      	push	{r7}
700065ea:	b085      	sub	sp, #20
700065ec:	af00      	add	r7, sp, #0
700065ee:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
700065f0:	687b      	ldr	r3, [r7, #4]
700065f2:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
700065f4:	68fb      	ldr	r3, [r7, #12]
700065f6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
700065fa:	681b      	ldr	r3, [r3, #0]
700065fc:	68fa      	ldr	r2, [r7, #12]
700065fe:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
70006602:	f023 0303 	bic.w	r3, r3, #3
70006606:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
70006608:	68fb      	ldr	r3, [r7, #12]
7000660a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
7000660e:	685b      	ldr	r3, [r3, #4]
70006610:	68fa      	ldr	r2, [r7, #12]
70006612:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
70006616:	f023 0302 	bic.w	r3, r3, #2
7000661a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
7000661c:	2300      	movs	r3, #0
}
7000661e:	4618      	mov	r0, r3
70006620:	3714      	adds	r7, #20
70006622:	46bd      	mov	sp, r7
70006624:	f85d 7b04 	ldr.w	r7, [sp], #4
70006628:	4770      	bx	lr

7000662a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
7000662a:	b480      	push	{r7}
7000662c:	b085      	sub	sp, #20
7000662e:	af00      	add	r7, sp, #0
70006630:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
70006632:	687b      	ldr	r3, [r7, #4]
70006634:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
70006636:	68fb      	ldr	r3, [r7, #12]
70006638:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
7000663c:	681b      	ldr	r3, [r3, #0]
7000663e:	68fa      	ldr	r2, [r7, #12]
70006640:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
70006644:	f023 0303 	bic.w	r3, r3, #3
70006648:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
7000664a:	68fb      	ldr	r3, [r7, #12]
7000664c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70006650:	685b      	ldr	r3, [r3, #4]
70006652:	68fa      	ldr	r2, [r7, #12]
70006654:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
70006658:	f043 0302 	orr.w	r3, r3, #2
7000665c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
7000665e:	2300      	movs	r3, #0
}
70006660:	4618      	mov	r0, r3
70006662:	3714      	adds	r7, #20
70006664:	46bd      	mov	sp, r7
70006666:	f85d 7b04 	ldr.w	r7, [sp], #4
7000666a:	4770      	bx	lr

7000666c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
7000666c:	b480      	push	{r7}
7000666e:	b085      	sub	sp, #20
70006670:	af00      	add	r7, sp, #0
70006672:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
70006674:	687b      	ldr	r3, [r7, #4]
70006676:	695b      	ldr	r3, [r3, #20]
70006678:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
7000667a:	687b      	ldr	r3, [r7, #4]
7000667c:	699b      	ldr	r3, [r3, #24]
7000667e:	68fa      	ldr	r2, [r7, #12]
70006680:	4013      	ands	r3, r2
70006682:	60fb      	str	r3, [r7, #12]

  return tmpreg;
70006684:	68fb      	ldr	r3, [r7, #12]
}
70006686:	4618      	mov	r0, r3
70006688:	3714      	adds	r7, #20
7000668a:	46bd      	mov	sp, r7
7000668c:	f85d 7b04 	ldr.w	r7, [sp], #4
70006690:	4770      	bx	lr

70006692 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
70006692:	b480      	push	{r7}
70006694:	b085      	sub	sp, #20
70006696:	af00      	add	r7, sp, #0
70006698:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
7000669a:	687b      	ldr	r3, [r7, #4]
7000669c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
7000669e:	68fb      	ldr	r3, [r7, #12]
700066a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700066a4:	699b      	ldr	r3, [r3, #24]
700066a6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
700066a8:	68fb      	ldr	r3, [r7, #12]
700066aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700066ae:	69db      	ldr	r3, [r3, #28]
700066b0:	68ba      	ldr	r2, [r7, #8]
700066b2:	4013      	ands	r3, r2
700066b4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
700066b6:	68bb      	ldr	r3, [r7, #8]
700066b8:	0c1b      	lsrs	r3, r3, #16
}
700066ba:	4618      	mov	r0, r3
700066bc:	3714      	adds	r7, #20
700066be:	46bd      	mov	sp, r7
700066c0:	f85d 7b04 	ldr.w	r7, [sp], #4
700066c4:	4770      	bx	lr

700066c6 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
700066c6:	b480      	push	{r7}
700066c8:	b085      	sub	sp, #20
700066ca:	af00      	add	r7, sp, #0
700066cc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
700066ce:	687b      	ldr	r3, [r7, #4]
700066d0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
700066d2:	68fb      	ldr	r3, [r7, #12]
700066d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700066d8:	699b      	ldr	r3, [r3, #24]
700066da:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
700066dc:	68fb      	ldr	r3, [r7, #12]
700066de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700066e2:	69db      	ldr	r3, [r3, #28]
700066e4:	68ba      	ldr	r2, [r7, #8]
700066e6:	4013      	ands	r3, r2
700066e8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
700066ea:	68bb      	ldr	r3, [r7, #8]
700066ec:	b29b      	uxth	r3, r3
}
700066ee:	4618      	mov	r0, r3
700066f0:	3714      	adds	r7, #20
700066f2:	46bd      	mov	sp, r7
700066f4:	f85d 7b04 	ldr.w	r7, [sp], #4
700066f8:	4770      	bx	lr

700066fa <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
700066fa:	b480      	push	{r7}
700066fc:	b085      	sub	sp, #20
700066fe:	af00      	add	r7, sp, #0
70006700:	6078      	str	r0, [r7, #4]
70006702:	460b      	mov	r3, r1
70006704:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
70006706:	687b      	ldr	r3, [r7, #4]
70006708:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
7000670a:	78fb      	ldrb	r3, [r7, #3]
7000670c:	015a      	lsls	r2, r3, #5
7000670e:	68fb      	ldr	r3, [r7, #12]
70006710:	4413      	add	r3, r2
70006712:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70006716:	689b      	ldr	r3, [r3, #8]
70006718:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
7000671a:	68fb      	ldr	r3, [r7, #12]
7000671c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70006720:	695b      	ldr	r3, [r3, #20]
70006722:	68ba      	ldr	r2, [r7, #8]
70006724:	4013      	ands	r3, r2
70006726:	60bb      	str	r3, [r7, #8]

  return tmpreg;
70006728:	68bb      	ldr	r3, [r7, #8]
}
7000672a:	4618      	mov	r0, r3
7000672c:	3714      	adds	r7, #20
7000672e:	46bd      	mov	sp, r7
70006730:	f85d 7b04 	ldr.w	r7, [sp], #4
70006734:	4770      	bx	lr

70006736 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
70006736:	b480      	push	{r7}
70006738:	b087      	sub	sp, #28
7000673a:	af00      	add	r7, sp, #0
7000673c:	6078      	str	r0, [r7, #4]
7000673e:	460b      	mov	r3, r1
70006740:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
70006742:	687b      	ldr	r3, [r7, #4]
70006744:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
70006746:	697b      	ldr	r3, [r7, #20]
70006748:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
7000674c:	691b      	ldr	r3, [r3, #16]
7000674e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
70006750:	697b      	ldr	r3, [r7, #20]
70006752:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70006756:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70006758:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
7000675a:	78fb      	ldrb	r3, [r7, #3]
7000675c:	f003 030f 	and.w	r3, r3, #15
70006760:	68fa      	ldr	r2, [r7, #12]
70006762:	fa22 f303 	lsr.w	r3, r2, r3
70006766:	01db      	lsls	r3, r3, #7
70006768:	b2db      	uxtb	r3, r3
7000676a:	693a      	ldr	r2, [r7, #16]
7000676c:	4313      	orrs	r3, r2
7000676e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
70006770:	78fb      	ldrb	r3, [r7, #3]
70006772:	015a      	lsls	r2, r3, #5
70006774:	697b      	ldr	r3, [r7, #20]
70006776:	4413      	add	r3, r2
70006778:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
7000677c:	689b      	ldr	r3, [r3, #8]
7000677e:	693a      	ldr	r2, [r7, #16]
70006780:	4013      	ands	r3, r2
70006782:	60bb      	str	r3, [r7, #8]

  return tmpreg;
70006784:	68bb      	ldr	r3, [r7, #8]
}
70006786:	4618      	mov	r0, r3
70006788:	371c      	adds	r7, #28
7000678a:	46bd      	mov	sp, r7
7000678c:	f85d 7b04 	ldr.w	r7, [sp], #4
70006790:	4770      	bx	lr

70006792 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
70006792:	b480      	push	{r7}
70006794:	b083      	sub	sp, #12
70006796:	af00      	add	r7, sp, #0
70006798:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
7000679a:	687b      	ldr	r3, [r7, #4]
7000679c:	695b      	ldr	r3, [r3, #20]
7000679e:	f003 0301 	and.w	r3, r3, #1
}
700067a2:	4618      	mov	r0, r3
700067a4:	370c      	adds	r7, #12
700067a6:	46bd      	mov	sp, r7
700067a8:	f85d 7b04 	ldr.w	r7, [sp], #4
700067ac:	4770      	bx	lr
	...

700067b0 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
700067b0:	b480      	push	{r7}
700067b2:	b085      	sub	sp, #20
700067b4:	af00      	add	r7, sp, #0
700067b6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
700067b8:	687b      	ldr	r3, [r7, #4]
700067ba:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
700067bc:	68fb      	ldr	r3, [r7, #12]
700067be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700067c2:	681a      	ldr	r2, [r3, #0]
700067c4:	68fb      	ldr	r3, [r7, #12]
700067c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700067ca:	4619      	mov	r1, r3
700067cc:	4b09      	ldr	r3, [pc, #36]	@ (700067f4 <USB_ActivateSetup+0x44>)
700067ce:	4013      	ands	r3, r2
700067d0:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
700067d2:	68fb      	ldr	r3, [r7, #12]
700067d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700067d8:	685b      	ldr	r3, [r3, #4]
700067da:	68fa      	ldr	r2, [r7, #12]
700067dc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
700067e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
700067e4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
700067e6:	2300      	movs	r3, #0
}
700067e8:	4618      	mov	r0, r3
700067ea:	3714      	adds	r7, #20
700067ec:	46bd      	mov	sp, r7
700067ee:	f85d 7b04 	ldr.w	r7, [sp], #4
700067f2:	4770      	bx	lr
700067f4:	fffff800 	.word	0xfffff800

700067f8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
700067f8:	b480      	push	{r7}
700067fa:	b087      	sub	sp, #28
700067fc:	af00      	add	r7, sp, #0
700067fe:	60f8      	str	r0, [r7, #12]
70006800:	460b      	mov	r3, r1
70006802:	607a      	str	r2, [r7, #4]
70006804:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
70006806:	68fb      	ldr	r3, [r7, #12]
70006808:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
7000680a:	68fb      	ldr	r3, [r7, #12]
7000680c:	333c      	adds	r3, #60	@ 0x3c
7000680e:	3304      	adds	r3, #4
70006810:	681b      	ldr	r3, [r3, #0]
70006812:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
70006814:	693b      	ldr	r3, [r7, #16]
70006816:	4a26      	ldr	r2, [pc, #152]	@ (700068b0 <USB_EP0_OutStart+0xb8>)
70006818:	4293      	cmp	r3, r2
7000681a:	d90a      	bls.n	70006832 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
7000681c:	697b      	ldr	r3, [r7, #20]
7000681e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70006822:	681b      	ldr	r3, [r3, #0]
70006824:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
70006828:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
7000682c:	d101      	bne.n	70006832 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
7000682e:	2300      	movs	r3, #0
70006830:	e037      	b.n	700068a2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
70006832:	697b      	ldr	r3, [r7, #20]
70006834:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70006838:	461a      	mov	r2, r3
7000683a:	2300      	movs	r3, #0
7000683c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
7000683e:	697b      	ldr	r3, [r7, #20]
70006840:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70006844:	691b      	ldr	r3, [r3, #16]
70006846:	697a      	ldr	r2, [r7, #20]
70006848:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
7000684c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
70006850:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
70006852:	697b      	ldr	r3, [r7, #20]
70006854:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70006858:	691b      	ldr	r3, [r3, #16]
7000685a:	697a      	ldr	r2, [r7, #20]
7000685c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70006860:	f043 0318 	orr.w	r3, r3, #24
70006864:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
70006866:	697b      	ldr	r3, [r7, #20]
70006868:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000686c:	691b      	ldr	r3, [r3, #16]
7000686e:	697a      	ldr	r2, [r7, #20]
70006870:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70006874:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
70006878:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
7000687a:	7afb      	ldrb	r3, [r7, #11]
7000687c:	2b01      	cmp	r3, #1
7000687e:	d10f      	bne.n	700068a0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
70006880:	697b      	ldr	r3, [r7, #20]
70006882:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70006886:	461a      	mov	r2, r3
70006888:	687b      	ldr	r3, [r7, #4]
7000688a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
7000688c:	697b      	ldr	r3, [r7, #20]
7000688e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70006892:	681b      	ldr	r3, [r3, #0]
70006894:	697a      	ldr	r2, [r7, #20]
70006896:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
7000689a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
7000689e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
700068a0:	2300      	movs	r3, #0
}
700068a2:	4618      	mov	r0, r3
700068a4:	371c      	adds	r7, #28
700068a6:	46bd      	mov	sp, r7
700068a8:	f85d 7b04 	ldr.w	r7, [sp], #4
700068ac:	4770      	bx	lr
700068ae:	bf00      	nop
700068b0:	4f54300a 	.word	0x4f54300a

700068b4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
700068b4:	b480      	push	{r7}
700068b6:	b085      	sub	sp, #20
700068b8:	af00      	add	r7, sp, #0
700068ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
700068bc:	2300      	movs	r3, #0
700068be:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
700068c0:	68fb      	ldr	r3, [r7, #12]
700068c2:	3301      	adds	r3, #1
700068c4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
700068c6:	68fb      	ldr	r3, [r7, #12]
700068c8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
700068cc:	d901      	bls.n	700068d2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
700068ce:	2303      	movs	r3, #3
700068d0:	e01b      	b.n	7000690a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
700068d2:	687b      	ldr	r3, [r7, #4]
700068d4:	691b      	ldr	r3, [r3, #16]
700068d6:	2b00      	cmp	r3, #0
700068d8:	daf2      	bge.n	700068c0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
700068da:	2300      	movs	r3, #0
700068dc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
700068de:	687b      	ldr	r3, [r7, #4]
700068e0:	691b      	ldr	r3, [r3, #16]
700068e2:	f043 0201 	orr.w	r2, r3, #1
700068e6:	687b      	ldr	r3, [r7, #4]
700068e8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
700068ea:	68fb      	ldr	r3, [r7, #12]
700068ec:	3301      	adds	r3, #1
700068ee:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
700068f0:	68fb      	ldr	r3, [r7, #12]
700068f2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
700068f6:	d901      	bls.n	700068fc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
700068f8:	2303      	movs	r3, #3
700068fa:	e006      	b.n	7000690a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
700068fc:	687b      	ldr	r3, [r7, #4]
700068fe:	691b      	ldr	r3, [r3, #16]
70006900:	f003 0301 	and.w	r3, r3, #1
70006904:	2b01      	cmp	r3, #1
70006906:	d0f0      	beq.n	700068ea <USB_CoreReset+0x36>

  return HAL_OK;
70006908:	2300      	movs	r3, #0
}
7000690a:	4618      	mov	r0, r3
7000690c:	3714      	adds	r7, #20
7000690e:	46bd      	mov	sp, r7
70006910:	f85d 7b04 	ldr.w	r7, [sp], #4
70006914:	4770      	bx	lr

70006916 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
70006916:	b580      	push	{r7, lr}
70006918:	b086      	sub	sp, #24
7000691a:	af00      	add	r7, sp, #0
7000691c:	60f8      	str	r0, [r7, #12]
7000691e:	60b9      	str	r1, [r7, #8]
70006920:	4613      	mov	r3, r2
70006922:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
70006924:	68fb      	ldr	r3, [r7, #12]
70006926:	2b00      	cmp	r3, #0
70006928:	d101      	bne.n	7000692e <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
7000692a:	2303      	movs	r3, #3
7000692c:	e01f      	b.n	7000696e <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
7000692e:	68fb      	ldr	r3, [r7, #12]
70006930:	2200      	movs	r2, #0
70006932:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
70006936:	68fb      	ldr	r3, [r7, #12]
70006938:	2200      	movs	r2, #0
7000693a:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
7000693e:	68fb      	ldr	r3, [r7, #12]
70006940:	2200      	movs	r2, #0
70006942:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
70006946:	68bb      	ldr	r3, [r7, #8]
70006948:	2b00      	cmp	r3, #0
7000694a:	d003      	beq.n	70006954 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
7000694c:	68fb      	ldr	r3, [r7, #12]
7000694e:	68ba      	ldr	r2, [r7, #8]
70006950:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
70006954:	68fb      	ldr	r3, [r7, #12]
70006956:	2201      	movs	r2, #1
70006958:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
7000695c:	68fb      	ldr	r3, [r7, #12]
7000695e:	79fa      	ldrb	r2, [r7, #7]
70006960:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
70006962:	68f8      	ldr	r0, [r7, #12]
70006964:	f001 fd1c 	bl	700083a0 <USBD_LL_Init>
70006968:	4603      	mov	r3, r0
7000696a:	75fb      	strb	r3, [r7, #23]

  return ret;
7000696c:	7dfb      	ldrb	r3, [r7, #23]
}
7000696e:	4618      	mov	r0, r3
70006970:	3718      	adds	r7, #24
70006972:	46bd      	mov	sp, r7
70006974:	bd80      	pop	{r7, pc}

70006976 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
70006976:	b580      	push	{r7, lr}
70006978:	b084      	sub	sp, #16
7000697a:	af00      	add	r7, sp, #0
7000697c:	6078      	str	r0, [r7, #4]
7000697e:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
70006980:	2300      	movs	r3, #0
70006982:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
70006984:	683b      	ldr	r3, [r7, #0]
70006986:	2b00      	cmp	r3, #0
70006988:	d101      	bne.n	7000698e <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
7000698a:	2303      	movs	r3, #3
7000698c:	e025      	b.n	700069da <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
7000698e:	687b      	ldr	r3, [r7, #4]
70006990:	683a      	ldr	r2, [r7, #0]
70006992:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
70006996:	687b      	ldr	r3, [r7, #4]
70006998:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
7000699c:	687b      	ldr	r3, [r7, #4]
7000699e:	32ae      	adds	r2, #174	@ 0xae
700069a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
700069a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700069a6:	2b00      	cmp	r3, #0
700069a8:	d00f      	beq.n	700069ca <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
700069aa:	687b      	ldr	r3, [r7, #4]
700069ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
700069b0:	687b      	ldr	r3, [r7, #4]
700069b2:	32ae      	adds	r2, #174	@ 0xae
700069b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
700069b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700069ba:	f107 020e 	add.w	r2, r7, #14
700069be:	4610      	mov	r0, r2
700069c0:	4798      	blx	r3
700069c2:	4602      	mov	r2, r0
700069c4:	687b      	ldr	r3, [r7, #4]
700069c6:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
700069ca:	687b      	ldr	r3, [r7, #4]
700069cc:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
700069d0:	1c5a      	adds	r2, r3, #1
700069d2:	687b      	ldr	r3, [r7, #4]
700069d4:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
700069d8:	2300      	movs	r3, #0
}
700069da:	4618      	mov	r0, r3
700069dc:	3710      	adds	r7, #16
700069de:	46bd      	mov	sp, r7
700069e0:	bd80      	pop	{r7, pc}

700069e2 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
700069e2:	b580      	push	{r7, lr}
700069e4:	b082      	sub	sp, #8
700069e6:	af00      	add	r7, sp, #0
700069e8:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
700069ea:	6878      	ldr	r0, [r7, #4]
700069ec:	f001 fd26 	bl	7000843c <USBD_LL_Start>
700069f0:	4603      	mov	r3, r0
}
700069f2:	4618      	mov	r0, r3
700069f4:	3708      	adds	r7, #8
700069f6:	46bd      	mov	sp, r7
700069f8:	bd80      	pop	{r7, pc}

700069fa <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
700069fa:	b480      	push	{r7}
700069fc:	b083      	sub	sp, #12
700069fe:	af00      	add	r7, sp, #0
70006a00:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
70006a02:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
70006a04:	4618      	mov	r0, r3
70006a06:	370c      	adds	r7, #12
70006a08:	46bd      	mov	sp, r7
70006a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
70006a0e:	4770      	bx	lr

70006a10 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
70006a10:	b580      	push	{r7, lr}
70006a12:	b084      	sub	sp, #16
70006a14:	af00      	add	r7, sp, #0
70006a16:	6078      	str	r0, [r7, #4]
70006a18:	460b      	mov	r3, r1
70006a1a:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
70006a1c:	2300      	movs	r3, #0
70006a1e:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
70006a20:	687b      	ldr	r3, [r7, #4]
70006a22:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70006a26:	2b00      	cmp	r3, #0
70006a28:	d009      	beq.n	70006a3e <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
70006a2a:	687b      	ldr	r3, [r7, #4]
70006a2c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70006a30:	681b      	ldr	r3, [r3, #0]
70006a32:	78fa      	ldrb	r2, [r7, #3]
70006a34:	4611      	mov	r1, r2
70006a36:	6878      	ldr	r0, [r7, #4]
70006a38:	4798      	blx	r3
70006a3a:	4603      	mov	r3, r0
70006a3c:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
70006a3e:	7bfb      	ldrb	r3, [r7, #15]
}
70006a40:	4618      	mov	r0, r3
70006a42:	3710      	adds	r7, #16
70006a44:	46bd      	mov	sp, r7
70006a46:	bd80      	pop	{r7, pc}

70006a48 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
70006a48:	b580      	push	{r7, lr}
70006a4a:	b084      	sub	sp, #16
70006a4c:	af00      	add	r7, sp, #0
70006a4e:	6078      	str	r0, [r7, #4]
70006a50:	460b      	mov	r3, r1
70006a52:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
70006a54:	2300      	movs	r3, #0
70006a56:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
70006a58:	687b      	ldr	r3, [r7, #4]
70006a5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70006a5e:	685b      	ldr	r3, [r3, #4]
70006a60:	78fa      	ldrb	r2, [r7, #3]
70006a62:	4611      	mov	r1, r2
70006a64:	6878      	ldr	r0, [r7, #4]
70006a66:	4798      	blx	r3
70006a68:	4603      	mov	r3, r0
70006a6a:	2b00      	cmp	r3, #0
70006a6c:	d001      	beq.n	70006a72 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
70006a6e:	2303      	movs	r3, #3
70006a70:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
70006a72:	7bfb      	ldrb	r3, [r7, #15]
}
70006a74:	4618      	mov	r0, r3
70006a76:	3710      	adds	r7, #16
70006a78:	46bd      	mov	sp, r7
70006a7a:	bd80      	pop	{r7, pc}

70006a7c <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
70006a7c:	b580      	push	{r7, lr}
70006a7e:	b084      	sub	sp, #16
70006a80:	af00      	add	r7, sp, #0
70006a82:	6078      	str	r0, [r7, #4]
70006a84:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
70006a86:	687b      	ldr	r3, [r7, #4]
70006a88:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
70006a8c:	6839      	ldr	r1, [r7, #0]
70006a8e:	4618      	mov	r0, r3
70006a90:	f001 f8e3 	bl	70007c5a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
70006a94:	687b      	ldr	r3, [r7, #4]
70006a96:	2201      	movs	r2, #1
70006a98:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
70006a9c:	687b      	ldr	r3, [r7, #4]
70006a9e:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
70006aa2:	461a      	mov	r2, r3
70006aa4:	687b      	ldr	r3, [r7, #4]
70006aa6:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
70006aaa:	687b      	ldr	r3, [r7, #4]
70006aac:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
70006ab0:	f003 031f 	and.w	r3, r3, #31
70006ab4:	2b02      	cmp	r3, #2
70006ab6:	d01a      	beq.n	70006aee <USBD_LL_SetupStage+0x72>
70006ab8:	2b02      	cmp	r3, #2
70006aba:	d822      	bhi.n	70006b02 <USBD_LL_SetupStage+0x86>
70006abc:	2b00      	cmp	r3, #0
70006abe:	d002      	beq.n	70006ac6 <USBD_LL_SetupStage+0x4a>
70006ac0:	2b01      	cmp	r3, #1
70006ac2:	d00a      	beq.n	70006ada <USBD_LL_SetupStage+0x5e>
70006ac4:	e01d      	b.n	70006b02 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
70006ac6:	687b      	ldr	r3, [r7, #4]
70006ac8:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
70006acc:	4619      	mov	r1, r3
70006ace:	6878      	ldr	r0, [r7, #4]
70006ad0:	f000 fb10 	bl	700070f4 <USBD_StdDevReq>
70006ad4:	4603      	mov	r3, r0
70006ad6:	73fb      	strb	r3, [r7, #15]
      break;
70006ad8:	e020      	b.n	70006b1c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
70006ada:	687b      	ldr	r3, [r7, #4]
70006adc:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
70006ae0:	4619      	mov	r1, r3
70006ae2:	6878      	ldr	r0, [r7, #4]
70006ae4:	f000 fb78 	bl	700071d8 <USBD_StdItfReq>
70006ae8:	4603      	mov	r3, r0
70006aea:	73fb      	strb	r3, [r7, #15]
      break;
70006aec:	e016      	b.n	70006b1c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
70006aee:	687b      	ldr	r3, [r7, #4]
70006af0:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
70006af4:	4619      	mov	r1, r3
70006af6:	6878      	ldr	r0, [r7, #4]
70006af8:	f000 fbda 	bl	700072b0 <USBD_StdEPReq>
70006afc:	4603      	mov	r3, r0
70006afe:	73fb      	strb	r3, [r7, #15]
      break;
70006b00:	e00c      	b.n	70006b1c <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
70006b02:	687b      	ldr	r3, [r7, #4]
70006b04:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
70006b08:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
70006b0c:	b2db      	uxtb	r3, r3
70006b0e:	4619      	mov	r1, r3
70006b10:	6878      	ldr	r0, [r7, #4]
70006b12:	f001 fcf3 	bl	700084fc <USBD_LL_StallEP>
70006b16:	4603      	mov	r3, r0
70006b18:	73fb      	strb	r3, [r7, #15]
      break;
70006b1a:	bf00      	nop
  }

  return ret;
70006b1c:	7bfb      	ldrb	r3, [r7, #15]
}
70006b1e:	4618      	mov	r0, r3
70006b20:	3710      	adds	r7, #16
70006b22:	46bd      	mov	sp, r7
70006b24:	bd80      	pop	{r7, pc}

70006b26 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
70006b26:	b580      	push	{r7, lr}
70006b28:	b086      	sub	sp, #24
70006b2a:	af00      	add	r7, sp, #0
70006b2c:	60f8      	str	r0, [r7, #12]
70006b2e:	460b      	mov	r3, r1
70006b30:	607a      	str	r2, [r7, #4]
70006b32:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
70006b34:	2300      	movs	r3, #0
70006b36:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
70006b38:	7afb      	ldrb	r3, [r7, #11]
70006b3a:	2b00      	cmp	r3, #0
70006b3c:	d16e      	bne.n	70006c1c <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
70006b3e:	68fb      	ldr	r3, [r7, #12]
70006b40:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
70006b44:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
70006b46:	68fb      	ldr	r3, [r7, #12]
70006b48:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
70006b4c:	2b03      	cmp	r3, #3
70006b4e:	f040 8098 	bne.w	70006c82 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
70006b52:	693b      	ldr	r3, [r7, #16]
70006b54:	689a      	ldr	r2, [r3, #8]
70006b56:	693b      	ldr	r3, [r7, #16]
70006b58:	68db      	ldr	r3, [r3, #12]
70006b5a:	429a      	cmp	r2, r3
70006b5c:	d913      	bls.n	70006b86 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
70006b5e:	693b      	ldr	r3, [r7, #16]
70006b60:	689a      	ldr	r2, [r3, #8]
70006b62:	693b      	ldr	r3, [r7, #16]
70006b64:	68db      	ldr	r3, [r3, #12]
70006b66:	1ad2      	subs	r2, r2, r3
70006b68:	693b      	ldr	r3, [r7, #16]
70006b6a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
70006b6c:	693b      	ldr	r3, [r7, #16]
70006b6e:	68da      	ldr	r2, [r3, #12]
70006b70:	693b      	ldr	r3, [r7, #16]
70006b72:	689b      	ldr	r3, [r3, #8]
70006b74:	4293      	cmp	r3, r2
70006b76:	bf28      	it	cs
70006b78:	4613      	movcs	r3, r2
70006b7a:	461a      	mov	r2, r3
70006b7c:	6879      	ldr	r1, [r7, #4]
70006b7e:	68f8      	ldr	r0, [r7, #12]
70006b80:	f001 f96b 	bl	70007e5a <USBD_CtlContinueRx>
70006b84:	e07d      	b.n	70006c82 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
70006b86:	68fb      	ldr	r3, [r7, #12]
70006b88:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
70006b8c:	f003 031f 	and.w	r3, r3, #31
70006b90:	2b02      	cmp	r3, #2
70006b92:	d014      	beq.n	70006bbe <USBD_LL_DataOutStage+0x98>
70006b94:	2b02      	cmp	r3, #2
70006b96:	d81d      	bhi.n	70006bd4 <USBD_LL_DataOutStage+0xae>
70006b98:	2b00      	cmp	r3, #0
70006b9a:	d002      	beq.n	70006ba2 <USBD_LL_DataOutStage+0x7c>
70006b9c:	2b01      	cmp	r3, #1
70006b9e:	d003      	beq.n	70006ba8 <USBD_LL_DataOutStage+0x82>
70006ba0:	e018      	b.n	70006bd4 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
70006ba2:	2300      	movs	r3, #0
70006ba4:	75bb      	strb	r3, [r7, #22]
            break;
70006ba6:	e018      	b.n	70006bda <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
70006ba8:	68fb      	ldr	r3, [r7, #12]
70006baa:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
70006bae:	b2db      	uxtb	r3, r3
70006bb0:	4619      	mov	r1, r3
70006bb2:	68f8      	ldr	r0, [r7, #12]
70006bb4:	f000 fa64 	bl	70007080 <USBD_CoreFindIF>
70006bb8:	4603      	mov	r3, r0
70006bba:	75bb      	strb	r3, [r7, #22]
            break;
70006bbc:	e00d      	b.n	70006bda <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
70006bbe:	68fb      	ldr	r3, [r7, #12]
70006bc0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
70006bc4:	b2db      	uxtb	r3, r3
70006bc6:	4619      	mov	r1, r3
70006bc8:	68f8      	ldr	r0, [r7, #12]
70006bca:	f000 fa66 	bl	7000709a <USBD_CoreFindEP>
70006bce:	4603      	mov	r3, r0
70006bd0:	75bb      	strb	r3, [r7, #22]
            break;
70006bd2:	e002      	b.n	70006bda <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
70006bd4:	2300      	movs	r3, #0
70006bd6:	75bb      	strb	r3, [r7, #22]
            break;
70006bd8:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
70006bda:	7dbb      	ldrb	r3, [r7, #22]
70006bdc:	2b00      	cmp	r3, #0
70006bde:	d119      	bne.n	70006c14 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
70006be0:	68fb      	ldr	r3, [r7, #12]
70006be2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70006be6:	b2db      	uxtb	r3, r3
70006be8:	2b03      	cmp	r3, #3
70006bea:	d113      	bne.n	70006c14 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
70006bec:	7dba      	ldrb	r2, [r7, #22]
70006bee:	68fb      	ldr	r3, [r7, #12]
70006bf0:	32ae      	adds	r2, #174	@ 0xae
70006bf2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006bf6:	691b      	ldr	r3, [r3, #16]
70006bf8:	2b00      	cmp	r3, #0
70006bfa:	d00b      	beq.n	70006c14 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
70006bfc:	7dba      	ldrb	r2, [r7, #22]
70006bfe:	68fb      	ldr	r3, [r7, #12]
70006c00:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
70006c04:	7dba      	ldrb	r2, [r7, #22]
70006c06:	68fb      	ldr	r3, [r7, #12]
70006c08:	32ae      	adds	r2, #174	@ 0xae
70006c0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006c0e:	691b      	ldr	r3, [r3, #16]
70006c10:	68f8      	ldr	r0, [r7, #12]
70006c12:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
70006c14:	68f8      	ldr	r0, [r7, #12]
70006c16:	f001 f931 	bl	70007e7c <USBD_CtlSendStatus>
70006c1a:	e032      	b.n	70006c82 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
70006c1c:	7afb      	ldrb	r3, [r7, #11]
70006c1e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
70006c22:	b2db      	uxtb	r3, r3
70006c24:	4619      	mov	r1, r3
70006c26:	68f8      	ldr	r0, [r7, #12]
70006c28:	f000 fa37 	bl	7000709a <USBD_CoreFindEP>
70006c2c:	4603      	mov	r3, r0
70006c2e:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
70006c30:	7dbb      	ldrb	r3, [r7, #22]
70006c32:	2bff      	cmp	r3, #255	@ 0xff
70006c34:	d025      	beq.n	70006c82 <USBD_LL_DataOutStage+0x15c>
70006c36:	7dbb      	ldrb	r3, [r7, #22]
70006c38:	2b00      	cmp	r3, #0
70006c3a:	d122      	bne.n	70006c82 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
70006c3c:	68fb      	ldr	r3, [r7, #12]
70006c3e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70006c42:	b2db      	uxtb	r3, r3
70006c44:	2b03      	cmp	r3, #3
70006c46:	d117      	bne.n	70006c78 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
70006c48:	7dba      	ldrb	r2, [r7, #22]
70006c4a:	68fb      	ldr	r3, [r7, #12]
70006c4c:	32ae      	adds	r2, #174	@ 0xae
70006c4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006c52:	699b      	ldr	r3, [r3, #24]
70006c54:	2b00      	cmp	r3, #0
70006c56:	d00f      	beq.n	70006c78 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
70006c58:	7dba      	ldrb	r2, [r7, #22]
70006c5a:	68fb      	ldr	r3, [r7, #12]
70006c5c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
70006c60:	7dba      	ldrb	r2, [r7, #22]
70006c62:	68fb      	ldr	r3, [r7, #12]
70006c64:	32ae      	adds	r2, #174	@ 0xae
70006c66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006c6a:	699b      	ldr	r3, [r3, #24]
70006c6c:	7afa      	ldrb	r2, [r7, #11]
70006c6e:	4611      	mov	r1, r2
70006c70:	68f8      	ldr	r0, [r7, #12]
70006c72:	4798      	blx	r3
70006c74:	4603      	mov	r3, r0
70006c76:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
70006c78:	7dfb      	ldrb	r3, [r7, #23]
70006c7a:	2b00      	cmp	r3, #0
70006c7c:	d001      	beq.n	70006c82 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
70006c7e:	7dfb      	ldrb	r3, [r7, #23]
70006c80:	e000      	b.n	70006c84 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
70006c82:	2300      	movs	r3, #0
}
70006c84:	4618      	mov	r0, r3
70006c86:	3718      	adds	r7, #24
70006c88:	46bd      	mov	sp, r7
70006c8a:	bd80      	pop	{r7, pc}

70006c8c <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
70006c8c:	b580      	push	{r7, lr}
70006c8e:	b086      	sub	sp, #24
70006c90:	af00      	add	r7, sp, #0
70006c92:	60f8      	str	r0, [r7, #12]
70006c94:	460b      	mov	r3, r1
70006c96:	607a      	str	r2, [r7, #4]
70006c98:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
70006c9a:	7afb      	ldrb	r3, [r7, #11]
70006c9c:	2b00      	cmp	r3, #0
70006c9e:	d16f      	bne.n	70006d80 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
70006ca0:	68fb      	ldr	r3, [r7, #12]
70006ca2:	3314      	adds	r3, #20
70006ca4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
70006ca6:	68fb      	ldr	r3, [r7, #12]
70006ca8:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
70006cac:	2b02      	cmp	r3, #2
70006cae:	d15a      	bne.n	70006d66 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
70006cb0:	693b      	ldr	r3, [r7, #16]
70006cb2:	689a      	ldr	r2, [r3, #8]
70006cb4:	693b      	ldr	r3, [r7, #16]
70006cb6:	68db      	ldr	r3, [r3, #12]
70006cb8:	429a      	cmp	r2, r3
70006cba:	d914      	bls.n	70006ce6 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
70006cbc:	693b      	ldr	r3, [r7, #16]
70006cbe:	689a      	ldr	r2, [r3, #8]
70006cc0:	693b      	ldr	r3, [r7, #16]
70006cc2:	68db      	ldr	r3, [r3, #12]
70006cc4:	1ad2      	subs	r2, r2, r3
70006cc6:	693b      	ldr	r3, [r7, #16]
70006cc8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
70006cca:	693b      	ldr	r3, [r7, #16]
70006ccc:	689b      	ldr	r3, [r3, #8]
70006cce:	461a      	mov	r2, r3
70006cd0:	6879      	ldr	r1, [r7, #4]
70006cd2:	68f8      	ldr	r0, [r7, #12]
70006cd4:	f001 f893 	bl	70007dfe <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
70006cd8:	2300      	movs	r3, #0
70006cda:	2200      	movs	r2, #0
70006cdc:	2100      	movs	r1, #0
70006cde:	68f8      	ldr	r0, [r7, #12]
70006ce0:	f001 fcb6 	bl	70008650 <USBD_LL_PrepareReceive>
70006ce4:	e03f      	b.n	70006d66 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
70006ce6:	693b      	ldr	r3, [r7, #16]
70006ce8:	68da      	ldr	r2, [r3, #12]
70006cea:	693b      	ldr	r3, [r7, #16]
70006cec:	689b      	ldr	r3, [r3, #8]
70006cee:	429a      	cmp	r2, r3
70006cf0:	d11c      	bne.n	70006d2c <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
70006cf2:	693b      	ldr	r3, [r7, #16]
70006cf4:	685a      	ldr	r2, [r3, #4]
70006cf6:	693b      	ldr	r3, [r7, #16]
70006cf8:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
70006cfa:	429a      	cmp	r2, r3
70006cfc:	d316      	bcc.n	70006d2c <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
70006cfe:	693b      	ldr	r3, [r7, #16]
70006d00:	685a      	ldr	r2, [r3, #4]
70006d02:	68fb      	ldr	r3, [r7, #12]
70006d04:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
70006d08:	429a      	cmp	r2, r3
70006d0a:	d20f      	bcs.n	70006d2c <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
70006d0c:	2200      	movs	r2, #0
70006d0e:	2100      	movs	r1, #0
70006d10:	68f8      	ldr	r0, [r7, #12]
70006d12:	f001 f874 	bl	70007dfe <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
70006d16:	68fb      	ldr	r3, [r7, #12]
70006d18:	2200      	movs	r2, #0
70006d1a:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
70006d1e:	2300      	movs	r3, #0
70006d20:	2200      	movs	r2, #0
70006d22:	2100      	movs	r1, #0
70006d24:	68f8      	ldr	r0, [r7, #12]
70006d26:	f001 fc93 	bl	70008650 <USBD_LL_PrepareReceive>
70006d2a:	e01c      	b.n	70006d66 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
70006d2c:	68fb      	ldr	r3, [r7, #12]
70006d2e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70006d32:	b2db      	uxtb	r3, r3
70006d34:	2b03      	cmp	r3, #3
70006d36:	d10f      	bne.n	70006d58 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
70006d38:	68fb      	ldr	r3, [r7, #12]
70006d3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70006d3e:	68db      	ldr	r3, [r3, #12]
70006d40:	2b00      	cmp	r3, #0
70006d42:	d009      	beq.n	70006d58 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
70006d44:	68fb      	ldr	r3, [r7, #12]
70006d46:	2200      	movs	r2, #0
70006d48:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
70006d4c:	68fb      	ldr	r3, [r7, #12]
70006d4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70006d52:	68db      	ldr	r3, [r3, #12]
70006d54:	68f8      	ldr	r0, [r7, #12]
70006d56:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
70006d58:	2180      	movs	r1, #128	@ 0x80
70006d5a:	68f8      	ldr	r0, [r7, #12]
70006d5c:	f001 fbce 	bl	700084fc <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
70006d60:	68f8      	ldr	r0, [r7, #12]
70006d62:	f001 f89e 	bl	70007ea2 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
70006d66:	68fb      	ldr	r3, [r7, #12]
70006d68:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
70006d6c:	2b00      	cmp	r3, #0
70006d6e:	d03a      	beq.n	70006de6 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
70006d70:	68f8      	ldr	r0, [r7, #12]
70006d72:	f7ff fe42 	bl	700069fa <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
70006d76:	68fb      	ldr	r3, [r7, #12]
70006d78:	2200      	movs	r2, #0
70006d7a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
70006d7e:	e032      	b.n	70006de6 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
70006d80:	7afb      	ldrb	r3, [r7, #11]
70006d82:	f063 037f 	orn	r3, r3, #127	@ 0x7f
70006d86:	b2db      	uxtb	r3, r3
70006d88:	4619      	mov	r1, r3
70006d8a:	68f8      	ldr	r0, [r7, #12]
70006d8c:	f000 f985 	bl	7000709a <USBD_CoreFindEP>
70006d90:	4603      	mov	r3, r0
70006d92:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
70006d94:	7dfb      	ldrb	r3, [r7, #23]
70006d96:	2bff      	cmp	r3, #255	@ 0xff
70006d98:	d025      	beq.n	70006de6 <USBD_LL_DataInStage+0x15a>
70006d9a:	7dfb      	ldrb	r3, [r7, #23]
70006d9c:	2b00      	cmp	r3, #0
70006d9e:	d122      	bne.n	70006de6 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
70006da0:	68fb      	ldr	r3, [r7, #12]
70006da2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70006da6:	b2db      	uxtb	r3, r3
70006da8:	2b03      	cmp	r3, #3
70006daa:	d11c      	bne.n	70006de6 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
70006dac:	7dfa      	ldrb	r2, [r7, #23]
70006dae:	68fb      	ldr	r3, [r7, #12]
70006db0:	32ae      	adds	r2, #174	@ 0xae
70006db2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006db6:	695b      	ldr	r3, [r3, #20]
70006db8:	2b00      	cmp	r3, #0
70006dba:	d014      	beq.n	70006de6 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
70006dbc:	7dfa      	ldrb	r2, [r7, #23]
70006dbe:	68fb      	ldr	r3, [r7, #12]
70006dc0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
70006dc4:	7dfa      	ldrb	r2, [r7, #23]
70006dc6:	68fb      	ldr	r3, [r7, #12]
70006dc8:	32ae      	adds	r2, #174	@ 0xae
70006dca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006dce:	695b      	ldr	r3, [r3, #20]
70006dd0:	7afa      	ldrb	r2, [r7, #11]
70006dd2:	4611      	mov	r1, r2
70006dd4:	68f8      	ldr	r0, [r7, #12]
70006dd6:	4798      	blx	r3
70006dd8:	4603      	mov	r3, r0
70006dda:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
70006ddc:	7dbb      	ldrb	r3, [r7, #22]
70006dde:	2b00      	cmp	r3, #0
70006de0:	d001      	beq.n	70006de6 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
70006de2:	7dbb      	ldrb	r3, [r7, #22]
70006de4:	e000      	b.n	70006de8 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
70006de6:	2300      	movs	r3, #0
}
70006de8:	4618      	mov	r0, r3
70006dea:	3718      	adds	r7, #24
70006dec:	46bd      	mov	sp, r7
70006dee:	bd80      	pop	{r7, pc}

70006df0 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
70006df0:	b580      	push	{r7, lr}
70006df2:	b084      	sub	sp, #16
70006df4:	af00      	add	r7, sp, #0
70006df6:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
70006df8:	2300      	movs	r3, #0
70006dfa:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
70006dfc:	687b      	ldr	r3, [r7, #4]
70006dfe:	2201      	movs	r2, #1
70006e00:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
70006e04:	687b      	ldr	r3, [r7, #4]
70006e06:	2200      	movs	r2, #0
70006e08:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
70006e0c:	687b      	ldr	r3, [r7, #4]
70006e0e:	2200      	movs	r2, #0
70006e10:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
70006e12:	687b      	ldr	r3, [r7, #4]
70006e14:	2200      	movs	r2, #0
70006e16:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
70006e1a:	687b      	ldr	r3, [r7, #4]
70006e1c:	2200      	movs	r2, #0
70006e1e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
70006e22:	687b      	ldr	r3, [r7, #4]
70006e24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70006e28:	2b00      	cmp	r3, #0
70006e2a:	d014      	beq.n	70006e56 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
70006e2c:	687b      	ldr	r3, [r7, #4]
70006e2e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70006e32:	685b      	ldr	r3, [r3, #4]
70006e34:	2b00      	cmp	r3, #0
70006e36:	d00e      	beq.n	70006e56 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
70006e38:	687b      	ldr	r3, [r7, #4]
70006e3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70006e3e:	685b      	ldr	r3, [r3, #4]
70006e40:	687a      	ldr	r2, [r7, #4]
70006e42:	6852      	ldr	r2, [r2, #4]
70006e44:	b2d2      	uxtb	r2, r2
70006e46:	4611      	mov	r1, r2
70006e48:	6878      	ldr	r0, [r7, #4]
70006e4a:	4798      	blx	r3
70006e4c:	4603      	mov	r3, r0
70006e4e:	2b00      	cmp	r3, #0
70006e50:	d001      	beq.n	70006e56 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
70006e52:	2303      	movs	r3, #3
70006e54:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
70006e56:	2340      	movs	r3, #64	@ 0x40
70006e58:	2200      	movs	r2, #0
70006e5a:	2100      	movs	r1, #0
70006e5c:	6878      	ldr	r0, [r7, #4]
70006e5e:	f001 fb08 	bl	70008472 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
70006e62:	687b      	ldr	r3, [r7, #4]
70006e64:	2201      	movs	r2, #1
70006e66:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
70006e6a:	687b      	ldr	r3, [r7, #4]
70006e6c:	2240      	movs	r2, #64	@ 0x40
70006e6e:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
70006e72:	2340      	movs	r3, #64	@ 0x40
70006e74:	2200      	movs	r2, #0
70006e76:	2180      	movs	r1, #128	@ 0x80
70006e78:	6878      	ldr	r0, [r7, #4]
70006e7a:	f001 fafa 	bl	70008472 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
70006e7e:	687b      	ldr	r3, [r7, #4]
70006e80:	2201      	movs	r2, #1
70006e82:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
70006e84:	687b      	ldr	r3, [r7, #4]
70006e86:	2240      	movs	r2, #64	@ 0x40
70006e88:	621a      	str	r2, [r3, #32]

  return ret;
70006e8a:	7bfb      	ldrb	r3, [r7, #15]
}
70006e8c:	4618      	mov	r0, r3
70006e8e:	3710      	adds	r7, #16
70006e90:	46bd      	mov	sp, r7
70006e92:	bd80      	pop	{r7, pc}

70006e94 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
70006e94:	b480      	push	{r7}
70006e96:	b083      	sub	sp, #12
70006e98:	af00      	add	r7, sp, #0
70006e9a:	6078      	str	r0, [r7, #4]
70006e9c:	460b      	mov	r3, r1
70006e9e:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
70006ea0:	687b      	ldr	r3, [r7, #4]
70006ea2:	78fa      	ldrb	r2, [r7, #3]
70006ea4:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
70006ea6:	2300      	movs	r3, #0
}
70006ea8:	4618      	mov	r0, r3
70006eaa:	370c      	adds	r7, #12
70006eac:	46bd      	mov	sp, r7
70006eae:	f85d 7b04 	ldr.w	r7, [sp], #4
70006eb2:	4770      	bx	lr

70006eb4 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
70006eb4:	b480      	push	{r7}
70006eb6:	b083      	sub	sp, #12
70006eb8:	af00      	add	r7, sp, #0
70006eba:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
70006ebc:	687b      	ldr	r3, [r7, #4]
70006ebe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70006ec2:	b2db      	uxtb	r3, r3
70006ec4:	2b04      	cmp	r3, #4
70006ec6:	d006      	beq.n	70006ed6 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
70006ec8:	687b      	ldr	r3, [r7, #4]
70006eca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70006ece:	b2da      	uxtb	r2, r3
70006ed0:	687b      	ldr	r3, [r7, #4]
70006ed2:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
70006ed6:	687b      	ldr	r3, [r7, #4]
70006ed8:	2204      	movs	r2, #4
70006eda:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
70006ede:	2300      	movs	r3, #0
}
70006ee0:	4618      	mov	r0, r3
70006ee2:	370c      	adds	r7, #12
70006ee4:	46bd      	mov	sp, r7
70006ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
70006eea:	4770      	bx	lr

70006eec <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
70006eec:	b480      	push	{r7}
70006eee:	b083      	sub	sp, #12
70006ef0:	af00      	add	r7, sp, #0
70006ef2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
70006ef4:	687b      	ldr	r3, [r7, #4]
70006ef6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70006efa:	b2db      	uxtb	r3, r3
70006efc:	2b04      	cmp	r3, #4
70006efe:	d106      	bne.n	70006f0e <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
70006f00:	687b      	ldr	r3, [r7, #4]
70006f02:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
70006f06:	b2da      	uxtb	r2, r3
70006f08:	687b      	ldr	r3, [r7, #4]
70006f0a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
70006f0e:	2300      	movs	r3, #0
}
70006f10:	4618      	mov	r0, r3
70006f12:	370c      	adds	r7, #12
70006f14:	46bd      	mov	sp, r7
70006f16:	f85d 7b04 	ldr.w	r7, [sp], #4
70006f1a:	4770      	bx	lr

70006f1c <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
70006f1c:	b580      	push	{r7, lr}
70006f1e:	b082      	sub	sp, #8
70006f20:	af00      	add	r7, sp, #0
70006f22:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
70006f24:	687b      	ldr	r3, [r7, #4]
70006f26:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70006f2a:	b2db      	uxtb	r3, r3
70006f2c:	2b03      	cmp	r3, #3
70006f2e:	d110      	bne.n	70006f52 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
70006f30:	687b      	ldr	r3, [r7, #4]
70006f32:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70006f36:	2b00      	cmp	r3, #0
70006f38:	d00b      	beq.n	70006f52 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
70006f3a:	687b      	ldr	r3, [r7, #4]
70006f3c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70006f40:	69db      	ldr	r3, [r3, #28]
70006f42:	2b00      	cmp	r3, #0
70006f44:	d005      	beq.n	70006f52 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
70006f46:	687b      	ldr	r3, [r7, #4]
70006f48:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70006f4c:	69db      	ldr	r3, [r3, #28]
70006f4e:	6878      	ldr	r0, [r7, #4]
70006f50:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
70006f52:	2300      	movs	r3, #0
}
70006f54:	4618      	mov	r0, r3
70006f56:	3708      	adds	r7, #8
70006f58:	46bd      	mov	sp, r7
70006f5a:	bd80      	pop	{r7, pc}

70006f5c <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
70006f5c:	b580      	push	{r7, lr}
70006f5e:	b082      	sub	sp, #8
70006f60:	af00      	add	r7, sp, #0
70006f62:	6078      	str	r0, [r7, #4]
70006f64:	460b      	mov	r3, r1
70006f66:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
70006f68:	687b      	ldr	r3, [r7, #4]
70006f6a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70006f6e:	687b      	ldr	r3, [r7, #4]
70006f70:	32ae      	adds	r2, #174	@ 0xae
70006f72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006f76:	2b00      	cmp	r3, #0
70006f78:	d101      	bne.n	70006f7e <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
70006f7a:	2303      	movs	r3, #3
70006f7c:	e01c      	b.n	70006fb8 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
70006f7e:	687b      	ldr	r3, [r7, #4]
70006f80:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70006f84:	b2db      	uxtb	r3, r3
70006f86:	2b03      	cmp	r3, #3
70006f88:	d115      	bne.n	70006fb6 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
70006f8a:	687b      	ldr	r3, [r7, #4]
70006f8c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70006f90:	687b      	ldr	r3, [r7, #4]
70006f92:	32ae      	adds	r2, #174	@ 0xae
70006f94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006f98:	6a1b      	ldr	r3, [r3, #32]
70006f9a:	2b00      	cmp	r3, #0
70006f9c:	d00b      	beq.n	70006fb6 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
70006f9e:	687b      	ldr	r3, [r7, #4]
70006fa0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70006fa4:	687b      	ldr	r3, [r7, #4]
70006fa6:	32ae      	adds	r2, #174	@ 0xae
70006fa8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006fac:	6a1b      	ldr	r3, [r3, #32]
70006fae:	78fa      	ldrb	r2, [r7, #3]
70006fb0:	4611      	mov	r1, r2
70006fb2:	6878      	ldr	r0, [r7, #4]
70006fb4:	4798      	blx	r3
    }
  }

  return USBD_OK;
70006fb6:	2300      	movs	r3, #0
}
70006fb8:	4618      	mov	r0, r3
70006fba:	3708      	adds	r7, #8
70006fbc:	46bd      	mov	sp, r7
70006fbe:	bd80      	pop	{r7, pc}

70006fc0 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
70006fc0:	b580      	push	{r7, lr}
70006fc2:	b082      	sub	sp, #8
70006fc4:	af00      	add	r7, sp, #0
70006fc6:	6078      	str	r0, [r7, #4]
70006fc8:	460b      	mov	r3, r1
70006fca:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
70006fcc:	687b      	ldr	r3, [r7, #4]
70006fce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70006fd2:	687b      	ldr	r3, [r7, #4]
70006fd4:	32ae      	adds	r2, #174	@ 0xae
70006fd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006fda:	2b00      	cmp	r3, #0
70006fdc:	d101      	bne.n	70006fe2 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
70006fde:	2303      	movs	r3, #3
70006fe0:	e01c      	b.n	7000701c <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
70006fe2:	687b      	ldr	r3, [r7, #4]
70006fe4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70006fe8:	b2db      	uxtb	r3, r3
70006fea:	2b03      	cmp	r3, #3
70006fec:	d115      	bne.n	7000701a <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
70006fee:	687b      	ldr	r3, [r7, #4]
70006ff0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70006ff4:	687b      	ldr	r3, [r7, #4]
70006ff6:	32ae      	adds	r2, #174	@ 0xae
70006ff8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006ffc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70006ffe:	2b00      	cmp	r3, #0
70007000:	d00b      	beq.n	7000701a <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
70007002:	687b      	ldr	r3, [r7, #4]
70007004:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70007008:	687b      	ldr	r3, [r7, #4]
7000700a:	32ae      	adds	r2, #174	@ 0xae
7000700c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70007010:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70007012:	78fa      	ldrb	r2, [r7, #3]
70007014:	4611      	mov	r1, r2
70007016:	6878      	ldr	r0, [r7, #4]
70007018:	4798      	blx	r3
    }
  }

  return USBD_OK;
7000701a:	2300      	movs	r3, #0
}
7000701c:	4618      	mov	r0, r3
7000701e:	3708      	adds	r7, #8
70007020:	46bd      	mov	sp, r7
70007022:	bd80      	pop	{r7, pc}

70007024 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
70007024:	b480      	push	{r7}
70007026:	b083      	sub	sp, #12
70007028:	af00      	add	r7, sp, #0
7000702a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
7000702c:	2300      	movs	r3, #0
}
7000702e:	4618      	mov	r0, r3
70007030:	370c      	adds	r7, #12
70007032:	46bd      	mov	sp, r7
70007034:	f85d 7b04 	ldr.w	r7, [sp], #4
70007038:	4770      	bx	lr

7000703a <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
7000703a:	b580      	push	{r7, lr}
7000703c:	b084      	sub	sp, #16
7000703e:	af00      	add	r7, sp, #0
70007040:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
70007042:	2300      	movs	r3, #0
70007044:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
70007046:	687b      	ldr	r3, [r7, #4]
70007048:	2201      	movs	r2, #1
7000704a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
7000704e:	687b      	ldr	r3, [r7, #4]
70007050:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70007054:	2b00      	cmp	r3, #0
70007056:	d00e      	beq.n	70007076 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
70007058:	687b      	ldr	r3, [r7, #4]
7000705a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
7000705e:	685b      	ldr	r3, [r3, #4]
70007060:	687a      	ldr	r2, [r7, #4]
70007062:	6852      	ldr	r2, [r2, #4]
70007064:	b2d2      	uxtb	r2, r2
70007066:	4611      	mov	r1, r2
70007068:	6878      	ldr	r0, [r7, #4]
7000706a:	4798      	blx	r3
7000706c:	4603      	mov	r3, r0
7000706e:	2b00      	cmp	r3, #0
70007070:	d001      	beq.n	70007076 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
70007072:	2303      	movs	r3, #3
70007074:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
70007076:	7bfb      	ldrb	r3, [r7, #15]
}
70007078:	4618      	mov	r0, r3
7000707a:	3710      	adds	r7, #16
7000707c:	46bd      	mov	sp, r7
7000707e:	bd80      	pop	{r7, pc}

70007080 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
70007080:	b480      	push	{r7}
70007082:	b083      	sub	sp, #12
70007084:	af00      	add	r7, sp, #0
70007086:	6078      	str	r0, [r7, #4]
70007088:	460b      	mov	r3, r1
7000708a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
7000708c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
7000708e:	4618      	mov	r0, r3
70007090:	370c      	adds	r7, #12
70007092:	46bd      	mov	sp, r7
70007094:	f85d 7b04 	ldr.w	r7, [sp], #4
70007098:	4770      	bx	lr

7000709a <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
7000709a:	b480      	push	{r7}
7000709c:	b083      	sub	sp, #12
7000709e:	af00      	add	r7, sp, #0
700070a0:	6078      	str	r0, [r7, #4]
700070a2:	460b      	mov	r3, r1
700070a4:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
700070a6:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
700070a8:	4618      	mov	r0, r3
700070aa:	370c      	adds	r7, #12
700070ac:	46bd      	mov	sp, r7
700070ae:	f85d 7b04 	ldr.w	r7, [sp], #4
700070b2:	4770      	bx	lr

700070b4 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
700070b4:	b480      	push	{r7}
700070b6:	b087      	sub	sp, #28
700070b8:	af00      	add	r7, sp, #0
700070ba:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
700070bc:	687b      	ldr	r3, [r7, #4]
700070be:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
700070c0:	697b      	ldr	r3, [r7, #20]
700070c2:	781b      	ldrb	r3, [r3, #0]
700070c4:	827b      	strh	r3, [r7, #18]
  _pbuff++;
700070c6:	697b      	ldr	r3, [r7, #20]
700070c8:	3301      	adds	r3, #1
700070ca:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
700070cc:	697b      	ldr	r3, [r7, #20]
700070ce:	781b      	ldrb	r3, [r3, #0]
700070d0:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
700070d2:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
700070d6:	021b      	lsls	r3, r3, #8
700070d8:	b21a      	sxth	r2, r3
700070da:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
700070de:	4313      	orrs	r3, r2
700070e0:	b21b      	sxth	r3, r3
700070e2:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
700070e4:	89fb      	ldrh	r3, [r7, #14]
}
700070e6:	4618      	mov	r0, r3
700070e8:	371c      	adds	r7, #28
700070ea:	46bd      	mov	sp, r7
700070ec:	f85d 7b04 	ldr.w	r7, [sp], #4
700070f0:	4770      	bx	lr
	...

700070f4 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
700070f4:	b580      	push	{r7, lr}
700070f6:	b084      	sub	sp, #16
700070f8:	af00      	add	r7, sp, #0
700070fa:	6078      	str	r0, [r7, #4]
700070fc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
700070fe:	2300      	movs	r3, #0
70007100:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
70007102:	683b      	ldr	r3, [r7, #0]
70007104:	781b      	ldrb	r3, [r3, #0]
70007106:	f003 0360 	and.w	r3, r3, #96	@ 0x60
7000710a:	2b40      	cmp	r3, #64	@ 0x40
7000710c:	d005      	beq.n	7000711a <USBD_StdDevReq+0x26>
7000710e:	2b40      	cmp	r3, #64	@ 0x40
70007110:	d857      	bhi.n	700071c2 <USBD_StdDevReq+0xce>
70007112:	2b00      	cmp	r3, #0
70007114:	d00f      	beq.n	70007136 <USBD_StdDevReq+0x42>
70007116:	2b20      	cmp	r3, #32
70007118:	d153      	bne.n	700071c2 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
7000711a:	687b      	ldr	r3, [r7, #4]
7000711c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70007120:	687b      	ldr	r3, [r7, #4]
70007122:	32ae      	adds	r2, #174	@ 0xae
70007124:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70007128:	689b      	ldr	r3, [r3, #8]
7000712a:	6839      	ldr	r1, [r7, #0]
7000712c:	6878      	ldr	r0, [r7, #4]
7000712e:	4798      	blx	r3
70007130:	4603      	mov	r3, r0
70007132:	73fb      	strb	r3, [r7, #15]
      break;
70007134:	e04a      	b.n	700071cc <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
70007136:	683b      	ldr	r3, [r7, #0]
70007138:	785b      	ldrb	r3, [r3, #1]
7000713a:	2b09      	cmp	r3, #9
7000713c:	d83b      	bhi.n	700071b6 <USBD_StdDevReq+0xc2>
7000713e:	a201      	add	r2, pc, #4	@ (adr r2, 70007144 <USBD_StdDevReq+0x50>)
70007140:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70007144:	70007199 	.word	0x70007199
70007148:	700071ad 	.word	0x700071ad
7000714c:	700071b7 	.word	0x700071b7
70007150:	700071a3 	.word	0x700071a3
70007154:	700071b7 	.word	0x700071b7
70007158:	70007177 	.word	0x70007177
7000715c:	7000716d 	.word	0x7000716d
70007160:	700071b7 	.word	0x700071b7
70007164:	7000718f 	.word	0x7000718f
70007168:	70007181 	.word	0x70007181
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
7000716c:	6839      	ldr	r1, [r7, #0]
7000716e:	6878      	ldr	r0, [r7, #4]
70007170:	f000 fa3c 	bl	700075ec <USBD_GetDescriptor>
          break;
70007174:	e024      	b.n	700071c0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
70007176:	6839      	ldr	r1, [r7, #0]
70007178:	6878      	ldr	r0, [r7, #4]
7000717a:	f000 fbcb 	bl	70007914 <USBD_SetAddress>
          break;
7000717e:	e01f      	b.n	700071c0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
70007180:	6839      	ldr	r1, [r7, #0]
70007182:	6878      	ldr	r0, [r7, #4]
70007184:	f000 fc0a 	bl	7000799c <USBD_SetConfig>
70007188:	4603      	mov	r3, r0
7000718a:	73fb      	strb	r3, [r7, #15]
          break;
7000718c:	e018      	b.n	700071c0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
7000718e:	6839      	ldr	r1, [r7, #0]
70007190:	6878      	ldr	r0, [r7, #4]
70007192:	f000 fcad 	bl	70007af0 <USBD_GetConfig>
          break;
70007196:	e013      	b.n	700071c0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
70007198:	6839      	ldr	r1, [r7, #0]
7000719a:	6878      	ldr	r0, [r7, #4]
7000719c:	f000 fcde 	bl	70007b5c <USBD_GetStatus>
          break;
700071a0:	e00e      	b.n	700071c0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
700071a2:	6839      	ldr	r1, [r7, #0]
700071a4:	6878      	ldr	r0, [r7, #4]
700071a6:	f000 fd0d 	bl	70007bc4 <USBD_SetFeature>
          break;
700071aa:	e009      	b.n	700071c0 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
700071ac:	6839      	ldr	r1, [r7, #0]
700071ae:	6878      	ldr	r0, [r7, #4]
700071b0:	f000 fd31 	bl	70007c16 <USBD_ClrFeature>
          break;
700071b4:	e004      	b.n	700071c0 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
700071b6:	6839      	ldr	r1, [r7, #0]
700071b8:	6878      	ldr	r0, [r7, #4]
700071ba:	f000 fd88 	bl	70007cce <USBD_CtlError>
          break;
700071be:	bf00      	nop
      }
      break;
700071c0:	e004      	b.n	700071cc <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
700071c2:	6839      	ldr	r1, [r7, #0]
700071c4:	6878      	ldr	r0, [r7, #4]
700071c6:	f000 fd82 	bl	70007cce <USBD_CtlError>
      break;
700071ca:	bf00      	nop
  }

  return ret;
700071cc:	7bfb      	ldrb	r3, [r7, #15]
}
700071ce:	4618      	mov	r0, r3
700071d0:	3710      	adds	r7, #16
700071d2:	46bd      	mov	sp, r7
700071d4:	bd80      	pop	{r7, pc}
700071d6:	bf00      	nop

700071d8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
700071d8:	b580      	push	{r7, lr}
700071da:	b084      	sub	sp, #16
700071dc:	af00      	add	r7, sp, #0
700071de:	6078      	str	r0, [r7, #4]
700071e0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
700071e2:	2300      	movs	r3, #0
700071e4:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
700071e6:	683b      	ldr	r3, [r7, #0]
700071e8:	781b      	ldrb	r3, [r3, #0]
700071ea:	f003 0360 	and.w	r3, r3, #96	@ 0x60
700071ee:	2b40      	cmp	r3, #64	@ 0x40
700071f0:	d005      	beq.n	700071fe <USBD_StdItfReq+0x26>
700071f2:	2b40      	cmp	r3, #64	@ 0x40
700071f4:	d852      	bhi.n	7000729c <USBD_StdItfReq+0xc4>
700071f6:	2b00      	cmp	r3, #0
700071f8:	d001      	beq.n	700071fe <USBD_StdItfReq+0x26>
700071fa:	2b20      	cmp	r3, #32
700071fc:	d14e      	bne.n	7000729c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
700071fe:	687b      	ldr	r3, [r7, #4]
70007200:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70007204:	b2db      	uxtb	r3, r3
70007206:	3b01      	subs	r3, #1
70007208:	2b02      	cmp	r3, #2
7000720a:	d840      	bhi.n	7000728e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
7000720c:	683b      	ldr	r3, [r7, #0]
7000720e:	889b      	ldrh	r3, [r3, #4]
70007210:	b2db      	uxtb	r3, r3
70007212:	2b01      	cmp	r3, #1
70007214:	d836      	bhi.n	70007284 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
70007216:	683b      	ldr	r3, [r7, #0]
70007218:	889b      	ldrh	r3, [r3, #4]
7000721a:	b2db      	uxtb	r3, r3
7000721c:	4619      	mov	r1, r3
7000721e:	6878      	ldr	r0, [r7, #4]
70007220:	f7ff ff2e 	bl	70007080 <USBD_CoreFindIF>
70007224:	4603      	mov	r3, r0
70007226:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
70007228:	7bbb      	ldrb	r3, [r7, #14]
7000722a:	2bff      	cmp	r3, #255	@ 0xff
7000722c:	d01d      	beq.n	7000726a <USBD_StdItfReq+0x92>
7000722e:	7bbb      	ldrb	r3, [r7, #14]
70007230:	2b00      	cmp	r3, #0
70007232:	d11a      	bne.n	7000726a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
70007234:	7bba      	ldrb	r2, [r7, #14]
70007236:	687b      	ldr	r3, [r7, #4]
70007238:	32ae      	adds	r2, #174	@ 0xae
7000723a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
7000723e:	689b      	ldr	r3, [r3, #8]
70007240:	2b00      	cmp	r3, #0
70007242:	d00f      	beq.n	70007264 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
70007244:	7bba      	ldrb	r2, [r7, #14]
70007246:	687b      	ldr	r3, [r7, #4]
70007248:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
7000724c:	7bba      	ldrb	r2, [r7, #14]
7000724e:	687b      	ldr	r3, [r7, #4]
70007250:	32ae      	adds	r2, #174	@ 0xae
70007252:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70007256:	689b      	ldr	r3, [r3, #8]
70007258:	6839      	ldr	r1, [r7, #0]
7000725a:	6878      	ldr	r0, [r7, #4]
7000725c:	4798      	blx	r3
7000725e:	4603      	mov	r3, r0
70007260:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
70007262:	e004      	b.n	7000726e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
70007264:	2303      	movs	r3, #3
70007266:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
70007268:	e001      	b.n	7000726e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
7000726a:	2303      	movs	r3, #3
7000726c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
7000726e:	683b      	ldr	r3, [r7, #0]
70007270:	88db      	ldrh	r3, [r3, #6]
70007272:	2b00      	cmp	r3, #0
70007274:	d110      	bne.n	70007298 <USBD_StdItfReq+0xc0>
70007276:	7bfb      	ldrb	r3, [r7, #15]
70007278:	2b00      	cmp	r3, #0
7000727a:	d10d      	bne.n	70007298 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
7000727c:	6878      	ldr	r0, [r7, #4]
7000727e:	f000 fdfd 	bl	70007e7c <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
70007282:	e009      	b.n	70007298 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
70007284:	6839      	ldr	r1, [r7, #0]
70007286:	6878      	ldr	r0, [r7, #4]
70007288:	f000 fd21 	bl	70007cce <USBD_CtlError>
          break;
7000728c:	e004      	b.n	70007298 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
7000728e:	6839      	ldr	r1, [r7, #0]
70007290:	6878      	ldr	r0, [r7, #4]
70007292:	f000 fd1c 	bl	70007cce <USBD_CtlError>
          break;
70007296:	e000      	b.n	7000729a <USBD_StdItfReq+0xc2>
          break;
70007298:	bf00      	nop
      }
      break;
7000729a:	e004      	b.n	700072a6 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
7000729c:	6839      	ldr	r1, [r7, #0]
7000729e:	6878      	ldr	r0, [r7, #4]
700072a0:	f000 fd15 	bl	70007cce <USBD_CtlError>
      break;
700072a4:	bf00      	nop
  }

  return ret;
700072a6:	7bfb      	ldrb	r3, [r7, #15]
}
700072a8:	4618      	mov	r0, r3
700072aa:	3710      	adds	r7, #16
700072ac:	46bd      	mov	sp, r7
700072ae:	bd80      	pop	{r7, pc}

700072b0 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
700072b0:	b580      	push	{r7, lr}
700072b2:	b084      	sub	sp, #16
700072b4:	af00      	add	r7, sp, #0
700072b6:	6078      	str	r0, [r7, #4]
700072b8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
700072ba:	2300      	movs	r3, #0
700072bc:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
700072be:	683b      	ldr	r3, [r7, #0]
700072c0:	889b      	ldrh	r3, [r3, #4]
700072c2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
700072c4:	683b      	ldr	r3, [r7, #0]
700072c6:	781b      	ldrb	r3, [r3, #0]
700072c8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
700072cc:	2b40      	cmp	r3, #64	@ 0x40
700072ce:	d007      	beq.n	700072e0 <USBD_StdEPReq+0x30>
700072d0:	2b40      	cmp	r3, #64	@ 0x40
700072d2:	f200 817f 	bhi.w	700075d4 <USBD_StdEPReq+0x324>
700072d6:	2b00      	cmp	r3, #0
700072d8:	d02a      	beq.n	70007330 <USBD_StdEPReq+0x80>
700072da:	2b20      	cmp	r3, #32
700072dc:	f040 817a 	bne.w	700075d4 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
700072e0:	7bbb      	ldrb	r3, [r7, #14]
700072e2:	4619      	mov	r1, r3
700072e4:	6878      	ldr	r0, [r7, #4]
700072e6:	f7ff fed8 	bl	7000709a <USBD_CoreFindEP>
700072ea:	4603      	mov	r3, r0
700072ec:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
700072ee:	7b7b      	ldrb	r3, [r7, #13]
700072f0:	2bff      	cmp	r3, #255	@ 0xff
700072f2:	f000 8174 	beq.w	700075de <USBD_StdEPReq+0x32e>
700072f6:	7b7b      	ldrb	r3, [r7, #13]
700072f8:	2b00      	cmp	r3, #0
700072fa:	f040 8170 	bne.w	700075de <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
700072fe:	7b7a      	ldrb	r2, [r7, #13]
70007300:	687b      	ldr	r3, [r7, #4]
70007302:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
70007306:	7b7a      	ldrb	r2, [r7, #13]
70007308:	687b      	ldr	r3, [r7, #4]
7000730a:	32ae      	adds	r2, #174	@ 0xae
7000730c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70007310:	689b      	ldr	r3, [r3, #8]
70007312:	2b00      	cmp	r3, #0
70007314:	f000 8163 	beq.w	700075de <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
70007318:	7b7a      	ldrb	r2, [r7, #13]
7000731a:	687b      	ldr	r3, [r7, #4]
7000731c:	32ae      	adds	r2, #174	@ 0xae
7000731e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70007322:	689b      	ldr	r3, [r3, #8]
70007324:	6839      	ldr	r1, [r7, #0]
70007326:	6878      	ldr	r0, [r7, #4]
70007328:	4798      	blx	r3
7000732a:	4603      	mov	r3, r0
7000732c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
7000732e:	e156      	b.n	700075de <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
70007330:	683b      	ldr	r3, [r7, #0]
70007332:	785b      	ldrb	r3, [r3, #1]
70007334:	2b03      	cmp	r3, #3
70007336:	d008      	beq.n	7000734a <USBD_StdEPReq+0x9a>
70007338:	2b03      	cmp	r3, #3
7000733a:	f300 8145 	bgt.w	700075c8 <USBD_StdEPReq+0x318>
7000733e:	2b00      	cmp	r3, #0
70007340:	f000 809b 	beq.w	7000747a <USBD_StdEPReq+0x1ca>
70007344:	2b01      	cmp	r3, #1
70007346:	d03c      	beq.n	700073c2 <USBD_StdEPReq+0x112>
70007348:	e13e      	b.n	700075c8 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
7000734a:	687b      	ldr	r3, [r7, #4]
7000734c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70007350:	b2db      	uxtb	r3, r3
70007352:	2b02      	cmp	r3, #2
70007354:	d002      	beq.n	7000735c <USBD_StdEPReq+0xac>
70007356:	2b03      	cmp	r3, #3
70007358:	d016      	beq.n	70007388 <USBD_StdEPReq+0xd8>
7000735a:	e02c      	b.n	700073b6 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
7000735c:	7bbb      	ldrb	r3, [r7, #14]
7000735e:	2b00      	cmp	r3, #0
70007360:	d00d      	beq.n	7000737e <USBD_StdEPReq+0xce>
70007362:	7bbb      	ldrb	r3, [r7, #14]
70007364:	2b80      	cmp	r3, #128	@ 0x80
70007366:	d00a      	beq.n	7000737e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
70007368:	7bbb      	ldrb	r3, [r7, #14]
7000736a:	4619      	mov	r1, r3
7000736c:	6878      	ldr	r0, [r7, #4]
7000736e:	f001 f8c5 	bl	700084fc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
70007372:	2180      	movs	r1, #128	@ 0x80
70007374:	6878      	ldr	r0, [r7, #4]
70007376:	f001 f8c1 	bl	700084fc <USBD_LL_StallEP>
7000737a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
7000737c:	e020      	b.n	700073c0 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
7000737e:	6839      	ldr	r1, [r7, #0]
70007380:	6878      	ldr	r0, [r7, #4]
70007382:	f000 fca4 	bl	70007cce <USBD_CtlError>
              break;
70007386:	e01b      	b.n	700073c0 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
70007388:	683b      	ldr	r3, [r7, #0]
7000738a:	885b      	ldrh	r3, [r3, #2]
7000738c:	2b00      	cmp	r3, #0
7000738e:	d10e      	bne.n	700073ae <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
70007390:	7bbb      	ldrb	r3, [r7, #14]
70007392:	2b00      	cmp	r3, #0
70007394:	d00b      	beq.n	700073ae <USBD_StdEPReq+0xfe>
70007396:	7bbb      	ldrb	r3, [r7, #14]
70007398:	2b80      	cmp	r3, #128	@ 0x80
7000739a:	d008      	beq.n	700073ae <USBD_StdEPReq+0xfe>
7000739c:	683b      	ldr	r3, [r7, #0]
7000739e:	88db      	ldrh	r3, [r3, #6]
700073a0:	2b00      	cmp	r3, #0
700073a2:	d104      	bne.n	700073ae <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
700073a4:	7bbb      	ldrb	r3, [r7, #14]
700073a6:	4619      	mov	r1, r3
700073a8:	6878      	ldr	r0, [r7, #4]
700073aa:	f001 f8a7 	bl	700084fc <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
700073ae:	6878      	ldr	r0, [r7, #4]
700073b0:	f000 fd64 	bl	70007e7c <USBD_CtlSendStatus>

              break;
700073b4:	e004      	b.n	700073c0 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
700073b6:	6839      	ldr	r1, [r7, #0]
700073b8:	6878      	ldr	r0, [r7, #4]
700073ba:	f000 fc88 	bl	70007cce <USBD_CtlError>
              break;
700073be:	bf00      	nop
          }
          break;
700073c0:	e107      	b.n	700075d2 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
700073c2:	687b      	ldr	r3, [r7, #4]
700073c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
700073c8:	b2db      	uxtb	r3, r3
700073ca:	2b02      	cmp	r3, #2
700073cc:	d002      	beq.n	700073d4 <USBD_StdEPReq+0x124>
700073ce:	2b03      	cmp	r3, #3
700073d0:	d016      	beq.n	70007400 <USBD_StdEPReq+0x150>
700073d2:	e04b      	b.n	7000746c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
700073d4:	7bbb      	ldrb	r3, [r7, #14]
700073d6:	2b00      	cmp	r3, #0
700073d8:	d00d      	beq.n	700073f6 <USBD_StdEPReq+0x146>
700073da:	7bbb      	ldrb	r3, [r7, #14]
700073dc:	2b80      	cmp	r3, #128	@ 0x80
700073de:	d00a      	beq.n	700073f6 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
700073e0:	7bbb      	ldrb	r3, [r7, #14]
700073e2:	4619      	mov	r1, r3
700073e4:	6878      	ldr	r0, [r7, #4]
700073e6:	f001 f889 	bl	700084fc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
700073ea:	2180      	movs	r1, #128	@ 0x80
700073ec:	6878      	ldr	r0, [r7, #4]
700073ee:	f001 f885 	bl	700084fc <USBD_LL_StallEP>
700073f2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
700073f4:	e040      	b.n	70007478 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
700073f6:	6839      	ldr	r1, [r7, #0]
700073f8:	6878      	ldr	r0, [r7, #4]
700073fa:	f000 fc68 	bl	70007cce <USBD_CtlError>
              break;
700073fe:	e03b      	b.n	70007478 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
70007400:	683b      	ldr	r3, [r7, #0]
70007402:	885b      	ldrh	r3, [r3, #2]
70007404:	2b00      	cmp	r3, #0
70007406:	d136      	bne.n	70007476 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
70007408:	7bbb      	ldrb	r3, [r7, #14]
7000740a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
7000740e:	2b00      	cmp	r3, #0
70007410:	d004      	beq.n	7000741c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
70007412:	7bbb      	ldrb	r3, [r7, #14]
70007414:	4619      	mov	r1, r3
70007416:	6878      	ldr	r0, [r7, #4]
70007418:	f001 f88f 	bl	7000853a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
7000741c:	6878      	ldr	r0, [r7, #4]
7000741e:	f000 fd2d 	bl	70007e7c <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
70007422:	7bbb      	ldrb	r3, [r7, #14]
70007424:	4619      	mov	r1, r3
70007426:	6878      	ldr	r0, [r7, #4]
70007428:	f7ff fe37 	bl	7000709a <USBD_CoreFindEP>
7000742c:	4603      	mov	r3, r0
7000742e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
70007430:	7b7b      	ldrb	r3, [r7, #13]
70007432:	2bff      	cmp	r3, #255	@ 0xff
70007434:	d01f      	beq.n	70007476 <USBD_StdEPReq+0x1c6>
70007436:	7b7b      	ldrb	r3, [r7, #13]
70007438:	2b00      	cmp	r3, #0
7000743a:	d11c      	bne.n	70007476 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
7000743c:	7b7a      	ldrb	r2, [r7, #13]
7000743e:	687b      	ldr	r3, [r7, #4]
70007440:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
70007444:	7b7a      	ldrb	r2, [r7, #13]
70007446:	687b      	ldr	r3, [r7, #4]
70007448:	32ae      	adds	r2, #174	@ 0xae
7000744a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
7000744e:	689b      	ldr	r3, [r3, #8]
70007450:	2b00      	cmp	r3, #0
70007452:	d010      	beq.n	70007476 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
70007454:	7b7a      	ldrb	r2, [r7, #13]
70007456:	687b      	ldr	r3, [r7, #4]
70007458:	32ae      	adds	r2, #174	@ 0xae
7000745a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
7000745e:	689b      	ldr	r3, [r3, #8]
70007460:	6839      	ldr	r1, [r7, #0]
70007462:	6878      	ldr	r0, [r7, #4]
70007464:	4798      	blx	r3
70007466:	4603      	mov	r3, r0
70007468:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
7000746a:	e004      	b.n	70007476 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
7000746c:	6839      	ldr	r1, [r7, #0]
7000746e:	6878      	ldr	r0, [r7, #4]
70007470:	f000 fc2d 	bl	70007cce <USBD_CtlError>
              break;
70007474:	e000      	b.n	70007478 <USBD_StdEPReq+0x1c8>
              break;
70007476:	bf00      	nop
          }
          break;
70007478:	e0ab      	b.n	700075d2 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
7000747a:	687b      	ldr	r3, [r7, #4]
7000747c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70007480:	b2db      	uxtb	r3, r3
70007482:	2b02      	cmp	r3, #2
70007484:	d002      	beq.n	7000748c <USBD_StdEPReq+0x1dc>
70007486:	2b03      	cmp	r3, #3
70007488:	d032      	beq.n	700074f0 <USBD_StdEPReq+0x240>
7000748a:	e097      	b.n	700075bc <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
7000748c:	7bbb      	ldrb	r3, [r7, #14]
7000748e:	2b00      	cmp	r3, #0
70007490:	d007      	beq.n	700074a2 <USBD_StdEPReq+0x1f2>
70007492:	7bbb      	ldrb	r3, [r7, #14]
70007494:	2b80      	cmp	r3, #128	@ 0x80
70007496:	d004      	beq.n	700074a2 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
70007498:	6839      	ldr	r1, [r7, #0]
7000749a:	6878      	ldr	r0, [r7, #4]
7000749c:	f000 fc17 	bl	70007cce <USBD_CtlError>
                break;
700074a0:	e091      	b.n	700075c6 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
700074a2:	f997 300e 	ldrsb.w	r3, [r7, #14]
700074a6:	2b00      	cmp	r3, #0
700074a8:	da0b      	bge.n	700074c2 <USBD_StdEPReq+0x212>
700074aa:	7bbb      	ldrb	r3, [r7, #14]
700074ac:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
700074b0:	4613      	mov	r3, r2
700074b2:	009b      	lsls	r3, r3, #2
700074b4:	4413      	add	r3, r2
700074b6:	009b      	lsls	r3, r3, #2
700074b8:	3310      	adds	r3, #16
700074ba:	687a      	ldr	r2, [r7, #4]
700074bc:	4413      	add	r3, r2
700074be:	3304      	adds	r3, #4
700074c0:	e00b      	b.n	700074da <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
700074c2:	7bbb      	ldrb	r3, [r7, #14]
700074c4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
700074c8:	4613      	mov	r3, r2
700074ca:	009b      	lsls	r3, r3, #2
700074cc:	4413      	add	r3, r2
700074ce:	009b      	lsls	r3, r3, #2
700074d0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
700074d4:	687a      	ldr	r2, [r7, #4]
700074d6:	4413      	add	r3, r2
700074d8:	3304      	adds	r3, #4
700074da:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
700074dc:	68bb      	ldr	r3, [r7, #8]
700074de:	2200      	movs	r2, #0
700074e0:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
700074e2:	68bb      	ldr	r3, [r7, #8]
700074e4:	2202      	movs	r2, #2
700074e6:	4619      	mov	r1, r3
700074e8:	6878      	ldr	r0, [r7, #4]
700074ea:	f000 fc6d 	bl	70007dc8 <USBD_CtlSendData>
              break;
700074ee:	e06a      	b.n	700075c6 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
700074f0:	f997 300e 	ldrsb.w	r3, [r7, #14]
700074f4:	2b00      	cmp	r3, #0
700074f6:	da11      	bge.n	7000751c <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
700074f8:	7bbb      	ldrb	r3, [r7, #14]
700074fa:	f003 020f 	and.w	r2, r3, #15
700074fe:	6879      	ldr	r1, [r7, #4]
70007500:	4613      	mov	r3, r2
70007502:	009b      	lsls	r3, r3, #2
70007504:	4413      	add	r3, r2
70007506:	009b      	lsls	r3, r3, #2
70007508:	440b      	add	r3, r1
7000750a:	3324      	adds	r3, #36	@ 0x24
7000750c:	881b      	ldrh	r3, [r3, #0]
7000750e:	2b00      	cmp	r3, #0
70007510:	d117      	bne.n	70007542 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
70007512:	6839      	ldr	r1, [r7, #0]
70007514:	6878      	ldr	r0, [r7, #4]
70007516:	f000 fbda 	bl	70007cce <USBD_CtlError>
                  break;
7000751a:	e054      	b.n	700075c6 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
7000751c:	7bbb      	ldrb	r3, [r7, #14]
7000751e:	f003 020f 	and.w	r2, r3, #15
70007522:	6879      	ldr	r1, [r7, #4]
70007524:	4613      	mov	r3, r2
70007526:	009b      	lsls	r3, r3, #2
70007528:	4413      	add	r3, r2
7000752a:	009b      	lsls	r3, r3, #2
7000752c:	440b      	add	r3, r1
7000752e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
70007532:	881b      	ldrh	r3, [r3, #0]
70007534:	2b00      	cmp	r3, #0
70007536:	d104      	bne.n	70007542 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
70007538:	6839      	ldr	r1, [r7, #0]
7000753a:	6878      	ldr	r0, [r7, #4]
7000753c:	f000 fbc7 	bl	70007cce <USBD_CtlError>
                  break;
70007540:	e041      	b.n	700075c6 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
70007542:	f997 300e 	ldrsb.w	r3, [r7, #14]
70007546:	2b00      	cmp	r3, #0
70007548:	da0b      	bge.n	70007562 <USBD_StdEPReq+0x2b2>
7000754a:	7bbb      	ldrb	r3, [r7, #14]
7000754c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
70007550:	4613      	mov	r3, r2
70007552:	009b      	lsls	r3, r3, #2
70007554:	4413      	add	r3, r2
70007556:	009b      	lsls	r3, r3, #2
70007558:	3310      	adds	r3, #16
7000755a:	687a      	ldr	r2, [r7, #4]
7000755c:	4413      	add	r3, r2
7000755e:	3304      	adds	r3, #4
70007560:	e00b      	b.n	7000757a <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
70007562:	7bbb      	ldrb	r3, [r7, #14]
70007564:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
70007568:	4613      	mov	r3, r2
7000756a:	009b      	lsls	r3, r3, #2
7000756c:	4413      	add	r3, r2
7000756e:	009b      	lsls	r3, r3, #2
70007570:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
70007574:	687a      	ldr	r2, [r7, #4]
70007576:	4413      	add	r3, r2
70007578:	3304      	adds	r3, #4
7000757a:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
7000757c:	7bbb      	ldrb	r3, [r7, #14]
7000757e:	2b00      	cmp	r3, #0
70007580:	d002      	beq.n	70007588 <USBD_StdEPReq+0x2d8>
70007582:	7bbb      	ldrb	r3, [r7, #14]
70007584:	2b80      	cmp	r3, #128	@ 0x80
70007586:	d103      	bne.n	70007590 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
70007588:	68bb      	ldr	r3, [r7, #8]
7000758a:	2200      	movs	r2, #0
7000758c:	601a      	str	r2, [r3, #0]
7000758e:	e00e      	b.n	700075ae <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
70007590:	7bbb      	ldrb	r3, [r7, #14]
70007592:	4619      	mov	r1, r3
70007594:	6878      	ldr	r0, [r7, #4]
70007596:	f000 ffef 	bl	70008578 <USBD_LL_IsStallEP>
7000759a:	4603      	mov	r3, r0
7000759c:	2b00      	cmp	r3, #0
7000759e:	d003      	beq.n	700075a8 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
700075a0:	68bb      	ldr	r3, [r7, #8]
700075a2:	2201      	movs	r2, #1
700075a4:	601a      	str	r2, [r3, #0]
700075a6:	e002      	b.n	700075ae <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
700075a8:	68bb      	ldr	r3, [r7, #8]
700075aa:	2200      	movs	r2, #0
700075ac:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
700075ae:	68bb      	ldr	r3, [r7, #8]
700075b0:	2202      	movs	r2, #2
700075b2:	4619      	mov	r1, r3
700075b4:	6878      	ldr	r0, [r7, #4]
700075b6:	f000 fc07 	bl	70007dc8 <USBD_CtlSendData>
              break;
700075ba:	e004      	b.n	700075c6 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
700075bc:	6839      	ldr	r1, [r7, #0]
700075be:	6878      	ldr	r0, [r7, #4]
700075c0:	f000 fb85 	bl	70007cce <USBD_CtlError>
              break;
700075c4:	bf00      	nop
          }
          break;
700075c6:	e004      	b.n	700075d2 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
700075c8:	6839      	ldr	r1, [r7, #0]
700075ca:	6878      	ldr	r0, [r7, #4]
700075cc:	f000 fb7f 	bl	70007cce <USBD_CtlError>
          break;
700075d0:	bf00      	nop
      }
      break;
700075d2:	e005      	b.n	700075e0 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
700075d4:	6839      	ldr	r1, [r7, #0]
700075d6:	6878      	ldr	r0, [r7, #4]
700075d8:	f000 fb79 	bl	70007cce <USBD_CtlError>
      break;
700075dc:	e000      	b.n	700075e0 <USBD_StdEPReq+0x330>
      break;
700075de:	bf00      	nop
  }

  return ret;
700075e0:	7bfb      	ldrb	r3, [r7, #15]
}
700075e2:	4618      	mov	r0, r3
700075e4:	3710      	adds	r7, #16
700075e6:	46bd      	mov	sp, r7
700075e8:	bd80      	pop	{r7, pc}
	...

700075ec <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
700075ec:	b580      	push	{r7, lr}
700075ee:	b084      	sub	sp, #16
700075f0:	af00      	add	r7, sp, #0
700075f2:	6078      	str	r0, [r7, #4]
700075f4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
700075f6:	2300      	movs	r3, #0
700075f8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
700075fa:	2300      	movs	r3, #0
700075fc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
700075fe:	2300      	movs	r3, #0
70007600:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
70007602:	683b      	ldr	r3, [r7, #0]
70007604:	885b      	ldrh	r3, [r3, #2]
70007606:	0a1b      	lsrs	r3, r3, #8
70007608:	b29b      	uxth	r3, r3
7000760a:	3b01      	subs	r3, #1
7000760c:	2b0e      	cmp	r3, #14
7000760e:	f200 8152 	bhi.w	700078b6 <USBD_GetDescriptor+0x2ca>
70007612:	a201      	add	r2, pc, #4	@ (adr r2, 70007618 <USBD_GetDescriptor+0x2c>)
70007614:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70007618:	70007689 	.word	0x70007689
7000761c:	700076a1 	.word	0x700076a1
70007620:	700076e1 	.word	0x700076e1
70007624:	700078b7 	.word	0x700078b7
70007628:	700078b7 	.word	0x700078b7
7000762c:	70007857 	.word	0x70007857
70007630:	70007883 	.word	0x70007883
70007634:	700078b7 	.word	0x700078b7
70007638:	700078b7 	.word	0x700078b7
7000763c:	700078b7 	.word	0x700078b7
70007640:	700078b7 	.word	0x700078b7
70007644:	700078b7 	.word	0x700078b7
70007648:	700078b7 	.word	0x700078b7
7000764c:	700078b7 	.word	0x700078b7
70007650:	70007655 	.word	0x70007655
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
70007654:	687b      	ldr	r3, [r7, #4]
70007656:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
7000765a:	69db      	ldr	r3, [r3, #28]
7000765c:	2b00      	cmp	r3, #0
7000765e:	d00b      	beq.n	70007678 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
70007660:	687b      	ldr	r3, [r7, #4]
70007662:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
70007666:	69db      	ldr	r3, [r3, #28]
70007668:	687a      	ldr	r2, [r7, #4]
7000766a:	7c12      	ldrb	r2, [r2, #16]
7000766c:	f107 0108 	add.w	r1, r7, #8
70007670:	4610      	mov	r0, r2
70007672:	4798      	blx	r3
70007674:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
70007676:	e126      	b.n	700078c6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
70007678:	6839      	ldr	r1, [r7, #0]
7000767a:	6878      	ldr	r0, [r7, #4]
7000767c:	f000 fb27 	bl	70007cce <USBD_CtlError>
        err++;
70007680:	7afb      	ldrb	r3, [r7, #11]
70007682:	3301      	adds	r3, #1
70007684:	72fb      	strb	r3, [r7, #11]
      break;
70007686:	e11e      	b.n	700078c6 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
70007688:	687b      	ldr	r3, [r7, #4]
7000768a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
7000768e:	681b      	ldr	r3, [r3, #0]
70007690:	687a      	ldr	r2, [r7, #4]
70007692:	7c12      	ldrb	r2, [r2, #16]
70007694:	f107 0108 	add.w	r1, r7, #8
70007698:	4610      	mov	r0, r2
7000769a:	4798      	blx	r3
7000769c:	60f8      	str	r0, [r7, #12]
      break;
7000769e:	e112      	b.n	700078c6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
700076a0:	687b      	ldr	r3, [r7, #4]
700076a2:	7c1b      	ldrb	r3, [r3, #16]
700076a4:	2b00      	cmp	r3, #0
700076a6:	d10d      	bne.n	700076c4 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
700076a8:	687b      	ldr	r3, [r7, #4]
700076aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
700076ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
700076b0:	f107 0208 	add.w	r2, r7, #8
700076b4:	4610      	mov	r0, r2
700076b6:	4798      	blx	r3
700076b8:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
700076ba:	68fb      	ldr	r3, [r7, #12]
700076bc:	3301      	adds	r3, #1
700076be:	2202      	movs	r2, #2
700076c0:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
700076c2:	e100      	b.n	700078c6 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
700076c4:	687b      	ldr	r3, [r7, #4]
700076c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
700076ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700076cc:	f107 0208 	add.w	r2, r7, #8
700076d0:	4610      	mov	r0, r2
700076d2:	4798      	blx	r3
700076d4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
700076d6:	68fb      	ldr	r3, [r7, #12]
700076d8:	3301      	adds	r3, #1
700076da:	2202      	movs	r2, #2
700076dc:	701a      	strb	r2, [r3, #0]
      break;
700076de:	e0f2      	b.n	700078c6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
700076e0:	683b      	ldr	r3, [r7, #0]
700076e2:	885b      	ldrh	r3, [r3, #2]
700076e4:	b2db      	uxtb	r3, r3
700076e6:	2b05      	cmp	r3, #5
700076e8:	f200 80ac 	bhi.w	70007844 <USBD_GetDescriptor+0x258>
700076ec:	a201      	add	r2, pc, #4	@ (adr r2, 700076f4 <USBD_GetDescriptor+0x108>)
700076ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
700076f2:	bf00      	nop
700076f4:	7000770d 	.word	0x7000770d
700076f8:	70007741 	.word	0x70007741
700076fc:	70007775 	.word	0x70007775
70007700:	700077a9 	.word	0x700077a9
70007704:	700077dd 	.word	0x700077dd
70007708:	70007811 	.word	0x70007811
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
7000770c:	687b      	ldr	r3, [r7, #4]
7000770e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
70007712:	685b      	ldr	r3, [r3, #4]
70007714:	2b00      	cmp	r3, #0
70007716:	d00b      	beq.n	70007730 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
70007718:	687b      	ldr	r3, [r7, #4]
7000771a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
7000771e:	685b      	ldr	r3, [r3, #4]
70007720:	687a      	ldr	r2, [r7, #4]
70007722:	7c12      	ldrb	r2, [r2, #16]
70007724:	f107 0108 	add.w	r1, r7, #8
70007728:	4610      	mov	r0, r2
7000772a:	4798      	blx	r3
7000772c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
7000772e:	e091      	b.n	70007854 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
70007730:	6839      	ldr	r1, [r7, #0]
70007732:	6878      	ldr	r0, [r7, #4]
70007734:	f000 facb 	bl	70007cce <USBD_CtlError>
            err++;
70007738:	7afb      	ldrb	r3, [r7, #11]
7000773a:	3301      	adds	r3, #1
7000773c:	72fb      	strb	r3, [r7, #11]
          break;
7000773e:	e089      	b.n	70007854 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
70007740:	687b      	ldr	r3, [r7, #4]
70007742:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
70007746:	689b      	ldr	r3, [r3, #8]
70007748:	2b00      	cmp	r3, #0
7000774a:	d00b      	beq.n	70007764 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
7000774c:	687b      	ldr	r3, [r7, #4]
7000774e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
70007752:	689b      	ldr	r3, [r3, #8]
70007754:	687a      	ldr	r2, [r7, #4]
70007756:	7c12      	ldrb	r2, [r2, #16]
70007758:	f107 0108 	add.w	r1, r7, #8
7000775c:	4610      	mov	r0, r2
7000775e:	4798      	blx	r3
70007760:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
70007762:	e077      	b.n	70007854 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
70007764:	6839      	ldr	r1, [r7, #0]
70007766:	6878      	ldr	r0, [r7, #4]
70007768:	f000 fab1 	bl	70007cce <USBD_CtlError>
            err++;
7000776c:	7afb      	ldrb	r3, [r7, #11]
7000776e:	3301      	adds	r3, #1
70007770:	72fb      	strb	r3, [r7, #11]
          break;
70007772:	e06f      	b.n	70007854 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
70007774:	687b      	ldr	r3, [r7, #4]
70007776:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
7000777a:	68db      	ldr	r3, [r3, #12]
7000777c:	2b00      	cmp	r3, #0
7000777e:	d00b      	beq.n	70007798 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
70007780:	687b      	ldr	r3, [r7, #4]
70007782:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
70007786:	68db      	ldr	r3, [r3, #12]
70007788:	687a      	ldr	r2, [r7, #4]
7000778a:	7c12      	ldrb	r2, [r2, #16]
7000778c:	f107 0108 	add.w	r1, r7, #8
70007790:	4610      	mov	r0, r2
70007792:	4798      	blx	r3
70007794:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
70007796:	e05d      	b.n	70007854 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
70007798:	6839      	ldr	r1, [r7, #0]
7000779a:	6878      	ldr	r0, [r7, #4]
7000779c:	f000 fa97 	bl	70007cce <USBD_CtlError>
            err++;
700077a0:	7afb      	ldrb	r3, [r7, #11]
700077a2:	3301      	adds	r3, #1
700077a4:	72fb      	strb	r3, [r7, #11]
          break;
700077a6:	e055      	b.n	70007854 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
700077a8:	687b      	ldr	r3, [r7, #4]
700077aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
700077ae:	691b      	ldr	r3, [r3, #16]
700077b0:	2b00      	cmp	r3, #0
700077b2:	d00b      	beq.n	700077cc <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
700077b4:	687b      	ldr	r3, [r7, #4]
700077b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
700077ba:	691b      	ldr	r3, [r3, #16]
700077bc:	687a      	ldr	r2, [r7, #4]
700077be:	7c12      	ldrb	r2, [r2, #16]
700077c0:	f107 0108 	add.w	r1, r7, #8
700077c4:	4610      	mov	r0, r2
700077c6:	4798      	blx	r3
700077c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
700077ca:	e043      	b.n	70007854 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
700077cc:	6839      	ldr	r1, [r7, #0]
700077ce:	6878      	ldr	r0, [r7, #4]
700077d0:	f000 fa7d 	bl	70007cce <USBD_CtlError>
            err++;
700077d4:	7afb      	ldrb	r3, [r7, #11]
700077d6:	3301      	adds	r3, #1
700077d8:	72fb      	strb	r3, [r7, #11]
          break;
700077da:	e03b      	b.n	70007854 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
700077dc:	687b      	ldr	r3, [r7, #4]
700077de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
700077e2:	695b      	ldr	r3, [r3, #20]
700077e4:	2b00      	cmp	r3, #0
700077e6:	d00b      	beq.n	70007800 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
700077e8:	687b      	ldr	r3, [r7, #4]
700077ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
700077ee:	695b      	ldr	r3, [r3, #20]
700077f0:	687a      	ldr	r2, [r7, #4]
700077f2:	7c12      	ldrb	r2, [r2, #16]
700077f4:	f107 0108 	add.w	r1, r7, #8
700077f8:	4610      	mov	r0, r2
700077fa:	4798      	blx	r3
700077fc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
700077fe:	e029      	b.n	70007854 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
70007800:	6839      	ldr	r1, [r7, #0]
70007802:	6878      	ldr	r0, [r7, #4]
70007804:	f000 fa63 	bl	70007cce <USBD_CtlError>
            err++;
70007808:	7afb      	ldrb	r3, [r7, #11]
7000780a:	3301      	adds	r3, #1
7000780c:	72fb      	strb	r3, [r7, #11]
          break;
7000780e:	e021      	b.n	70007854 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
70007810:	687b      	ldr	r3, [r7, #4]
70007812:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
70007816:	699b      	ldr	r3, [r3, #24]
70007818:	2b00      	cmp	r3, #0
7000781a:	d00b      	beq.n	70007834 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
7000781c:	687b      	ldr	r3, [r7, #4]
7000781e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
70007822:	699b      	ldr	r3, [r3, #24]
70007824:	687a      	ldr	r2, [r7, #4]
70007826:	7c12      	ldrb	r2, [r2, #16]
70007828:	f107 0108 	add.w	r1, r7, #8
7000782c:	4610      	mov	r0, r2
7000782e:	4798      	blx	r3
70007830:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
70007832:	e00f      	b.n	70007854 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
70007834:	6839      	ldr	r1, [r7, #0]
70007836:	6878      	ldr	r0, [r7, #4]
70007838:	f000 fa49 	bl	70007cce <USBD_CtlError>
            err++;
7000783c:	7afb      	ldrb	r3, [r7, #11]
7000783e:	3301      	adds	r3, #1
70007840:	72fb      	strb	r3, [r7, #11]
          break;
70007842:	e007      	b.n	70007854 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
70007844:	6839      	ldr	r1, [r7, #0]
70007846:	6878      	ldr	r0, [r7, #4]
70007848:	f000 fa41 	bl	70007cce <USBD_CtlError>
          err++;
7000784c:	7afb      	ldrb	r3, [r7, #11]
7000784e:	3301      	adds	r3, #1
70007850:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
70007852:	bf00      	nop
      }
      break;
70007854:	e037      	b.n	700078c6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
70007856:	687b      	ldr	r3, [r7, #4]
70007858:	7c1b      	ldrb	r3, [r3, #16]
7000785a:	2b00      	cmp	r3, #0
7000785c:	d109      	bne.n	70007872 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
7000785e:	687b      	ldr	r3, [r7, #4]
70007860:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70007864:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70007866:	f107 0208 	add.w	r2, r7, #8
7000786a:	4610      	mov	r0, r2
7000786c:	4798      	blx	r3
7000786e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
70007870:	e029      	b.n	700078c6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
70007872:	6839      	ldr	r1, [r7, #0]
70007874:	6878      	ldr	r0, [r7, #4]
70007876:	f000 fa2a 	bl	70007cce <USBD_CtlError>
        err++;
7000787a:	7afb      	ldrb	r3, [r7, #11]
7000787c:	3301      	adds	r3, #1
7000787e:	72fb      	strb	r3, [r7, #11]
      break;
70007880:	e021      	b.n	700078c6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
70007882:	687b      	ldr	r3, [r7, #4]
70007884:	7c1b      	ldrb	r3, [r3, #16]
70007886:	2b00      	cmp	r3, #0
70007888:	d10d      	bne.n	700078a6 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
7000788a:	687b      	ldr	r3, [r7, #4]
7000788c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70007890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70007892:	f107 0208 	add.w	r2, r7, #8
70007896:	4610      	mov	r0, r2
70007898:	4798      	blx	r3
7000789a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
7000789c:	68fb      	ldr	r3, [r7, #12]
7000789e:	3301      	adds	r3, #1
700078a0:	2207      	movs	r2, #7
700078a2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
700078a4:	e00f      	b.n	700078c6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
700078a6:	6839      	ldr	r1, [r7, #0]
700078a8:	6878      	ldr	r0, [r7, #4]
700078aa:	f000 fa10 	bl	70007cce <USBD_CtlError>
        err++;
700078ae:	7afb      	ldrb	r3, [r7, #11]
700078b0:	3301      	adds	r3, #1
700078b2:	72fb      	strb	r3, [r7, #11]
      break;
700078b4:	e007      	b.n	700078c6 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
700078b6:	6839      	ldr	r1, [r7, #0]
700078b8:	6878      	ldr	r0, [r7, #4]
700078ba:	f000 fa08 	bl	70007cce <USBD_CtlError>
      err++;
700078be:	7afb      	ldrb	r3, [r7, #11]
700078c0:	3301      	adds	r3, #1
700078c2:	72fb      	strb	r3, [r7, #11]
      break;
700078c4:	bf00      	nop
  }

  if (err != 0U)
700078c6:	7afb      	ldrb	r3, [r7, #11]
700078c8:	2b00      	cmp	r3, #0
700078ca:	d11e      	bne.n	7000790a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
700078cc:	683b      	ldr	r3, [r7, #0]
700078ce:	88db      	ldrh	r3, [r3, #6]
700078d0:	2b00      	cmp	r3, #0
700078d2:	d016      	beq.n	70007902 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
700078d4:	893b      	ldrh	r3, [r7, #8]
700078d6:	2b00      	cmp	r3, #0
700078d8:	d00e      	beq.n	700078f8 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
700078da:	683b      	ldr	r3, [r7, #0]
700078dc:	88da      	ldrh	r2, [r3, #6]
700078de:	893b      	ldrh	r3, [r7, #8]
700078e0:	4293      	cmp	r3, r2
700078e2:	bf28      	it	cs
700078e4:	4613      	movcs	r3, r2
700078e6:	b29b      	uxth	r3, r3
700078e8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
700078ea:	893b      	ldrh	r3, [r7, #8]
700078ec:	461a      	mov	r2, r3
700078ee:	68f9      	ldr	r1, [r7, #12]
700078f0:	6878      	ldr	r0, [r7, #4]
700078f2:	f000 fa69 	bl	70007dc8 <USBD_CtlSendData>
700078f6:	e009      	b.n	7000790c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
700078f8:	6839      	ldr	r1, [r7, #0]
700078fa:	6878      	ldr	r0, [r7, #4]
700078fc:	f000 f9e7 	bl	70007cce <USBD_CtlError>
70007900:	e004      	b.n	7000790c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
70007902:	6878      	ldr	r0, [r7, #4]
70007904:	f000 faba 	bl	70007e7c <USBD_CtlSendStatus>
70007908:	e000      	b.n	7000790c <USBD_GetDescriptor+0x320>
    return;
7000790a:	bf00      	nop
  }
}
7000790c:	3710      	adds	r7, #16
7000790e:	46bd      	mov	sp, r7
70007910:	bd80      	pop	{r7, pc}
70007912:	bf00      	nop

70007914 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
70007914:	b580      	push	{r7, lr}
70007916:	b084      	sub	sp, #16
70007918:	af00      	add	r7, sp, #0
7000791a:	6078      	str	r0, [r7, #4]
7000791c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
7000791e:	683b      	ldr	r3, [r7, #0]
70007920:	889b      	ldrh	r3, [r3, #4]
70007922:	2b00      	cmp	r3, #0
70007924:	d131      	bne.n	7000798a <USBD_SetAddress+0x76>
70007926:	683b      	ldr	r3, [r7, #0]
70007928:	88db      	ldrh	r3, [r3, #6]
7000792a:	2b00      	cmp	r3, #0
7000792c:	d12d      	bne.n	7000798a <USBD_SetAddress+0x76>
7000792e:	683b      	ldr	r3, [r7, #0]
70007930:	885b      	ldrh	r3, [r3, #2]
70007932:	2b7f      	cmp	r3, #127	@ 0x7f
70007934:	d829      	bhi.n	7000798a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
70007936:	683b      	ldr	r3, [r7, #0]
70007938:	885b      	ldrh	r3, [r3, #2]
7000793a:	b2db      	uxtb	r3, r3
7000793c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
70007940:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
70007942:	687b      	ldr	r3, [r7, #4]
70007944:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70007948:	b2db      	uxtb	r3, r3
7000794a:	2b03      	cmp	r3, #3
7000794c:	d104      	bne.n	70007958 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
7000794e:	6839      	ldr	r1, [r7, #0]
70007950:	6878      	ldr	r0, [r7, #4]
70007952:	f000 f9bc 	bl	70007cce <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
70007956:	e01d      	b.n	70007994 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
70007958:	687b      	ldr	r3, [r7, #4]
7000795a:	7bfa      	ldrb	r2, [r7, #15]
7000795c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
70007960:	7bfb      	ldrb	r3, [r7, #15]
70007962:	4619      	mov	r1, r3
70007964:	6878      	ldr	r0, [r7, #4]
70007966:	f000 fe33 	bl	700085d0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
7000796a:	6878      	ldr	r0, [r7, #4]
7000796c:	f000 fa86 	bl	70007e7c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
70007970:	7bfb      	ldrb	r3, [r7, #15]
70007972:	2b00      	cmp	r3, #0
70007974:	d004      	beq.n	70007980 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
70007976:	687b      	ldr	r3, [r7, #4]
70007978:	2202      	movs	r2, #2
7000797a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
7000797e:	e009      	b.n	70007994 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
70007980:	687b      	ldr	r3, [r7, #4]
70007982:	2201      	movs	r2, #1
70007984:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
70007988:	e004      	b.n	70007994 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
7000798a:	6839      	ldr	r1, [r7, #0]
7000798c:	6878      	ldr	r0, [r7, #4]
7000798e:	f000 f99e 	bl	70007cce <USBD_CtlError>
  }
}
70007992:	bf00      	nop
70007994:	bf00      	nop
70007996:	3710      	adds	r7, #16
70007998:	46bd      	mov	sp, r7
7000799a:	bd80      	pop	{r7, pc}

7000799c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
7000799c:	b580      	push	{r7, lr}
7000799e:	b084      	sub	sp, #16
700079a0:	af00      	add	r7, sp, #0
700079a2:	6078      	str	r0, [r7, #4]
700079a4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
700079a6:	2300      	movs	r3, #0
700079a8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
700079aa:	683b      	ldr	r3, [r7, #0]
700079ac:	885b      	ldrh	r3, [r3, #2]
700079ae:	b2da      	uxtb	r2, r3
700079b0:	4b4e      	ldr	r3, [pc, #312]	@ (70007aec <USBD_SetConfig+0x150>)
700079b2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
700079b4:	4b4d      	ldr	r3, [pc, #308]	@ (70007aec <USBD_SetConfig+0x150>)
700079b6:	781b      	ldrb	r3, [r3, #0]
700079b8:	2b01      	cmp	r3, #1
700079ba:	d905      	bls.n	700079c8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
700079bc:	6839      	ldr	r1, [r7, #0]
700079be:	6878      	ldr	r0, [r7, #4]
700079c0:	f000 f985 	bl	70007cce <USBD_CtlError>
    return USBD_FAIL;
700079c4:	2303      	movs	r3, #3
700079c6:	e08c      	b.n	70007ae2 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
700079c8:	687b      	ldr	r3, [r7, #4]
700079ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
700079ce:	b2db      	uxtb	r3, r3
700079d0:	2b02      	cmp	r3, #2
700079d2:	d002      	beq.n	700079da <USBD_SetConfig+0x3e>
700079d4:	2b03      	cmp	r3, #3
700079d6:	d029      	beq.n	70007a2c <USBD_SetConfig+0x90>
700079d8:	e075      	b.n	70007ac6 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
700079da:	4b44      	ldr	r3, [pc, #272]	@ (70007aec <USBD_SetConfig+0x150>)
700079dc:	781b      	ldrb	r3, [r3, #0]
700079de:	2b00      	cmp	r3, #0
700079e0:	d020      	beq.n	70007a24 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
700079e2:	4b42      	ldr	r3, [pc, #264]	@ (70007aec <USBD_SetConfig+0x150>)
700079e4:	781b      	ldrb	r3, [r3, #0]
700079e6:	461a      	mov	r2, r3
700079e8:	687b      	ldr	r3, [r7, #4]
700079ea:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
700079ec:	4b3f      	ldr	r3, [pc, #252]	@ (70007aec <USBD_SetConfig+0x150>)
700079ee:	781b      	ldrb	r3, [r3, #0]
700079f0:	4619      	mov	r1, r3
700079f2:	6878      	ldr	r0, [r7, #4]
700079f4:	f7ff f80c 	bl	70006a10 <USBD_SetClassConfig>
700079f8:	4603      	mov	r3, r0
700079fa:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
700079fc:	7bfb      	ldrb	r3, [r7, #15]
700079fe:	2b00      	cmp	r3, #0
70007a00:	d008      	beq.n	70007a14 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
70007a02:	6839      	ldr	r1, [r7, #0]
70007a04:	6878      	ldr	r0, [r7, #4]
70007a06:	f000 f962 	bl	70007cce <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
70007a0a:	687b      	ldr	r3, [r7, #4]
70007a0c:	2202      	movs	r2, #2
70007a0e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
70007a12:	e065      	b.n	70007ae0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
70007a14:	6878      	ldr	r0, [r7, #4]
70007a16:	f000 fa31 	bl	70007e7c <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
70007a1a:	687b      	ldr	r3, [r7, #4]
70007a1c:	2203      	movs	r2, #3
70007a1e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
70007a22:	e05d      	b.n	70007ae0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
70007a24:	6878      	ldr	r0, [r7, #4]
70007a26:	f000 fa29 	bl	70007e7c <USBD_CtlSendStatus>
      break;
70007a2a:	e059      	b.n	70007ae0 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
70007a2c:	4b2f      	ldr	r3, [pc, #188]	@ (70007aec <USBD_SetConfig+0x150>)
70007a2e:	781b      	ldrb	r3, [r3, #0]
70007a30:	2b00      	cmp	r3, #0
70007a32:	d112      	bne.n	70007a5a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
70007a34:	687b      	ldr	r3, [r7, #4]
70007a36:	2202      	movs	r2, #2
70007a38:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
70007a3c:	4b2b      	ldr	r3, [pc, #172]	@ (70007aec <USBD_SetConfig+0x150>)
70007a3e:	781b      	ldrb	r3, [r3, #0]
70007a40:	461a      	mov	r2, r3
70007a42:	687b      	ldr	r3, [r7, #4]
70007a44:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
70007a46:	4b29      	ldr	r3, [pc, #164]	@ (70007aec <USBD_SetConfig+0x150>)
70007a48:	781b      	ldrb	r3, [r3, #0]
70007a4a:	4619      	mov	r1, r3
70007a4c:	6878      	ldr	r0, [r7, #4]
70007a4e:	f7fe fffb 	bl	70006a48 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
70007a52:	6878      	ldr	r0, [r7, #4]
70007a54:	f000 fa12 	bl	70007e7c <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
70007a58:	e042      	b.n	70007ae0 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
70007a5a:	4b24      	ldr	r3, [pc, #144]	@ (70007aec <USBD_SetConfig+0x150>)
70007a5c:	781b      	ldrb	r3, [r3, #0]
70007a5e:	461a      	mov	r2, r3
70007a60:	687b      	ldr	r3, [r7, #4]
70007a62:	685b      	ldr	r3, [r3, #4]
70007a64:	429a      	cmp	r2, r3
70007a66:	d02a      	beq.n	70007abe <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
70007a68:	687b      	ldr	r3, [r7, #4]
70007a6a:	685b      	ldr	r3, [r3, #4]
70007a6c:	b2db      	uxtb	r3, r3
70007a6e:	4619      	mov	r1, r3
70007a70:	6878      	ldr	r0, [r7, #4]
70007a72:	f7fe ffe9 	bl	70006a48 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
70007a76:	4b1d      	ldr	r3, [pc, #116]	@ (70007aec <USBD_SetConfig+0x150>)
70007a78:	781b      	ldrb	r3, [r3, #0]
70007a7a:	461a      	mov	r2, r3
70007a7c:	687b      	ldr	r3, [r7, #4]
70007a7e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
70007a80:	4b1a      	ldr	r3, [pc, #104]	@ (70007aec <USBD_SetConfig+0x150>)
70007a82:	781b      	ldrb	r3, [r3, #0]
70007a84:	4619      	mov	r1, r3
70007a86:	6878      	ldr	r0, [r7, #4]
70007a88:	f7fe ffc2 	bl	70006a10 <USBD_SetClassConfig>
70007a8c:	4603      	mov	r3, r0
70007a8e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
70007a90:	7bfb      	ldrb	r3, [r7, #15]
70007a92:	2b00      	cmp	r3, #0
70007a94:	d00f      	beq.n	70007ab6 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
70007a96:	6839      	ldr	r1, [r7, #0]
70007a98:	6878      	ldr	r0, [r7, #4]
70007a9a:	f000 f918 	bl	70007cce <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
70007a9e:	687b      	ldr	r3, [r7, #4]
70007aa0:	685b      	ldr	r3, [r3, #4]
70007aa2:	b2db      	uxtb	r3, r3
70007aa4:	4619      	mov	r1, r3
70007aa6:	6878      	ldr	r0, [r7, #4]
70007aa8:	f7fe ffce 	bl	70006a48 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
70007aac:	687b      	ldr	r3, [r7, #4]
70007aae:	2202      	movs	r2, #2
70007ab0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
70007ab4:	e014      	b.n	70007ae0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
70007ab6:	6878      	ldr	r0, [r7, #4]
70007ab8:	f000 f9e0 	bl	70007e7c <USBD_CtlSendStatus>
      break;
70007abc:	e010      	b.n	70007ae0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
70007abe:	6878      	ldr	r0, [r7, #4]
70007ac0:	f000 f9dc 	bl	70007e7c <USBD_CtlSendStatus>
      break;
70007ac4:	e00c      	b.n	70007ae0 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
70007ac6:	6839      	ldr	r1, [r7, #0]
70007ac8:	6878      	ldr	r0, [r7, #4]
70007aca:	f000 f900 	bl	70007cce <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
70007ace:	4b07      	ldr	r3, [pc, #28]	@ (70007aec <USBD_SetConfig+0x150>)
70007ad0:	781b      	ldrb	r3, [r3, #0]
70007ad2:	4619      	mov	r1, r3
70007ad4:	6878      	ldr	r0, [r7, #4]
70007ad6:	f7fe ffb7 	bl	70006a48 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
70007ada:	2303      	movs	r3, #3
70007adc:	73fb      	strb	r3, [r7, #15]
      break;
70007ade:	bf00      	nop
  }

  return ret;
70007ae0:	7bfb      	ldrb	r3, [r7, #15]
}
70007ae2:	4618      	mov	r0, r3
70007ae4:	3710      	adds	r7, #16
70007ae6:	46bd      	mov	sp, r7
70007ae8:	bd80      	pop	{r7, pc}
70007aea:	bf00      	nop
70007aec:	2404b4d4 	.word	0x2404b4d4

70007af0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
70007af0:	b580      	push	{r7, lr}
70007af2:	b082      	sub	sp, #8
70007af4:	af00      	add	r7, sp, #0
70007af6:	6078      	str	r0, [r7, #4]
70007af8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
70007afa:	683b      	ldr	r3, [r7, #0]
70007afc:	88db      	ldrh	r3, [r3, #6]
70007afe:	2b01      	cmp	r3, #1
70007b00:	d004      	beq.n	70007b0c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
70007b02:	6839      	ldr	r1, [r7, #0]
70007b04:	6878      	ldr	r0, [r7, #4]
70007b06:	f000 f8e2 	bl	70007cce <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
70007b0a:	e023      	b.n	70007b54 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
70007b0c:	687b      	ldr	r3, [r7, #4]
70007b0e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70007b12:	b2db      	uxtb	r3, r3
70007b14:	2b02      	cmp	r3, #2
70007b16:	dc02      	bgt.n	70007b1e <USBD_GetConfig+0x2e>
70007b18:	2b00      	cmp	r3, #0
70007b1a:	dc03      	bgt.n	70007b24 <USBD_GetConfig+0x34>
70007b1c:	e015      	b.n	70007b4a <USBD_GetConfig+0x5a>
70007b1e:	2b03      	cmp	r3, #3
70007b20:	d00b      	beq.n	70007b3a <USBD_GetConfig+0x4a>
70007b22:	e012      	b.n	70007b4a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
70007b24:	687b      	ldr	r3, [r7, #4]
70007b26:	2200      	movs	r2, #0
70007b28:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
70007b2a:	687b      	ldr	r3, [r7, #4]
70007b2c:	3308      	adds	r3, #8
70007b2e:	2201      	movs	r2, #1
70007b30:	4619      	mov	r1, r3
70007b32:	6878      	ldr	r0, [r7, #4]
70007b34:	f000 f948 	bl	70007dc8 <USBD_CtlSendData>
        break;
70007b38:	e00c      	b.n	70007b54 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
70007b3a:	687b      	ldr	r3, [r7, #4]
70007b3c:	3304      	adds	r3, #4
70007b3e:	2201      	movs	r2, #1
70007b40:	4619      	mov	r1, r3
70007b42:	6878      	ldr	r0, [r7, #4]
70007b44:	f000 f940 	bl	70007dc8 <USBD_CtlSendData>
        break;
70007b48:	e004      	b.n	70007b54 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
70007b4a:	6839      	ldr	r1, [r7, #0]
70007b4c:	6878      	ldr	r0, [r7, #4]
70007b4e:	f000 f8be 	bl	70007cce <USBD_CtlError>
        break;
70007b52:	bf00      	nop
}
70007b54:	bf00      	nop
70007b56:	3708      	adds	r7, #8
70007b58:	46bd      	mov	sp, r7
70007b5a:	bd80      	pop	{r7, pc}

70007b5c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
70007b5c:	b580      	push	{r7, lr}
70007b5e:	b082      	sub	sp, #8
70007b60:	af00      	add	r7, sp, #0
70007b62:	6078      	str	r0, [r7, #4]
70007b64:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
70007b66:	687b      	ldr	r3, [r7, #4]
70007b68:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70007b6c:	b2db      	uxtb	r3, r3
70007b6e:	3b01      	subs	r3, #1
70007b70:	2b02      	cmp	r3, #2
70007b72:	d81e      	bhi.n	70007bb2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
70007b74:	683b      	ldr	r3, [r7, #0]
70007b76:	88db      	ldrh	r3, [r3, #6]
70007b78:	2b02      	cmp	r3, #2
70007b7a:	d004      	beq.n	70007b86 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
70007b7c:	6839      	ldr	r1, [r7, #0]
70007b7e:	6878      	ldr	r0, [r7, #4]
70007b80:	f000 f8a5 	bl	70007cce <USBD_CtlError>
        break;
70007b84:	e01a      	b.n	70007bbc <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
70007b86:	687b      	ldr	r3, [r7, #4]
70007b88:	2201      	movs	r2, #1
70007b8a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
70007b8c:	687b      	ldr	r3, [r7, #4]
70007b8e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
70007b92:	2b00      	cmp	r3, #0
70007b94:	d005      	beq.n	70007ba2 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
70007b96:	687b      	ldr	r3, [r7, #4]
70007b98:	68db      	ldr	r3, [r3, #12]
70007b9a:	f043 0202 	orr.w	r2, r3, #2
70007b9e:	687b      	ldr	r3, [r7, #4]
70007ba0:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
70007ba2:	687b      	ldr	r3, [r7, #4]
70007ba4:	330c      	adds	r3, #12
70007ba6:	2202      	movs	r2, #2
70007ba8:	4619      	mov	r1, r3
70007baa:	6878      	ldr	r0, [r7, #4]
70007bac:	f000 f90c 	bl	70007dc8 <USBD_CtlSendData>
      break;
70007bb0:	e004      	b.n	70007bbc <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
70007bb2:	6839      	ldr	r1, [r7, #0]
70007bb4:	6878      	ldr	r0, [r7, #4]
70007bb6:	f000 f88a 	bl	70007cce <USBD_CtlError>
      break;
70007bba:	bf00      	nop
  }
}
70007bbc:	bf00      	nop
70007bbe:	3708      	adds	r7, #8
70007bc0:	46bd      	mov	sp, r7
70007bc2:	bd80      	pop	{r7, pc}

70007bc4 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
70007bc4:	b580      	push	{r7, lr}
70007bc6:	b082      	sub	sp, #8
70007bc8:	af00      	add	r7, sp, #0
70007bca:	6078      	str	r0, [r7, #4]
70007bcc:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
70007bce:	683b      	ldr	r3, [r7, #0]
70007bd0:	885b      	ldrh	r3, [r3, #2]
70007bd2:	2b01      	cmp	r3, #1
70007bd4:	d107      	bne.n	70007be6 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
70007bd6:	687b      	ldr	r3, [r7, #4]
70007bd8:	2201      	movs	r2, #1
70007bda:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
70007bde:	6878      	ldr	r0, [r7, #4]
70007be0:	f000 f94c 	bl	70007e7c <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
70007be4:	e013      	b.n	70007c0e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
70007be6:	683b      	ldr	r3, [r7, #0]
70007be8:	885b      	ldrh	r3, [r3, #2]
70007bea:	2b02      	cmp	r3, #2
70007bec:	d10b      	bne.n	70007c06 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
70007bee:	683b      	ldr	r3, [r7, #0]
70007bf0:	889b      	ldrh	r3, [r3, #4]
70007bf2:	0a1b      	lsrs	r3, r3, #8
70007bf4:	b29b      	uxth	r3, r3
70007bf6:	b2da      	uxtb	r2, r3
70007bf8:	687b      	ldr	r3, [r7, #4]
70007bfa:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
70007bfe:	6878      	ldr	r0, [r7, #4]
70007c00:	f000 f93c 	bl	70007e7c <USBD_CtlSendStatus>
}
70007c04:	e003      	b.n	70007c0e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
70007c06:	6839      	ldr	r1, [r7, #0]
70007c08:	6878      	ldr	r0, [r7, #4]
70007c0a:	f000 f860 	bl	70007cce <USBD_CtlError>
}
70007c0e:	bf00      	nop
70007c10:	3708      	adds	r7, #8
70007c12:	46bd      	mov	sp, r7
70007c14:	bd80      	pop	{r7, pc}

70007c16 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
70007c16:	b580      	push	{r7, lr}
70007c18:	b082      	sub	sp, #8
70007c1a:	af00      	add	r7, sp, #0
70007c1c:	6078      	str	r0, [r7, #4]
70007c1e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
70007c20:	687b      	ldr	r3, [r7, #4]
70007c22:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70007c26:	b2db      	uxtb	r3, r3
70007c28:	3b01      	subs	r3, #1
70007c2a:	2b02      	cmp	r3, #2
70007c2c:	d80b      	bhi.n	70007c46 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
70007c2e:	683b      	ldr	r3, [r7, #0]
70007c30:	885b      	ldrh	r3, [r3, #2]
70007c32:	2b01      	cmp	r3, #1
70007c34:	d10c      	bne.n	70007c50 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
70007c36:	687b      	ldr	r3, [r7, #4]
70007c38:	2200      	movs	r2, #0
70007c3a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
70007c3e:	6878      	ldr	r0, [r7, #4]
70007c40:	f000 f91c 	bl	70007e7c <USBD_CtlSendStatus>
      }
      break;
70007c44:	e004      	b.n	70007c50 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
70007c46:	6839      	ldr	r1, [r7, #0]
70007c48:	6878      	ldr	r0, [r7, #4]
70007c4a:	f000 f840 	bl	70007cce <USBD_CtlError>
      break;
70007c4e:	e000      	b.n	70007c52 <USBD_ClrFeature+0x3c>
      break;
70007c50:	bf00      	nop
  }
}
70007c52:	bf00      	nop
70007c54:	3708      	adds	r7, #8
70007c56:	46bd      	mov	sp, r7
70007c58:	bd80      	pop	{r7, pc}

70007c5a <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
70007c5a:	b580      	push	{r7, lr}
70007c5c:	b084      	sub	sp, #16
70007c5e:	af00      	add	r7, sp, #0
70007c60:	6078      	str	r0, [r7, #4]
70007c62:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
70007c64:	683b      	ldr	r3, [r7, #0]
70007c66:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
70007c68:	68fb      	ldr	r3, [r7, #12]
70007c6a:	781a      	ldrb	r2, [r3, #0]
70007c6c:	687b      	ldr	r3, [r7, #4]
70007c6e:	701a      	strb	r2, [r3, #0]

  pbuff++;
70007c70:	68fb      	ldr	r3, [r7, #12]
70007c72:	3301      	adds	r3, #1
70007c74:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
70007c76:	68fb      	ldr	r3, [r7, #12]
70007c78:	781a      	ldrb	r2, [r3, #0]
70007c7a:	687b      	ldr	r3, [r7, #4]
70007c7c:	705a      	strb	r2, [r3, #1]

  pbuff++;
70007c7e:	68fb      	ldr	r3, [r7, #12]
70007c80:	3301      	adds	r3, #1
70007c82:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
70007c84:	68f8      	ldr	r0, [r7, #12]
70007c86:	f7ff fa15 	bl	700070b4 <SWAPBYTE>
70007c8a:	4603      	mov	r3, r0
70007c8c:	461a      	mov	r2, r3
70007c8e:	687b      	ldr	r3, [r7, #4]
70007c90:	805a      	strh	r2, [r3, #2]

  pbuff++;
70007c92:	68fb      	ldr	r3, [r7, #12]
70007c94:	3301      	adds	r3, #1
70007c96:	60fb      	str	r3, [r7, #12]
  pbuff++;
70007c98:	68fb      	ldr	r3, [r7, #12]
70007c9a:	3301      	adds	r3, #1
70007c9c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
70007c9e:	68f8      	ldr	r0, [r7, #12]
70007ca0:	f7ff fa08 	bl	700070b4 <SWAPBYTE>
70007ca4:	4603      	mov	r3, r0
70007ca6:	461a      	mov	r2, r3
70007ca8:	687b      	ldr	r3, [r7, #4]
70007caa:	809a      	strh	r2, [r3, #4]

  pbuff++;
70007cac:	68fb      	ldr	r3, [r7, #12]
70007cae:	3301      	adds	r3, #1
70007cb0:	60fb      	str	r3, [r7, #12]
  pbuff++;
70007cb2:	68fb      	ldr	r3, [r7, #12]
70007cb4:	3301      	adds	r3, #1
70007cb6:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
70007cb8:	68f8      	ldr	r0, [r7, #12]
70007cba:	f7ff f9fb 	bl	700070b4 <SWAPBYTE>
70007cbe:	4603      	mov	r3, r0
70007cc0:	461a      	mov	r2, r3
70007cc2:	687b      	ldr	r3, [r7, #4]
70007cc4:	80da      	strh	r2, [r3, #6]
}
70007cc6:	bf00      	nop
70007cc8:	3710      	adds	r7, #16
70007cca:	46bd      	mov	sp, r7
70007ccc:	bd80      	pop	{r7, pc}

70007cce <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
70007cce:	b580      	push	{r7, lr}
70007cd0:	b082      	sub	sp, #8
70007cd2:	af00      	add	r7, sp, #0
70007cd4:	6078      	str	r0, [r7, #4]
70007cd6:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
70007cd8:	2180      	movs	r1, #128	@ 0x80
70007cda:	6878      	ldr	r0, [r7, #4]
70007cdc:	f000 fc0e 	bl	700084fc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
70007ce0:	2100      	movs	r1, #0
70007ce2:	6878      	ldr	r0, [r7, #4]
70007ce4:	f000 fc0a 	bl	700084fc <USBD_LL_StallEP>
}
70007ce8:	bf00      	nop
70007cea:	3708      	adds	r7, #8
70007cec:	46bd      	mov	sp, r7
70007cee:	bd80      	pop	{r7, pc}

70007cf0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
70007cf0:	b580      	push	{r7, lr}
70007cf2:	b086      	sub	sp, #24
70007cf4:	af00      	add	r7, sp, #0
70007cf6:	60f8      	str	r0, [r7, #12]
70007cf8:	60b9      	str	r1, [r7, #8]
70007cfa:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
70007cfc:	2300      	movs	r3, #0
70007cfe:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
70007d00:	68fb      	ldr	r3, [r7, #12]
70007d02:	2b00      	cmp	r3, #0
70007d04:	d042      	beq.n	70007d8c <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
70007d06:	68fb      	ldr	r3, [r7, #12]
70007d08:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
70007d0a:	6938      	ldr	r0, [r7, #16]
70007d0c:	f000 f842 	bl	70007d94 <USBD_GetLen>
70007d10:	4603      	mov	r3, r0
70007d12:	3301      	adds	r3, #1
70007d14:	005b      	lsls	r3, r3, #1
70007d16:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70007d1a:	d808      	bhi.n	70007d2e <USBD_GetString+0x3e>
70007d1c:	6938      	ldr	r0, [r7, #16]
70007d1e:	f000 f839 	bl	70007d94 <USBD_GetLen>
70007d22:	4603      	mov	r3, r0
70007d24:	3301      	adds	r3, #1
70007d26:	b29b      	uxth	r3, r3
70007d28:	005b      	lsls	r3, r3, #1
70007d2a:	b29a      	uxth	r2, r3
70007d2c:	e001      	b.n	70007d32 <USBD_GetString+0x42>
70007d2e:	f44f 7200 	mov.w	r2, #512	@ 0x200
70007d32:	687b      	ldr	r3, [r7, #4]
70007d34:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
70007d36:	7dfb      	ldrb	r3, [r7, #23]
70007d38:	68ba      	ldr	r2, [r7, #8]
70007d3a:	4413      	add	r3, r2
70007d3c:	687a      	ldr	r2, [r7, #4]
70007d3e:	7812      	ldrb	r2, [r2, #0]
70007d40:	701a      	strb	r2, [r3, #0]
  idx++;
70007d42:	7dfb      	ldrb	r3, [r7, #23]
70007d44:	3301      	adds	r3, #1
70007d46:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
70007d48:	7dfb      	ldrb	r3, [r7, #23]
70007d4a:	68ba      	ldr	r2, [r7, #8]
70007d4c:	4413      	add	r3, r2
70007d4e:	2203      	movs	r2, #3
70007d50:	701a      	strb	r2, [r3, #0]
  idx++;
70007d52:	7dfb      	ldrb	r3, [r7, #23]
70007d54:	3301      	adds	r3, #1
70007d56:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
70007d58:	e013      	b.n	70007d82 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
70007d5a:	7dfb      	ldrb	r3, [r7, #23]
70007d5c:	68ba      	ldr	r2, [r7, #8]
70007d5e:	4413      	add	r3, r2
70007d60:	693a      	ldr	r2, [r7, #16]
70007d62:	7812      	ldrb	r2, [r2, #0]
70007d64:	701a      	strb	r2, [r3, #0]
    pdesc++;
70007d66:	693b      	ldr	r3, [r7, #16]
70007d68:	3301      	adds	r3, #1
70007d6a:	613b      	str	r3, [r7, #16]
    idx++;
70007d6c:	7dfb      	ldrb	r3, [r7, #23]
70007d6e:	3301      	adds	r3, #1
70007d70:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
70007d72:	7dfb      	ldrb	r3, [r7, #23]
70007d74:	68ba      	ldr	r2, [r7, #8]
70007d76:	4413      	add	r3, r2
70007d78:	2200      	movs	r2, #0
70007d7a:	701a      	strb	r2, [r3, #0]
    idx++;
70007d7c:	7dfb      	ldrb	r3, [r7, #23]
70007d7e:	3301      	adds	r3, #1
70007d80:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
70007d82:	693b      	ldr	r3, [r7, #16]
70007d84:	781b      	ldrb	r3, [r3, #0]
70007d86:	2b00      	cmp	r3, #0
70007d88:	d1e7      	bne.n	70007d5a <USBD_GetString+0x6a>
70007d8a:	e000      	b.n	70007d8e <USBD_GetString+0x9e>
    return;
70007d8c:	bf00      	nop
  }
}
70007d8e:	3718      	adds	r7, #24
70007d90:	46bd      	mov	sp, r7
70007d92:	bd80      	pop	{r7, pc}

70007d94 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
70007d94:	b480      	push	{r7}
70007d96:	b085      	sub	sp, #20
70007d98:	af00      	add	r7, sp, #0
70007d9a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
70007d9c:	2300      	movs	r3, #0
70007d9e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
70007da0:	687b      	ldr	r3, [r7, #4]
70007da2:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
70007da4:	e005      	b.n	70007db2 <USBD_GetLen+0x1e>
  {
    len++;
70007da6:	7bfb      	ldrb	r3, [r7, #15]
70007da8:	3301      	adds	r3, #1
70007daa:	73fb      	strb	r3, [r7, #15]
    pbuff++;
70007dac:	68bb      	ldr	r3, [r7, #8]
70007dae:	3301      	adds	r3, #1
70007db0:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
70007db2:	68bb      	ldr	r3, [r7, #8]
70007db4:	781b      	ldrb	r3, [r3, #0]
70007db6:	2b00      	cmp	r3, #0
70007db8:	d1f5      	bne.n	70007da6 <USBD_GetLen+0x12>
  }

  return len;
70007dba:	7bfb      	ldrb	r3, [r7, #15]
}
70007dbc:	4618      	mov	r0, r3
70007dbe:	3714      	adds	r7, #20
70007dc0:	46bd      	mov	sp, r7
70007dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
70007dc6:	4770      	bx	lr

70007dc8 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
70007dc8:	b580      	push	{r7, lr}
70007dca:	b084      	sub	sp, #16
70007dcc:	af00      	add	r7, sp, #0
70007dce:	60f8      	str	r0, [r7, #12]
70007dd0:	60b9      	str	r1, [r7, #8]
70007dd2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
70007dd4:	68fb      	ldr	r3, [r7, #12]
70007dd6:	2202      	movs	r2, #2
70007dd8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
70007ddc:	68fb      	ldr	r3, [r7, #12]
70007dde:	687a      	ldr	r2, [r7, #4]
70007de0:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
70007de2:	68fb      	ldr	r3, [r7, #12]
70007de4:	687a      	ldr	r2, [r7, #4]
70007de6:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
70007de8:	687b      	ldr	r3, [r7, #4]
70007dea:	68ba      	ldr	r2, [r7, #8]
70007dec:	2100      	movs	r1, #0
70007dee:	68f8      	ldr	r0, [r7, #12]
70007df0:	f000 fc0d 	bl	7000860e <USBD_LL_Transmit>

  return USBD_OK;
70007df4:	2300      	movs	r3, #0
}
70007df6:	4618      	mov	r0, r3
70007df8:	3710      	adds	r7, #16
70007dfa:	46bd      	mov	sp, r7
70007dfc:	bd80      	pop	{r7, pc}

70007dfe <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
70007dfe:	b580      	push	{r7, lr}
70007e00:	b084      	sub	sp, #16
70007e02:	af00      	add	r7, sp, #0
70007e04:	60f8      	str	r0, [r7, #12]
70007e06:	60b9      	str	r1, [r7, #8]
70007e08:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
70007e0a:	687b      	ldr	r3, [r7, #4]
70007e0c:	68ba      	ldr	r2, [r7, #8]
70007e0e:	2100      	movs	r1, #0
70007e10:	68f8      	ldr	r0, [r7, #12]
70007e12:	f000 fbfc 	bl	7000860e <USBD_LL_Transmit>

  return USBD_OK;
70007e16:	2300      	movs	r3, #0
}
70007e18:	4618      	mov	r0, r3
70007e1a:	3710      	adds	r7, #16
70007e1c:	46bd      	mov	sp, r7
70007e1e:	bd80      	pop	{r7, pc}

70007e20 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
70007e20:	b580      	push	{r7, lr}
70007e22:	b084      	sub	sp, #16
70007e24:	af00      	add	r7, sp, #0
70007e26:	60f8      	str	r0, [r7, #12]
70007e28:	60b9      	str	r1, [r7, #8]
70007e2a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
70007e2c:	68fb      	ldr	r3, [r7, #12]
70007e2e:	2203      	movs	r2, #3
70007e30:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
70007e34:	68fb      	ldr	r3, [r7, #12]
70007e36:	687a      	ldr	r2, [r7, #4]
70007e38:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
70007e3c:	68fb      	ldr	r3, [r7, #12]
70007e3e:	687a      	ldr	r2, [r7, #4]
70007e40:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
70007e44:	687b      	ldr	r3, [r7, #4]
70007e46:	68ba      	ldr	r2, [r7, #8]
70007e48:	2100      	movs	r1, #0
70007e4a:	68f8      	ldr	r0, [r7, #12]
70007e4c:	f000 fc00 	bl	70008650 <USBD_LL_PrepareReceive>

  return USBD_OK;
70007e50:	2300      	movs	r3, #0
}
70007e52:	4618      	mov	r0, r3
70007e54:	3710      	adds	r7, #16
70007e56:	46bd      	mov	sp, r7
70007e58:	bd80      	pop	{r7, pc}

70007e5a <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
70007e5a:	b580      	push	{r7, lr}
70007e5c:	b084      	sub	sp, #16
70007e5e:	af00      	add	r7, sp, #0
70007e60:	60f8      	str	r0, [r7, #12]
70007e62:	60b9      	str	r1, [r7, #8]
70007e64:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
70007e66:	687b      	ldr	r3, [r7, #4]
70007e68:	68ba      	ldr	r2, [r7, #8]
70007e6a:	2100      	movs	r1, #0
70007e6c:	68f8      	ldr	r0, [r7, #12]
70007e6e:	f000 fbef 	bl	70008650 <USBD_LL_PrepareReceive>

  return USBD_OK;
70007e72:	2300      	movs	r3, #0
}
70007e74:	4618      	mov	r0, r3
70007e76:	3710      	adds	r7, #16
70007e78:	46bd      	mov	sp, r7
70007e7a:	bd80      	pop	{r7, pc}

70007e7c <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
70007e7c:	b580      	push	{r7, lr}
70007e7e:	b082      	sub	sp, #8
70007e80:	af00      	add	r7, sp, #0
70007e82:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
70007e84:	687b      	ldr	r3, [r7, #4]
70007e86:	2204      	movs	r2, #4
70007e88:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
70007e8c:	2300      	movs	r3, #0
70007e8e:	2200      	movs	r2, #0
70007e90:	2100      	movs	r1, #0
70007e92:	6878      	ldr	r0, [r7, #4]
70007e94:	f000 fbbb 	bl	7000860e <USBD_LL_Transmit>

  return USBD_OK;
70007e98:	2300      	movs	r3, #0
}
70007e9a:	4618      	mov	r0, r3
70007e9c:	3708      	adds	r7, #8
70007e9e:	46bd      	mov	sp, r7
70007ea0:	bd80      	pop	{r7, pc}

70007ea2 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
70007ea2:	b580      	push	{r7, lr}
70007ea4:	b082      	sub	sp, #8
70007ea6:	af00      	add	r7, sp, #0
70007ea8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
70007eaa:	687b      	ldr	r3, [r7, #4]
70007eac:	2205      	movs	r2, #5
70007eae:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
70007eb2:	2300      	movs	r3, #0
70007eb4:	2200      	movs	r2, #0
70007eb6:	2100      	movs	r1, #0
70007eb8:	6878      	ldr	r0, [r7, #4]
70007eba:	f000 fbc9 	bl	70008650 <USBD_LL_PrepareReceive>

  return USBD_OK;
70007ebe:	2300      	movs	r3, #0
}
70007ec0:	4618      	mov	r0, r3
70007ec2:	3708      	adds	r7, #8
70007ec4:	46bd      	mov	sp, r7
70007ec6:	bd80      	pop	{r7, pc}

70007ec8 <USBD_CUSTOMHID_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CUSTOMHID_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
70007ec8:	b480      	push	{r7}
70007eca:	b083      	sub	sp, #12
70007ecc:	af00      	add	r7, sp, #0
70007ece:	4603      	mov	r3, r0
70007ed0:	6039      	str	r1, [r7, #0]
70007ed2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CUSTOMHID_DeviceDesc);
70007ed4:	683b      	ldr	r3, [r7, #0]
70007ed6:	2212      	movs	r2, #18
70007ed8:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOMHID_DeviceDesc;
70007eda:	4b03      	ldr	r3, [pc, #12]	@ (70007ee8 <USBD_CUSTOMHID_DeviceDescriptor+0x20>)
}
70007edc:	4618      	mov	r0, r3
70007ede:	370c      	adds	r7, #12
70007ee0:	46bd      	mov	sp, r7
70007ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
70007ee6:	4770      	bx	lr
70007ee8:	24000154 	.word	0x24000154

70007eec <USBD_CUSTOMHID_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CUSTOMHID_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
70007eec:	b480      	push	{r7}
70007eee:	b083      	sub	sp, #12
70007ef0:	af00      	add	r7, sp, #0
70007ef2:	4603      	mov	r3, r0
70007ef4:	6039      	str	r1, [r7, #0]
70007ef6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
70007ef8:	683b      	ldr	r3, [r7, #0]
70007efa:	2204      	movs	r2, #4
70007efc:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
70007efe:	4b03      	ldr	r3, [pc, #12]	@ (70007f0c <USBD_CUSTOMHID_LangIDStrDescriptor+0x20>)
}
70007f00:	4618      	mov	r0, r3
70007f02:	370c      	adds	r7, #12
70007f04:	46bd      	mov	sp, r7
70007f06:	f85d 7b04 	ldr.w	r7, [sp], #4
70007f0a:	4770      	bx	lr
70007f0c:	24000168 	.word	0x24000168

70007f10 <USBD_CUSTOMHID_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CUSTOMHID_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
70007f10:	b580      	push	{r7, lr}
70007f12:	b082      	sub	sp, #8
70007f14:	af00      	add	r7, sp, #0
70007f16:	4603      	mov	r3, r0
70007f18:	6039      	str	r1, [r7, #0]
70007f1a:	71fb      	strb	r3, [r7, #7]
  USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
70007f1c:	683a      	ldr	r2, [r7, #0]
70007f1e:	4904      	ldr	r1, [pc, #16]	@ (70007f30 <USBD_CUSTOMHID_ProductStrDescriptor+0x20>)
70007f20:	4804      	ldr	r0, [pc, #16]	@ (70007f34 <USBD_CUSTOMHID_ProductStrDescriptor+0x24>)
70007f22:	f7ff fee5 	bl	70007cf0 <USBD_GetString>
  return USBD_StrDesc;
70007f26:	4b02      	ldr	r3, [pc, #8]	@ (70007f30 <USBD_CUSTOMHID_ProductStrDescriptor+0x20>)
}
70007f28:	4618      	mov	r0, r3
70007f2a:	3708      	adds	r7, #8
70007f2c:	46bd      	mov	sp, r7
70007f2e:	bd80      	pop	{r7, pc}
70007f30:	2404b4d8 	.word	0x2404b4d8
70007f34:	700087b0 	.word	0x700087b0

70007f38 <USBD_CUSTOMHID_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CUSTOMHID_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
70007f38:	b580      	push	{r7, lr}
70007f3a:	b082      	sub	sp, #8
70007f3c:	af00      	add	r7, sp, #0
70007f3e:	4603      	mov	r3, r0
70007f40:	6039      	str	r1, [r7, #0]
70007f42:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
70007f44:	683a      	ldr	r2, [r7, #0]
70007f46:	4904      	ldr	r1, [pc, #16]	@ (70007f58 <USBD_CUSTOMHID_ManufacturerStrDescriptor+0x20>)
70007f48:	4804      	ldr	r0, [pc, #16]	@ (70007f5c <USBD_CUSTOMHID_ManufacturerStrDescriptor+0x24>)
70007f4a:	f7ff fed1 	bl	70007cf0 <USBD_GetString>
  return USBD_StrDesc;
70007f4e:	4b02      	ldr	r3, [pc, #8]	@ (70007f58 <USBD_CUSTOMHID_ManufacturerStrDescriptor+0x20>)
}
70007f50:	4618      	mov	r0, r3
70007f52:	3708      	adds	r7, #8
70007f54:	46bd      	mov	sp, r7
70007f56:	bd80      	pop	{r7, pc}
70007f58:	2404b4d8 	.word	0x2404b4d8
70007f5c:	700087d0 	.word	0x700087d0

70007f60 <USBD_CUSTOMHID_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CUSTOMHID_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
70007f60:	b580      	push	{r7, lr}
70007f62:	b082      	sub	sp, #8
70007f64:	af00      	add	r7, sp, #0
70007f66:	4603      	mov	r3, r0
70007f68:	6039      	str	r1, [r7, #0]
70007f6a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
70007f6c:	683b      	ldr	r3, [r7, #0]
70007f6e:	221a      	movs	r2, #26
70007f70:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
70007f72:	f000 f82f 	bl	70007fd4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_CUSTOMHID_SerialStrDescriptor */

  /* USER CODE END USBD_CUSTOMHID_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
70007f76:	4b02      	ldr	r3, [pc, #8]	@ (70007f80 <USBD_CUSTOMHID_SerialStrDescriptor+0x20>)
}
70007f78:	4618      	mov	r0, r3
70007f7a:	3708      	adds	r7, #8
70007f7c:	46bd      	mov	sp, r7
70007f7e:	bd80      	pop	{r7, pc}
70007f80:	2400016c 	.word	0x2400016c

70007f84 <USBD_CUSTOMHID_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CUSTOMHID_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
70007f84:	b580      	push	{r7, lr}
70007f86:	b082      	sub	sp, #8
70007f88:	af00      	add	r7, sp, #0
70007f8a:	4603      	mov	r3, r0
70007f8c:	6039      	str	r1, [r7, #0]
70007f8e:	71fb      	strb	r3, [r7, #7]
  USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
70007f90:	683a      	ldr	r2, [r7, #0]
70007f92:	4904      	ldr	r1, [pc, #16]	@ (70007fa4 <USBD_CUSTOMHID_ConfigStrDescriptor+0x20>)
70007f94:	4804      	ldr	r0, [pc, #16]	@ (70007fa8 <USBD_CUSTOMHID_ConfigStrDescriptor+0x24>)
70007f96:	f7ff feab 	bl	70007cf0 <USBD_GetString>
  return USBD_StrDesc;
70007f9a:	4b02      	ldr	r3, [pc, #8]	@ (70007fa4 <USBD_CUSTOMHID_ConfigStrDescriptor+0x20>)
}
70007f9c:	4618      	mov	r0, r3
70007f9e:	3708      	adds	r7, #8
70007fa0:	46bd      	mov	sp, r7
70007fa2:	bd80      	pop	{r7, pc}
70007fa4:	2404b4d8 	.word	0x2404b4d8
70007fa8:	700087e4 	.word	0x700087e4

70007fac <USBD_CUSTOMHID_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CUSTOMHID_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
70007fac:	b580      	push	{r7, lr}
70007fae:	b082      	sub	sp, #8
70007fb0:	af00      	add	r7, sp, #0
70007fb2:	4603      	mov	r3, r0
70007fb4:	6039      	str	r1, [r7, #0]
70007fb6:	71fb      	strb	r3, [r7, #7]
  USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
70007fb8:	683a      	ldr	r2, [r7, #0]
70007fba:	4904      	ldr	r1, [pc, #16]	@ (70007fcc <USBD_CUSTOMHID_InterfaceStrDescriptor+0x20>)
70007fbc:	4804      	ldr	r0, [pc, #16]	@ (70007fd0 <USBD_CUSTOMHID_InterfaceStrDescriptor+0x24>)
70007fbe:	f7ff fe97 	bl	70007cf0 <USBD_GetString>
  return USBD_StrDesc;
70007fc2:	4b02      	ldr	r3, [pc, #8]	@ (70007fcc <USBD_CUSTOMHID_InterfaceStrDescriptor+0x20>)
}
70007fc4:	4618      	mov	r0, r3
70007fc6:	3708      	adds	r7, #8
70007fc8:	46bd      	mov	sp, r7
70007fca:	bd80      	pop	{r7, pc}
70007fcc:	2404b4d8 	.word	0x2404b4d8
70007fd0:	700087f8 	.word	0x700087f8

70007fd4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
70007fd4:	b580      	push	{r7, lr}
70007fd6:	b084      	sub	sp, #16
70007fd8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
70007fda:	4b0f      	ldr	r3, [pc, #60]	@ (70008018 <Get_SerialNum+0x44>)
70007fdc:	681b      	ldr	r3, [r3, #0]
70007fde:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
70007fe0:	4b0e      	ldr	r3, [pc, #56]	@ (7000801c <Get_SerialNum+0x48>)
70007fe2:	681b      	ldr	r3, [r3, #0]
70007fe4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
70007fe6:	4b0e      	ldr	r3, [pc, #56]	@ (70008020 <Get_SerialNum+0x4c>)
70007fe8:	681b      	ldr	r3, [r3, #0]
70007fea:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
70007fec:	68fa      	ldr	r2, [r7, #12]
70007fee:	687b      	ldr	r3, [r7, #4]
70007ff0:	4413      	add	r3, r2
70007ff2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
70007ff4:	68fb      	ldr	r3, [r7, #12]
70007ff6:	2b00      	cmp	r3, #0
70007ff8:	d009      	beq.n	7000800e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
70007ffa:	2208      	movs	r2, #8
70007ffc:	4909      	ldr	r1, [pc, #36]	@ (70008024 <Get_SerialNum+0x50>)
70007ffe:	68f8      	ldr	r0, [r7, #12]
70008000:	f000 f814 	bl	7000802c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
70008004:	2204      	movs	r2, #4
70008006:	4908      	ldr	r1, [pc, #32]	@ (70008028 <Get_SerialNum+0x54>)
70008008:	68b8      	ldr	r0, [r7, #8]
7000800a:	f000 f80f 	bl	7000802c <IntToUnicode>
  }
}
7000800e:	bf00      	nop
70008010:	3710      	adds	r7, #16
70008012:	46bd      	mov	sp, r7
70008014:	bd80      	pop	{r7, pc}
70008016:	bf00      	nop
70008018:	08fff800 	.word	0x08fff800
7000801c:	08fff804 	.word	0x08fff804
70008020:	08fff808 	.word	0x08fff808
70008024:	2400016e 	.word	0x2400016e
70008028:	2400017e 	.word	0x2400017e

7000802c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
7000802c:	b480      	push	{r7}
7000802e:	b087      	sub	sp, #28
70008030:	af00      	add	r7, sp, #0
70008032:	60f8      	str	r0, [r7, #12]
70008034:	60b9      	str	r1, [r7, #8]
70008036:	4613      	mov	r3, r2
70008038:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
7000803a:	2300      	movs	r3, #0
7000803c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
7000803e:	2300      	movs	r3, #0
70008040:	75fb      	strb	r3, [r7, #23]
70008042:	e027      	b.n	70008094 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
70008044:	68fb      	ldr	r3, [r7, #12]
70008046:	0f1b      	lsrs	r3, r3, #28
70008048:	2b09      	cmp	r3, #9
7000804a:	d80b      	bhi.n	70008064 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
7000804c:	68fb      	ldr	r3, [r7, #12]
7000804e:	0f1b      	lsrs	r3, r3, #28
70008050:	b2da      	uxtb	r2, r3
70008052:	7dfb      	ldrb	r3, [r7, #23]
70008054:	005b      	lsls	r3, r3, #1
70008056:	4619      	mov	r1, r3
70008058:	68bb      	ldr	r3, [r7, #8]
7000805a:	440b      	add	r3, r1
7000805c:	3230      	adds	r2, #48	@ 0x30
7000805e:	b2d2      	uxtb	r2, r2
70008060:	701a      	strb	r2, [r3, #0]
70008062:	e00a      	b.n	7000807a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
70008064:	68fb      	ldr	r3, [r7, #12]
70008066:	0f1b      	lsrs	r3, r3, #28
70008068:	b2da      	uxtb	r2, r3
7000806a:	7dfb      	ldrb	r3, [r7, #23]
7000806c:	005b      	lsls	r3, r3, #1
7000806e:	4619      	mov	r1, r3
70008070:	68bb      	ldr	r3, [r7, #8]
70008072:	440b      	add	r3, r1
70008074:	3237      	adds	r2, #55	@ 0x37
70008076:	b2d2      	uxtb	r2, r2
70008078:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
7000807a:	68fb      	ldr	r3, [r7, #12]
7000807c:	011b      	lsls	r3, r3, #4
7000807e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
70008080:	7dfb      	ldrb	r3, [r7, #23]
70008082:	005b      	lsls	r3, r3, #1
70008084:	3301      	adds	r3, #1
70008086:	68ba      	ldr	r2, [r7, #8]
70008088:	4413      	add	r3, r2
7000808a:	2200      	movs	r2, #0
7000808c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
7000808e:	7dfb      	ldrb	r3, [r7, #23]
70008090:	3301      	adds	r3, #1
70008092:	75fb      	strb	r3, [r7, #23]
70008094:	7dfa      	ldrb	r2, [r7, #23]
70008096:	79fb      	ldrb	r3, [r7, #7]
70008098:	429a      	cmp	r2, r3
7000809a:	d3d3      	bcc.n	70008044 <IntToUnicode+0x18>
  }
}
7000809c:	bf00      	nop
7000809e:	bf00      	nop
700080a0:	371c      	adds	r7, #28
700080a2:	46bd      	mov	sp, r7
700080a4:	f85d 7b04 	ldr.w	r7, [sp], #4
700080a8:	4770      	bx	lr
	...

700080ac <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
700080ac:	b580      	push	{r7, lr}
700080ae:	b0ac      	sub	sp, #176	@ 0xb0
700080b0:	af00      	add	r7, sp, #0
700080b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
700080b4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
700080b8:	2200      	movs	r2, #0
700080ba:	601a      	str	r2, [r3, #0]
700080bc:	605a      	str	r2, [r3, #4]
700080be:	609a      	str	r2, [r3, #8]
700080c0:	60da      	str	r2, [r3, #12]
700080c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
700080c4:	f107 0318 	add.w	r3, r7, #24
700080c8:	2284      	movs	r2, #132	@ 0x84
700080ca:	2100      	movs	r1, #0
700080cc:	4618      	mov	r0, r3
700080ce:	f000 fb25 	bl	7000871c <memset>
  if(pcdHandle->Instance==USB_OTG_HS)
700080d2:	687b      	ldr	r3, [r7, #4]
700080d4:	681b      	ldr	r3, [r3, #0]
700080d6:	4a2e      	ldr	r2, [pc, #184]	@ (70008190 <HAL_PCD_MspInit+0xe4>)
700080d8:	4293      	cmp	r3, r2
700080da:	d155      	bne.n	70008188 <HAL_PCD_MspInit+0xdc>

  /* USER CODE END USB_OTG_HS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USBPHYC;
700080dc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
700080e0:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.UsbPhycClockSelection = RCC_USBPHYCCLKSOURCE_HSE;
700080e2:	2300      	movs	r3, #0
700080e4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
700080e8:	f107 0318 	add.w	r3, r7, #24
700080ec:	4618      	mov	r0, r3
700080ee:	f7fc f997 	bl	70004420 <HAL_RCCEx_PeriphCLKConfig>
700080f2:	4603      	mov	r3, r0
700080f4:	2b00      	cmp	r3, #0
700080f6:	d001      	beq.n	700080fc <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
700080f8:	f7f8 fb9a 	bl	70000830 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
700080fc:	f7fb f9b6 	bl	7000346c <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
70008100:	4b24      	ldr	r3, [pc, #144]	@ (70008194 <HAL_PCD_MspInit+0xe8>)
70008102:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70008106:	4a23      	ldr	r2, [pc, #140]	@ (70008194 <HAL_PCD_MspInit+0xe8>)
70008108:	f043 0301 	orr.w	r3, r3, #1
7000810c:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70008110:	4b20      	ldr	r3, [pc, #128]	@ (70008194 <HAL_PCD_MspInit+0xe8>)
70008112:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70008116:	617b      	str	r3, [r7, #20]
70008118:	697b      	ldr	r3, [r7, #20]
    /**USB_OTG_HS GPIO Configuration
    PA4     ------> USB_OTG_HS_SOF
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
7000811a:	2310      	movs	r3, #16
7000811c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70008120:	2302      	movs	r3, #2
70008122:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
70008126:	2300      	movs	r3, #0
70008128:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
7000812c:	2300      	movs	r3, #0
7000812e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
70008132:	230a      	movs	r3, #10
70008134:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
70008138:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
7000813c:	4619      	mov	r1, r3
7000813e:	4816      	ldr	r0, [pc, #88]	@ (70008198 <HAL_PCD_MspInit+0xec>)
70008140:	f7f9 fd06 	bl	70001b50 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
70008144:	4b13      	ldr	r3, [pc, #76]	@ (70008194 <HAL_PCD_MspInit+0xe8>)
70008146:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
7000814a:	4a12      	ldr	r2, [pc, #72]	@ (70008194 <HAL_PCD_MspInit+0xe8>)
7000814c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
70008150:	f8c2 3138 	str.w	r3, [r2, #312]	@ 0x138
70008154:	4b0f      	ldr	r3, [pc, #60]	@ (70008194 <HAL_PCD_MspInit+0xe8>)
70008156:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
7000815a:	613b      	str	r3, [r7, #16]
7000815c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_USBPHYC_CLK_ENABLE();
7000815e:	4b0d      	ldr	r3, [pc, #52]	@ (70008194 <HAL_PCD_MspInit+0xe8>)
70008160:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
70008164:	4a0b      	ldr	r2, [pc, #44]	@ (70008194 <HAL_PCD_MspInit+0xe8>)
70008166:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
7000816a:	f8c2 3138 	str.w	r3, [r2, #312]	@ 0x138
7000816e:	4b09      	ldr	r3, [pc, #36]	@ (70008194 <HAL_PCD_MspInit+0xe8>)
70008170:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
70008174:	60fb      	str	r3, [r7, #12]
70008176:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
70008178:	2200      	movs	r2, #0
7000817a:	2100      	movs	r1, #0
7000817c:	205b      	movs	r0, #91	@ 0x5b
7000817e:	f7f9 fac0 	bl	70001702 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
70008182:	205b      	movs	r0, #91	@ 0x5b
70008184:	f7f9 fad7 	bl	70001736 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
70008188:	bf00      	nop
7000818a:	37b0      	adds	r7, #176	@ 0xb0
7000818c:	46bd      	mov	sp, r7
7000818e:	bd80      	pop	{r7, pc}
70008190:	40040000 	.word	0x40040000
70008194:	58024400 	.word	0x58024400
70008198:	58020000 	.word	0x58020000

7000819c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
7000819c:	b580      	push	{r7, lr}
7000819e:	b082      	sub	sp, #8
700081a0:	af00      	add	r7, sp, #0
700081a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
700081a4:	687b      	ldr	r3, [r7, #4]
700081a6:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
700081aa:	687b      	ldr	r3, [r7, #4]
700081ac:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
700081b0:	4619      	mov	r1, r3
700081b2:	4610      	mov	r0, r2
700081b4:	f7fe fc62 	bl	70006a7c <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SetupStageCallback_PostTreatment */

}
700081b8:	bf00      	nop
700081ba:	3708      	adds	r7, #8
700081bc:	46bd      	mov	sp, r7
700081be:	bd80      	pop	{r7, pc}

700081c0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
700081c0:	b580      	push	{r7, lr}
700081c2:	b082      	sub	sp, #8
700081c4:	af00      	add	r7, sp, #0
700081c6:	6078      	str	r0, [r7, #4]
700081c8:	460b      	mov	r3, r1
700081ca:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
700081cc:	687b      	ldr	r3, [r7, #4]
700081ce:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
700081d2:	78fa      	ldrb	r2, [r7, #3]
700081d4:	6879      	ldr	r1, [r7, #4]
700081d6:	4613      	mov	r3, r2
700081d8:	00db      	lsls	r3, r3, #3
700081da:	4413      	add	r3, r2
700081dc:	009b      	lsls	r3, r3, #2
700081de:	440b      	add	r3, r1
700081e0:	f503 7318 	add.w	r3, r3, #608	@ 0x260
700081e4:	681a      	ldr	r2, [r3, #0]
700081e6:	78fb      	ldrb	r3, [r7, #3]
700081e8:	4619      	mov	r1, r3
700081ea:	f7fe fc9c 	bl	70006b26 <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
700081ee:	bf00      	nop
700081f0:	3708      	adds	r7, #8
700081f2:	46bd      	mov	sp, r7
700081f4:	bd80      	pop	{r7, pc}

700081f6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
700081f6:	b580      	push	{r7, lr}
700081f8:	b082      	sub	sp, #8
700081fa:	af00      	add	r7, sp, #0
700081fc:	6078      	str	r0, [r7, #4]
700081fe:	460b      	mov	r3, r1
70008200:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
70008202:	687b      	ldr	r3, [r7, #4]
70008204:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
70008208:	78fa      	ldrb	r2, [r7, #3]
7000820a:	6879      	ldr	r1, [r7, #4]
7000820c:	4613      	mov	r3, r2
7000820e:	00db      	lsls	r3, r3, #3
70008210:	4413      	add	r3, r2
70008212:	009b      	lsls	r3, r3, #2
70008214:	440b      	add	r3, r1
70008216:	3320      	adds	r3, #32
70008218:	681a      	ldr	r2, [r3, #0]
7000821a:	78fb      	ldrb	r3, [r7, #3]
7000821c:	4619      	mov	r1, r3
7000821e:	f7fe fd35 	bl	70006c8c <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
70008222:	bf00      	nop
70008224:	3708      	adds	r7, #8
70008226:	46bd      	mov	sp, r7
70008228:	bd80      	pop	{r7, pc}

7000822a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
7000822a:	b580      	push	{r7, lr}
7000822c:	b082      	sub	sp, #8
7000822e:	af00      	add	r7, sp, #0
70008230:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SofCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SofCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
70008232:	687b      	ldr	r3, [r7, #4]
70008234:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
70008238:	4618      	mov	r0, r3
7000823a:	f7fe fe6f 	bl	70006f1c <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SofCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SofCallback_PostTreatment */
}
7000823e:	bf00      	nop
70008240:	3708      	adds	r7, #8
70008242:	46bd      	mov	sp, r7
70008244:	bd80      	pop	{r7, pc}

70008246 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
70008246:	b580      	push	{r7, lr}
70008248:	b084      	sub	sp, #16
7000824a:	af00      	add	r7, sp, #0
7000824c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
7000824e:	2301      	movs	r3, #1
70008250:	73fb      	strb	r3, [r7, #15]

  if (hpcd->Init.speed == PCD_SPEED_HIGH)
70008252:	687b      	ldr	r3, [r7, #4]
70008254:	79db      	ldrb	r3, [r3, #7]
70008256:	2b00      	cmp	r3, #0
70008258:	d102      	bne.n	70008260 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
7000825a:	2300      	movs	r3, #0
7000825c:	73fb      	strb	r3, [r7, #15]
7000825e:	e008      	b.n	70008272 <HAL_PCD_ResetCallback+0x2c>
  }
  else if (hpcd->Init.speed == PCD_SPEED_FULL)
70008260:	687b      	ldr	r3, [r7, #4]
70008262:	79db      	ldrb	r3, [r3, #7]
70008264:	2b02      	cmp	r3, #2
70008266:	d102      	bne.n	7000826e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
70008268:	2301      	movs	r3, #1
7000826a:	73fb      	strb	r3, [r7, #15]
7000826c:	e001      	b.n	70008272 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
7000826e:	f7f8 fadf 	bl	70000830 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
70008272:	687b      	ldr	r3, [r7, #4]
70008274:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
70008278:	7bfa      	ldrb	r2, [r7, #15]
7000827a:	4611      	mov	r1, r2
7000827c:	4618      	mov	r0, r3
7000827e:	f7fe fe09 	bl	70006e94 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
70008282:	687b      	ldr	r3, [r7, #4]
70008284:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
70008288:	4618      	mov	r0, r3
7000828a:	f7fe fdb1 	bl	70006df0 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
7000828e:	bf00      	nop
70008290:	3710      	adds	r7, #16
70008292:	46bd      	mov	sp, r7
70008294:	bd80      	pop	{r7, pc}
	...

70008298 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
70008298:	b580      	push	{r7, lr}
7000829a:	b082      	sub	sp, #8
7000829c:	af00      	add	r7, sp, #0
7000829e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */

  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
700082a0:	687b      	ldr	r3, [r7, #4]
700082a2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
700082a6:	4618      	mov	r0, r3
700082a8:	f7fe fe04 	bl	70006eb4 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
700082ac:	687b      	ldr	r3, [r7, #4]
700082ae:	7adb      	ldrb	r3, [r3, #11]
700082b0:	2b00      	cmp	r3, #0
700082b2:	d007      	beq.n	700082c4 <HAL_PCD_SuspendCallback+0x2c>
  {
	HAL_SuspendTick();
700082b4:	f7f9 f92a 	bl	7000150c <HAL_SuspendTick>
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
700082b8:	4b04      	ldr	r3, [pc, #16]	@ (700082cc <HAL_PCD_SuspendCallback+0x34>)
700082ba:	691b      	ldr	r3, [r3, #16]
700082bc:	4a03      	ldr	r2, [pc, #12]	@ (700082cc <HAL_PCD_SuspendCallback+0x34>)
700082be:	f043 0306 	orr.w	r3, r3, #6
700082c2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
700082c4:	bf00      	nop
700082c6:	3708      	adds	r7, #8
700082c8:	46bd      	mov	sp, r7
700082ca:	bd80      	pop	{r7, pc}
700082cc:	e000ed00 	.word	0xe000ed00

700082d0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
700082d0:	b580      	push	{r7, lr}
700082d2:	b082      	sub	sp, #8
700082d4:	af00      	add	r7, sp, #0
700082d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
700082d8:	687b      	ldr	r3, [r7, #4]
700082da:	7adb      	ldrb	r3, [r3, #11]
700082dc:	2b00      	cmp	r3, #0
700082de:	d007      	beq.n	700082f0 <HAL_PCD_ResumeCallback+0x20>
  {
    HAL_ResumeTick();
700082e0:	f7f9 f924 	bl	7000152c <HAL_ResumeTick>
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
700082e4:	4b0d      	ldr	r3, [pc, #52]	@ (7000831c <HAL_PCD_ResumeCallback+0x4c>)
700082e6:	691b      	ldr	r3, [r3, #16]
700082e8:	4a0c      	ldr	r2, [pc, #48]	@ (7000831c <HAL_PCD_ResumeCallback+0x4c>)
700082ea:	f023 0306 	bic.w	r3, r3, #6
700082ee:	6113      	str	r3, [r2, #16]

  }
  /* USER CODE END 3 */
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
700082f0:	687b      	ldr	r3, [r7, #4]
700082f2:	681b      	ldr	r3, [r3, #0]
700082f4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
700082f8:	681b      	ldr	r3, [r3, #0]
700082fa:	687a      	ldr	r2, [r7, #4]
700082fc:	6812      	ldr	r2, [r2, #0]
700082fe:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
70008302:	f023 0301 	bic.w	r3, r3, #1
70008306:	6013      	str	r3, [r2, #0]
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
70008308:	687b      	ldr	r3, [r7, #4]
7000830a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
7000830e:	4618      	mov	r0, r3
70008310:	f7fe fdec 	bl	70006eec <USBD_LL_Resume>

  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
70008314:	bf00      	nop
70008316:	3708      	adds	r7, #8
70008318:	46bd      	mov	sp, r7
7000831a:	bd80      	pop	{r7, pc}
7000831c:	e000ed00 	.word	0xe000ed00

70008320 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
70008320:	b580      	push	{r7, lr}
70008322:	b082      	sub	sp, #8
70008324:	af00      	add	r7, sp, #0
70008326:	6078      	str	r0, [r7, #4]
70008328:	460b      	mov	r3, r1
7000832a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_ISOOUTIncompleteCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ISOOUTIncompleteCallback_PreTreatment */
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
7000832c:	687b      	ldr	r3, [r7, #4]
7000832e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
70008332:	78fa      	ldrb	r2, [r7, #3]
70008334:	4611      	mov	r1, r2
70008336:	4618      	mov	r0, r3
70008338:	f7fe fe42 	bl	70006fc0 <USBD_LL_IsoOUTIncomplete>
  /* USER CODE BEGIN HAL_PCD_ISOOUTIncompleteCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ISOOUTIncompleteCallback_PostTreatment */

}
7000833c:	bf00      	nop
7000833e:	3708      	adds	r7, #8
70008340:	46bd      	mov	sp, r7
70008342:	bd80      	pop	{r7, pc}

70008344 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
70008344:	b580      	push	{r7, lr}
70008346:	b082      	sub	sp, #8
70008348:	af00      	add	r7, sp, #0
7000834a:	6078      	str	r0, [r7, #4]
7000834c:	460b      	mov	r3, r1
7000834e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_ISOINIncompleteCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ISOINIncompleteCallback_PreTreatment */
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
70008350:	687b      	ldr	r3, [r7, #4]
70008352:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
70008356:	78fa      	ldrb	r2, [r7, #3]
70008358:	4611      	mov	r1, r2
7000835a:	4618      	mov	r0, r3
7000835c:	f7fe fdfe 	bl	70006f5c <USBD_LL_IsoINIncomplete>

  /* USER CODE BEGIN HAL_PCD_ISOINIncompleteCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ISOINIncompleteCallback_PostTreatment */
}
70008360:	bf00      	nop
70008362:	3708      	adds	r7, #8
70008364:	46bd      	mov	sp, r7
70008366:	bd80      	pop	{r7, pc}

70008368 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
70008368:	b580      	push	{r7, lr}
7000836a:	b082      	sub	sp, #8
7000836c:	af00      	add	r7, sp, #0
7000836e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ConnectCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ConnectCallback_PreTreatment */
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
70008370:	687b      	ldr	r3, [r7, #4]
70008372:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
70008376:	4618      	mov	r0, r3
70008378:	f7fe fe54 	bl	70007024 <USBD_LL_DevConnected>
  /* USER CODE BEGIN HAL_PCD_ConnectCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ConnectCallback_PostTreatment */
}
7000837c:	bf00      	nop
7000837e:	3708      	adds	r7, #8
70008380:	46bd      	mov	sp, r7
70008382:	bd80      	pop	{r7, pc}

70008384 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
70008384:	b580      	push	{r7, lr}
70008386:	b082      	sub	sp, #8
70008388:	af00      	add	r7, sp, #0
7000838a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_DisconnectCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DisconnectCallback_PreTreatment */
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
7000838c:	687b      	ldr	r3, [r7, #4]
7000838e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
70008392:	4618      	mov	r0, r3
70008394:	f7fe fe51 	bl	7000703a <USBD_LL_DevDisconnected>
  /* USER CODE BEGIN HAL_PCD_DisconnectCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DisconnectCallback_PostTreatment */
}
70008398:	bf00      	nop
7000839a:	3708      	adds	r7, #8
7000839c:	46bd      	mov	sp, r7
7000839e:	bd80      	pop	{r7, pc}

700083a0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
700083a0:	b580      	push	{r7, lr}
700083a2:	b082      	sub	sp, #8
700083a4:	af00      	add	r7, sp, #0
700083a6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_HS) {
700083a8:	687b      	ldr	r3, [r7, #4]
700083aa:	781b      	ldrb	r3, [r3, #0]
700083ac:	2b01      	cmp	r3, #1
700083ae:	d13c      	bne.n	7000842a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_HS.pData = pdev;
700083b0:	4a20      	ldr	r2, [pc, #128]	@ (70008434 <USBD_LL_Init+0x94>)
700083b2:	687b      	ldr	r3, [r7, #4]
700083b4:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_HS;
700083b8:	687b      	ldr	r3, [r7, #4]
700083ba:	4a1e      	ldr	r2, [pc, #120]	@ (70008434 <USBD_LL_Init+0x94>)
700083bc:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
700083c0:	4b1c      	ldr	r3, [pc, #112]	@ (70008434 <USBD_LL_Init+0x94>)
700083c2:	4a1d      	ldr	r2, [pc, #116]	@ (70008438 <USBD_LL_Init+0x98>)
700083c4:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
700083c6:	4b1b      	ldr	r3, [pc, #108]	@ (70008434 <USBD_LL_Init+0x94>)
700083c8:	2209      	movs	r2, #9
700083ca:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_HIGH;
700083cc:	4b19      	ldr	r3, [pc, #100]	@ (70008434 <USBD_LL_Init+0x94>)
700083ce:	2200      	movs	r2, #0
700083d0:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_HS_EMBEDDED_PHY;
700083d2:	4b18      	ldr	r3, [pc, #96]	@ (70008434 <USBD_LL_Init+0x94>)
700083d4:	2203      	movs	r2, #3
700083d6:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
700083d8:	4b16      	ldr	r3, [pc, #88]	@ (70008434 <USBD_LL_Init+0x94>)
700083da:	2200      	movs	r2, #0
700083dc:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_HS.Init.Sof_enable = ENABLE;
700083de:	4b15      	ldr	r3, [pc, #84]	@ (70008434 <USBD_LL_Init+0x94>)
700083e0:	2201      	movs	r2, #1
700083e2:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
700083e4:	4b13      	ldr	r3, [pc, #76]	@ (70008434 <USBD_LL_Init+0x94>)
700083e6:	2200      	movs	r2, #0
700083e8:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
700083ea:	4b12      	ldr	r3, [pc, #72]	@ (70008434 <USBD_LL_Init+0x94>)
700083ec:	2200      	movs	r2, #0
700083ee:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
700083f0:	4b10      	ldr	r3, [pc, #64]	@ (70008434 <USBD_LL_Init+0x94>)
700083f2:	2200      	movs	r2, #0
700083f4:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
700083f6:	4b0f      	ldr	r3, [pc, #60]	@ (70008434 <USBD_LL_Init+0x94>)
700083f8:	2200      	movs	r2, #0
700083fa:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
700083fc:	480d      	ldr	r0, [pc, #52]	@ (70008434 <USBD_LL_Init+0x94>)
700083fe:	f7f9 fd07 	bl	70001e10 <HAL_PCD_Init>
70008402:	4603      	mov	r3, r0
70008404:	2b00      	cmp	r3, #0
70008406:	d001      	beq.n	7000840c <USBD_LL_Init+0x6c>
  {
    Error_Handler();
70008408:	f7f8 fa12 	bl	70000830 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_HS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN USB_HS_FIFO_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
7000840c:	f44f 7100 	mov.w	r1, #512	@ 0x200
70008410:	4808      	ldr	r0, [pc, #32]	@ (70008434 <USBD_LL_Init+0x94>)
70008412:	f7fa ff50 	bl	700032b6 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x40);
70008416:	2240      	movs	r2, #64	@ 0x40
70008418:	2100      	movs	r1, #0
7000841a:	4806      	ldr	r0, [pc, #24]	@ (70008434 <USBD_LL_Init+0x94>)
7000841c:	f7fa ff04 	bl	70003228 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x80);
70008420:	2280      	movs	r2, #128	@ 0x80
70008422:	2101      	movs	r1, #1
70008424:	4803      	ldr	r0, [pc, #12]	@ (70008434 <USBD_LL_Init+0x94>)
70008426:	f7fa feff 	bl	70003228 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END USB_HS_FIFO_Configuration */
  }
  return USBD_OK;
7000842a:	2300      	movs	r3, #0
}
7000842c:	4618      	mov	r0, r3
7000842e:	3708      	adds	r7, #8
70008430:	46bd      	mov	sp, r7
70008432:	bd80      	pop	{r7, pc}
70008434:	2404b6d8 	.word	0x2404b6d8
70008438:	40040000 	.word	0x40040000

7000843c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
7000843c:	b580      	push	{r7, lr}
7000843e:	b084      	sub	sp, #16
70008440:	af00      	add	r7, sp, #0
70008442:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
70008444:	2300      	movs	r3, #0
70008446:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
70008448:	2300      	movs	r3, #0
7000844a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
7000844c:	687b      	ldr	r3, [r7, #4]
7000844e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
70008452:	4618      	mov	r0, r3
70008454:	f7f9 fdf4 	bl	70002040 <HAL_PCD_Start>
70008458:	4603      	mov	r3, r0
7000845a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
7000845c:	7bfb      	ldrb	r3, [r7, #15]
7000845e:	4618      	mov	r0, r3
70008460:	f000 f930 	bl	700086c4 <USBD_Get_USB_Status>
70008464:	4603      	mov	r3, r0
70008466:	73bb      	strb	r3, [r7, #14]

  return usb_status;
70008468:	7bbb      	ldrb	r3, [r7, #14]
}
7000846a:	4618      	mov	r0, r3
7000846c:	3710      	adds	r7, #16
7000846e:	46bd      	mov	sp, r7
70008470:	bd80      	pop	{r7, pc}

70008472 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
70008472:	b580      	push	{r7, lr}
70008474:	b084      	sub	sp, #16
70008476:	af00      	add	r7, sp, #0
70008478:	6078      	str	r0, [r7, #4]
7000847a:	4608      	mov	r0, r1
7000847c:	4611      	mov	r1, r2
7000847e:	461a      	mov	r2, r3
70008480:	4603      	mov	r3, r0
70008482:	70fb      	strb	r3, [r7, #3]
70008484:	460b      	mov	r3, r1
70008486:	70bb      	strb	r3, [r7, #2]
70008488:	4613      	mov	r3, r2
7000848a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
7000848c:	2300      	movs	r3, #0
7000848e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
70008490:	2300      	movs	r3, #0
70008492:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
70008494:	687b      	ldr	r3, [r7, #4]
70008496:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
7000849a:	78bb      	ldrb	r3, [r7, #2]
7000849c:	883a      	ldrh	r2, [r7, #0]
7000849e:	78f9      	ldrb	r1, [r7, #3]
700084a0:	f7fa faf5 	bl	70002a8e <HAL_PCD_EP_Open>
700084a4:	4603      	mov	r3, r0
700084a6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
700084a8:	7bfb      	ldrb	r3, [r7, #15]
700084aa:	4618      	mov	r0, r3
700084ac:	f000 f90a 	bl	700086c4 <USBD_Get_USB_Status>
700084b0:	4603      	mov	r3, r0
700084b2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
700084b4:	7bbb      	ldrb	r3, [r7, #14]
}
700084b6:	4618      	mov	r0, r3
700084b8:	3710      	adds	r7, #16
700084ba:	46bd      	mov	sp, r7
700084bc:	bd80      	pop	{r7, pc}

700084be <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
700084be:	b580      	push	{r7, lr}
700084c0:	b084      	sub	sp, #16
700084c2:	af00      	add	r7, sp, #0
700084c4:	6078      	str	r0, [r7, #4]
700084c6:	460b      	mov	r3, r1
700084c8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
700084ca:	2300      	movs	r3, #0
700084cc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
700084ce:	2300      	movs	r3, #0
700084d0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
700084d2:	687b      	ldr	r3, [r7, #4]
700084d4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
700084d8:	78fa      	ldrb	r2, [r7, #3]
700084da:	4611      	mov	r1, r2
700084dc:	4618      	mov	r0, r3
700084de:	f7fa fb40 	bl	70002b62 <HAL_PCD_EP_Close>
700084e2:	4603      	mov	r3, r0
700084e4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
700084e6:	7bfb      	ldrb	r3, [r7, #15]
700084e8:	4618      	mov	r0, r3
700084ea:	f000 f8eb 	bl	700086c4 <USBD_Get_USB_Status>
700084ee:	4603      	mov	r3, r0
700084f0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
700084f2:	7bbb      	ldrb	r3, [r7, #14]
}
700084f4:	4618      	mov	r0, r3
700084f6:	3710      	adds	r7, #16
700084f8:	46bd      	mov	sp, r7
700084fa:	bd80      	pop	{r7, pc}

700084fc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
700084fc:	b580      	push	{r7, lr}
700084fe:	b084      	sub	sp, #16
70008500:	af00      	add	r7, sp, #0
70008502:	6078      	str	r0, [r7, #4]
70008504:	460b      	mov	r3, r1
70008506:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
70008508:	2300      	movs	r3, #0
7000850a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
7000850c:	2300      	movs	r3, #0
7000850e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
70008510:	687b      	ldr	r3, [r7, #4]
70008512:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
70008516:	78fa      	ldrb	r2, [r7, #3]
70008518:	4611      	mov	r1, r2
7000851a:	4618      	mov	r0, r3
7000851c:	f7fa fbe0 	bl	70002ce0 <HAL_PCD_EP_SetStall>
70008520:	4603      	mov	r3, r0
70008522:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
70008524:	7bfb      	ldrb	r3, [r7, #15]
70008526:	4618      	mov	r0, r3
70008528:	f000 f8cc 	bl	700086c4 <USBD_Get_USB_Status>
7000852c:	4603      	mov	r3, r0
7000852e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
70008530:	7bbb      	ldrb	r3, [r7, #14]
}
70008532:	4618      	mov	r0, r3
70008534:	3710      	adds	r7, #16
70008536:	46bd      	mov	sp, r7
70008538:	bd80      	pop	{r7, pc}

7000853a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
7000853a:	b580      	push	{r7, lr}
7000853c:	b084      	sub	sp, #16
7000853e:	af00      	add	r7, sp, #0
70008540:	6078      	str	r0, [r7, #4]
70008542:	460b      	mov	r3, r1
70008544:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
70008546:	2300      	movs	r3, #0
70008548:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
7000854a:	2300      	movs	r3, #0
7000854c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
7000854e:	687b      	ldr	r3, [r7, #4]
70008550:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
70008554:	78fa      	ldrb	r2, [r7, #3]
70008556:	4611      	mov	r1, r2
70008558:	4618      	mov	r0, r3
7000855a:	f7fa fc24 	bl	70002da6 <HAL_PCD_EP_ClrStall>
7000855e:	4603      	mov	r3, r0
70008560:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
70008562:	7bfb      	ldrb	r3, [r7, #15]
70008564:	4618      	mov	r0, r3
70008566:	f000 f8ad 	bl	700086c4 <USBD_Get_USB_Status>
7000856a:	4603      	mov	r3, r0
7000856c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
7000856e:	7bbb      	ldrb	r3, [r7, #14]
}
70008570:	4618      	mov	r0, r3
70008572:	3710      	adds	r7, #16
70008574:	46bd      	mov	sp, r7
70008576:	bd80      	pop	{r7, pc}

70008578 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
70008578:	b480      	push	{r7}
7000857a:	b085      	sub	sp, #20
7000857c:	af00      	add	r7, sp, #0
7000857e:	6078      	str	r0, [r7, #4]
70008580:	460b      	mov	r3, r1
70008582:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
70008584:	687b      	ldr	r3, [r7, #4]
70008586:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
7000858a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
7000858c:	f997 3003 	ldrsb.w	r3, [r7, #3]
70008590:	2b00      	cmp	r3, #0
70008592:	da0b      	bge.n	700085ac <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
70008594:	78fb      	ldrb	r3, [r7, #3]
70008596:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
7000859a:	68f9      	ldr	r1, [r7, #12]
7000859c:	4613      	mov	r3, r2
7000859e:	00db      	lsls	r3, r3, #3
700085a0:	4413      	add	r3, r2
700085a2:	009b      	lsls	r3, r3, #2
700085a4:	440b      	add	r3, r1
700085a6:	3316      	adds	r3, #22
700085a8:	781b      	ldrb	r3, [r3, #0]
700085aa:	e00b      	b.n	700085c4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
700085ac:	78fb      	ldrb	r3, [r7, #3]
700085ae:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
700085b2:	68f9      	ldr	r1, [r7, #12]
700085b4:	4613      	mov	r3, r2
700085b6:	00db      	lsls	r3, r3, #3
700085b8:	4413      	add	r3, r2
700085ba:	009b      	lsls	r3, r3, #2
700085bc:	440b      	add	r3, r1
700085be:	f203 2356 	addw	r3, r3, #598	@ 0x256
700085c2:	781b      	ldrb	r3, [r3, #0]
  }
}
700085c4:	4618      	mov	r0, r3
700085c6:	3714      	adds	r7, #20
700085c8:	46bd      	mov	sp, r7
700085ca:	f85d 7b04 	ldr.w	r7, [sp], #4
700085ce:	4770      	bx	lr

700085d0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
700085d0:	b580      	push	{r7, lr}
700085d2:	b084      	sub	sp, #16
700085d4:	af00      	add	r7, sp, #0
700085d6:	6078      	str	r0, [r7, #4]
700085d8:	460b      	mov	r3, r1
700085da:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
700085dc:	2300      	movs	r3, #0
700085de:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
700085e0:	2300      	movs	r3, #0
700085e2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
700085e4:	687b      	ldr	r3, [r7, #4]
700085e6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
700085ea:	78fa      	ldrb	r2, [r7, #3]
700085ec:	4611      	mov	r1, r2
700085ee:	4618      	mov	r0, r3
700085f0:	f7fa fa29 	bl	70002a46 <HAL_PCD_SetAddress>
700085f4:	4603      	mov	r3, r0
700085f6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
700085f8:	7bfb      	ldrb	r3, [r7, #15]
700085fa:	4618      	mov	r0, r3
700085fc:	f000 f862 	bl	700086c4 <USBD_Get_USB_Status>
70008600:	4603      	mov	r3, r0
70008602:	73bb      	strb	r3, [r7, #14]

  return usb_status;
70008604:	7bbb      	ldrb	r3, [r7, #14]
}
70008606:	4618      	mov	r0, r3
70008608:	3710      	adds	r7, #16
7000860a:	46bd      	mov	sp, r7
7000860c:	bd80      	pop	{r7, pc}

7000860e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
7000860e:	b580      	push	{r7, lr}
70008610:	b086      	sub	sp, #24
70008612:	af00      	add	r7, sp, #0
70008614:	60f8      	str	r0, [r7, #12]
70008616:	607a      	str	r2, [r7, #4]
70008618:	603b      	str	r3, [r7, #0]
7000861a:	460b      	mov	r3, r1
7000861c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
7000861e:	2300      	movs	r3, #0
70008620:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
70008622:	2300      	movs	r3, #0
70008624:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
70008626:	68fb      	ldr	r3, [r7, #12]
70008628:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
7000862c:	7af9      	ldrb	r1, [r7, #11]
7000862e:	683b      	ldr	r3, [r7, #0]
70008630:	687a      	ldr	r2, [r7, #4]
70008632:	f7fa fb1b 	bl	70002c6c <HAL_PCD_EP_Transmit>
70008636:	4603      	mov	r3, r0
70008638:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
7000863a:	7dfb      	ldrb	r3, [r7, #23]
7000863c:	4618      	mov	r0, r3
7000863e:	f000 f841 	bl	700086c4 <USBD_Get_USB_Status>
70008642:	4603      	mov	r3, r0
70008644:	75bb      	strb	r3, [r7, #22]

  return usb_status;
70008646:	7dbb      	ldrb	r3, [r7, #22]
}
70008648:	4618      	mov	r0, r3
7000864a:	3718      	adds	r7, #24
7000864c:	46bd      	mov	sp, r7
7000864e:	bd80      	pop	{r7, pc}

70008650 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
70008650:	b580      	push	{r7, lr}
70008652:	b086      	sub	sp, #24
70008654:	af00      	add	r7, sp, #0
70008656:	60f8      	str	r0, [r7, #12]
70008658:	607a      	str	r2, [r7, #4]
7000865a:	603b      	str	r3, [r7, #0]
7000865c:	460b      	mov	r3, r1
7000865e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
70008660:	2300      	movs	r3, #0
70008662:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
70008664:	2300      	movs	r3, #0
70008666:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
70008668:	68fb      	ldr	r3, [r7, #12]
7000866a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
7000866e:	7af9      	ldrb	r1, [r7, #11]
70008670:	683b      	ldr	r3, [r7, #0]
70008672:	687a      	ldr	r2, [r7, #4]
70008674:	f7fa fabf 	bl	70002bf6 <HAL_PCD_EP_Receive>
70008678:	4603      	mov	r3, r0
7000867a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
7000867c:	7dfb      	ldrb	r3, [r7, #23]
7000867e:	4618      	mov	r0, r3
70008680:	f000 f820 	bl	700086c4 <USBD_Get_USB_Status>
70008684:	4603      	mov	r3, r0
70008686:	75bb      	strb	r3, [r7, #22]

  return usb_status;
70008688:	7dbb      	ldrb	r3, [r7, #22]
}
7000868a:	4618      	mov	r0, r3
7000868c:	3718      	adds	r7, #24
7000868e:	46bd      	mov	sp, r7
70008690:	bd80      	pop	{r7, pc}
	...

70008694 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
70008694:	b480      	push	{r7}
70008696:	b083      	sub	sp, #12
70008698:	af00      	add	r7, sp, #0
7000869a:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CUSTOM_HID_HandleTypeDef)/4+1)];/* On 32-bit boundary */
  return mem;
7000869c:	4b03      	ldr	r3, [pc, #12]	@ (700086ac <USBD_static_malloc+0x18>)
}
7000869e:	4618      	mov	r0, r3
700086a0:	370c      	adds	r7, #12
700086a2:	46bd      	mov	sp, r7
700086a4:	f85d 7b04 	ldr.w	r7, [sp], #4
700086a8:	4770      	bx	lr
700086aa:	bf00      	nop
700086ac:	2404bbbc 	.word	0x2404bbbc

700086b0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
700086b0:	b480      	push	{r7}
700086b2:	b083      	sub	sp, #12
700086b4:	af00      	add	r7, sp, #0
700086b6:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
700086b8:	bf00      	nop
700086ba:	370c      	adds	r7, #12
700086bc:	46bd      	mov	sp, r7
700086be:	f85d 7b04 	ldr.w	r7, [sp], #4
700086c2:	4770      	bx	lr

700086c4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
700086c4:	b480      	push	{r7}
700086c6:	b085      	sub	sp, #20
700086c8:	af00      	add	r7, sp, #0
700086ca:	4603      	mov	r3, r0
700086cc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
700086ce:	2300      	movs	r3, #0
700086d0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
700086d2:	79fb      	ldrb	r3, [r7, #7]
700086d4:	2b03      	cmp	r3, #3
700086d6:	d817      	bhi.n	70008708 <USBD_Get_USB_Status+0x44>
700086d8:	a201      	add	r2, pc, #4	@ (adr r2, 700086e0 <USBD_Get_USB_Status+0x1c>)
700086da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
700086de:	bf00      	nop
700086e0:	700086f1 	.word	0x700086f1
700086e4:	700086f7 	.word	0x700086f7
700086e8:	700086fd 	.word	0x700086fd
700086ec:	70008703 	.word	0x70008703
  {
    case HAL_OK :
      usb_status = USBD_OK;
700086f0:	2300      	movs	r3, #0
700086f2:	73fb      	strb	r3, [r7, #15]
    break;
700086f4:	e00b      	b.n	7000870e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
700086f6:	2303      	movs	r3, #3
700086f8:	73fb      	strb	r3, [r7, #15]
    break;
700086fa:	e008      	b.n	7000870e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
700086fc:	2301      	movs	r3, #1
700086fe:	73fb      	strb	r3, [r7, #15]
    break;
70008700:	e005      	b.n	7000870e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
70008702:	2303      	movs	r3, #3
70008704:	73fb      	strb	r3, [r7, #15]
    break;
70008706:	e002      	b.n	7000870e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
70008708:	2303      	movs	r3, #3
7000870a:	73fb      	strb	r3, [r7, #15]
    break;
7000870c:	bf00      	nop
  }
  return usb_status;
7000870e:	7bfb      	ldrb	r3, [r7, #15]
}
70008710:	4618      	mov	r0, r3
70008712:	3714      	adds	r7, #20
70008714:	46bd      	mov	sp, r7
70008716:	f85d 7b04 	ldr.w	r7, [sp], #4
7000871a:	4770      	bx	lr

7000871c <memset>:
7000871c:	4402      	add	r2, r0
7000871e:	4603      	mov	r3, r0
70008720:	4293      	cmp	r3, r2
70008722:	d100      	bne.n	70008726 <memset+0xa>
70008724:	4770      	bx	lr
70008726:	f803 1b01 	strb.w	r1, [r3], #1
7000872a:	e7f9      	b.n	70008720 <memset+0x4>

7000872c <__libc_init_array>:
7000872c:	b570      	push	{r4, r5, r6, lr}
7000872e:	4d0d      	ldr	r5, [pc, #52]	@ (70008764 <__libc_init_array+0x38>)
70008730:	4c0d      	ldr	r4, [pc, #52]	@ (70008768 <__libc_init_array+0x3c>)
70008732:	1b64      	subs	r4, r4, r5
70008734:	10a4      	asrs	r4, r4, #2
70008736:	2600      	movs	r6, #0
70008738:	42a6      	cmp	r6, r4
7000873a:	d109      	bne.n	70008750 <__libc_init_array+0x24>
7000873c:	4d0b      	ldr	r5, [pc, #44]	@ (7000876c <__libc_init_array+0x40>)
7000873e:	4c0c      	ldr	r4, [pc, #48]	@ (70008770 <__libc_init_array+0x44>)
70008740:	f000 f826 	bl	70008790 <_init>
70008744:	1b64      	subs	r4, r4, r5
70008746:	10a4      	asrs	r4, r4, #2
70008748:	2600      	movs	r6, #0
7000874a:	42a6      	cmp	r6, r4
7000874c:	d105      	bne.n	7000875a <__libc_init_array+0x2e>
7000874e:	bd70      	pop	{r4, r5, r6, pc}
70008750:	f855 3b04 	ldr.w	r3, [r5], #4
70008754:	4798      	blx	r3
70008756:	3601      	adds	r6, #1
70008758:	e7ee      	b.n	70008738 <__libc_init_array+0xc>
7000875a:	f855 3b04 	ldr.w	r3, [r5], #4
7000875e:	4798      	blx	r3
70008760:	3601      	adds	r6, #1
70008762:	e7f2      	b.n	7000874a <__libc_init_array+0x1e>
70008764:	70008810 	.word	0x70008810
70008768:	70008810 	.word	0x70008810
7000876c:	70008810 	.word	0x70008810
70008770:	70008814 	.word	0x70008814

70008774 <memcpy>:
70008774:	440a      	add	r2, r1
70008776:	4291      	cmp	r1, r2
70008778:	f100 33ff 	add.w	r3, r0, #4294967295
7000877c:	d100      	bne.n	70008780 <memcpy+0xc>
7000877e:	4770      	bx	lr
70008780:	b510      	push	{r4, lr}
70008782:	f811 4b01 	ldrb.w	r4, [r1], #1
70008786:	f803 4f01 	strb.w	r4, [r3, #1]!
7000878a:	4291      	cmp	r1, r2
7000878c:	d1f9      	bne.n	70008782 <memcpy+0xe>
7000878e:	bd10      	pop	{r4, pc}

70008790 <_init>:
70008790:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
70008792:	bf00      	nop
70008794:	bcf8      	pop	{r3, r4, r5, r6, r7}
70008796:	bc08      	pop	{r3}
70008798:	469e      	mov	lr, r3
7000879a:	4770      	bx	lr

7000879c <_fini>:
7000879c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
7000879e:	bf00      	nop
700087a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
700087a2:	bc08      	pop	{r3}
700087a4:	469e      	mov	lr, r3
700087a6:	4770      	bx	lr
