// Copyright (C) 2023 Intel Corporation
//
// Permission is hereby granted, free of charge, to any person obtaining a copy
// of this software and associated documentation files (the "Software"),
// to deal in the Software without restriction, including without limitation
// the rights to use, copy, modify, merge, publish, distribute, sublicense,
// and/or sell copies of the Software, and to permit persons to whom
// the Software is furnished to do so, subject to the following conditions:
//
// The above copyright notice and this permission notice shall be included
// in all copies or substantial portions of the Software.
//
// THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
// OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
// FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
// THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES
// OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
// ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE
// OR OTHER DEALINGS IN THE SOFTWARE.
//
// SPDX-License-Identifier: MIT

/**
 * @file helpers.c
 * @brief Common TDX API flow helper functions
 */

#include "helpers.h"
#include "x86_defs/mktme.h"
#include "x86_defs/vmcs_defs.h"
#include "tdx_api_defs.h"
#include CPUID_CONFIGURATIONS_HEADER
#include MSR_CONFIG_LOOKUP_HEADER
#include TDR_TDCS_FIELDS_LOOKUP_HEADER
#include "accessors/ia32_accessors.h"
#include "accessors/vt_accessors.h"
#include "memory_handlers/keyhole_manager.h"
#include "memory_handlers/sept_manager.h"
#include "data_structures/td_vmcs_init.h"
#include "td_transitions/td_exit.h"
#include "td_dispatcher/tdx_td_dispatcher.h"
#include "td_dispatcher/vm_exits/td_vmexit.h"
#include "virt_msr_helpers.h"
#include "crypto/sha384.h"

#include "data_structures/tdxio/iommu_defs.h"

#if (!defined(__cplusplus))
void* memset(void *str, int c, uint32_t n)
{
    basic_memset((uint64_t)str, n, (uint8_t)c, n);

    return str;
}
#endif // (!defined(__cplusplus))

api_error_code_e program_mktme_keys(uint16_t hkid)
{
	mktme_key_program_t mktme_key_program;
	api_error_code_e    return_val = UNINITIALIZE_ERROR;
	uint64_t            pconfig_return_code;

	basic_memset_to_zero(&mktme_key_program, sizeof(mktme_key_program_t));

	// set the command, hkid as keyid and encryption algorithm
	mktme_key_program.keyid_ctrl.command = MKTME_KEYID_SET_KEY_RANDOM;

	mktme_key_program.keyid = hkid;

    if (get_sysinfo_table()->mcheck_fields.tdx_without_integrity)
    {
        if (get_global_data()->plt_common_config.ia32_tme_activate.algs_aes_xts_256)
        {
            mktme_key_program.keyid_ctrl.enc_algo = AES_XTS_256;
        }
        else
        {
            mktme_key_program.keyid_ctrl.enc_algo = AES_XTS_128;
        }
    }
    else
    {
        if (get_global_data()->plt_common_config.ia32_tme_activate.algs_aes_xts_256_with_integrity)
        {
            mktme_key_program.keyid_ctrl.enc_algo = AES_XTS_256_WITH_INTEGRITY;
        }
        else
        {
            mktme_key_program.keyid_ctrl.enc_algo = AES_XTS_128_WITH_INTEGRITY;
        }
    }

	// Execute the PCONFIG instruction with the updated struct and return
	pconfig_return_code = ia32_mktme_key_program(&mktme_key_program);

    if (pconfig_return_code != MKTME_PROG_SUCCESS)
    {
        TDX_ERROR("pconfig_return_code = %llx\n", pconfig_return_code);
        if (pconfig_return_code == MKTME_DEVICE_BUSY)
        {
            return_val = api_error_with_operand_id(TDX_OPERAND_BUSY, OPERAND_ID_KET);
            TDX_ERROR("Failed to program an MKTME key due to lock on KET\n");
            goto EXIT;
        }
        else if (pconfig_return_code == MKTME_ENTROPY_ERROR)
        {
            return_val = TDX_KEY_GENERATION_FAILED;
            TDX_ERROR("Failed to generate a key for the MKTME engine\n");
            goto EXIT;
        }
        else
        {
            // unexpected - FATAL ERROR
            fatal_error(FATAL_ERROR_ID_33, FATAL_INFO_FORMAT_BASIC_INFO, NULL);
        }
    }

    return_val = TDX_SUCCESS;
EXIT:
    return return_val;
}

void basic_memset(uint64_t dst, uint64_t dst_bytes, uint8_t val, uint64_t nbytes)
{
    tdx_sanity_check (dst_bytes >= nbytes, FATAL_ERROR_ID_176, 2);

    volatile uint64_t junk_a, junk_c;

    _ASM_VOLATILE_ ("cld\n"
                    "rep; stosb;"
                    :"=D"(junk_a), "=c"(junk_c) // marking that RDI is changing
                    :"c"(nbytes), "a"(val), "D"(dst)
                    :"memory", "cc");
}

void basic_memset_to_zero(void * dst, uint64_t nbytes)
{
    basic_memset((uint64_t)dst, nbytes, 0, nbytes);
}

void cache_aligned_copy_direct(uint64_t src, uint64_t dst, uint64_t size)
{
    uint64_t i = 0;

    tdx_debug_assert(!((src % MOVDIR64_CHUNK_SIZE) || (dst % MOVDIR64_CHUNK_SIZE) ||
                       (size % MOVDIR64_CHUNK_SIZE)));

    //To convert from size in bytes to cacheline steps (64bytes), shift by 6:
    //1 << 6 = 64;  64 >> 6 = 1
    for (i = 0; i < (size >> 6 ); i++)
    {
        movdir64b((void *)(src + (i << 6)), dst + (i << 6));
    }
    mfence();
}

api_error_code_e non_shared_hpa_metadata_check_and_lock(
        pa_t hpa,
        lock_type_t lock_type,
        page_type_t expected_pt,
        page_size_t target_size,
        bool_t walk_to_target_size,
        bool_t is_guest,
        pamt_block_t* pamt_block,
        pamt_walk_result_t* pamt_walk_result
        )
{
    // 1) Check that the operand’s HPA is within a TDMR (Trust Domain Memory Range) which is covered by a PAMT.
    if (!pamt_get_block(hpa, pamt_block))
    {
        TDX_ERROR("pamt_get_block error hpa = 0x%llx\n", hpa.raw);
        return TDX_OPERAND_ADDR_RANGE_ERROR;
    }

    // 2) Find the PAMT entry for the page and verify that its metadata is as expected.
    api_error_code_e errc = pamt_walk(hpa, *pamt_block, lock_type, target_size,
                                      walk_to_target_size, is_guest, pamt_walk_result);

    if (errc != TDX_SUCCESS)
    {
        TDX_ERROR("pamt_walk error - 0x%llx\n", errc);
        return errc;
    }

    if (walk_to_target_size && (target_size != pamt_walk_result->level_reached))
    {
        errc = TDX_PAGE_METADATA_INCORRECT;

        if (get_global_data()->dynamic_pamt_enabled &&
            (pamt_walk_result->level_reached == PT_2MB) &&
            (pamt_walk_result->pamt_entry_p->pt == PT_NDA) &&
            (expected_pt == PT_NDA))
        {
            errc = TDX_MISSING_PAMT_PAGE_PAIR;
        }

        TDX_ERROR("PAMT entry level = %d , Expected level = %d\n", pamt_walk_result->level_reached, target_size);
        pamt_unwalk(pamt_walk_result);

        return errc;
    }

    if (pamt_walk_result->pamt_entry_p->pt != expected_pt)
    {
        TDX_ERROR("pamt_entry_lp->pt = %d , expected_pt = %d\n", pamt_walk_result->pamt_entry_p->pt, expected_pt);
        pamt_unwalk(pamt_walk_result);
        return TDX_PAGE_METADATA_INCORRECT;
    }

    if (get_global_data()->dynamic_pamt_enabled && (pamt_walk_result->pamt_entry_p->pt == PT_NDA) &&
        dynamic_pamt_4k_bitmap_get(pamt_block, hpa.raw))
    {
        TDX_ERROR("Requested page at HPA 0x%llx is actually used a dynamic PAMT\n", hpa);
        pamt_unwalk(pamt_walk_result);
        return TDX_PAGE_METADATA_INCORRECT;
    }

    return TDX_SUCCESS;
}

pa_t assign_hkid_to_hpa(tdr_t* tdr_p, pa_t hpa)
{
    uint16_t hkid;

    // 1) If the target page is TDR (given TDR pointer is NULL), then use the TDX-SEAM global private HKID.

    if (tdr_p == NULL)
    {
        hkid = get_global_data()->hkid;
    }
    // 2) Else, read the HKID value associated with the TD from the TDR page.
    else
    {
        hkid = tdr_p->key_management_fields.hkid;
    }

    return set_hkid_to_pa(hpa, hkid);
}

api_error_code_e shared_hpa_check(pa_t hpa, uint64_t size)
{
    // 1) Check that no bits above MAX_PA are set

    if (!is_pa_smaller_than_max_pa(hpa.raw))
    {
        return TDX_OPERAND_INVALID;
    }

    // 2) Check that the provided HPA is outside SEAMRR.

    uint64_t seamrr_base = get_global_data()->seamrr_base;
    uint64_t seamrr_size = get_global_data()->seamrr_size;

    // SEAMRR and HPA+page ranges are not expected cause integer overflow
    // SEAMRR base and size are both 32 bits,
    // HPA is checked to be smaller than MAX_PA in above check
    // If there's still somehow an unexpected overflow, ot will be caught by the check inside is_overlap()
    if (is_overlap(get_addr_from_pa(hpa), size, seamrr_base, seamrr_size))
    {
        return TDX_OPERAND_INVALID;
    }

    // 3) Check that HKID bits in the HPA are in the range configured for shared HKIDs (0 to MAX_MKTME_HKIDS – 1).

    if ((uint64_t)get_hkid_from_pa(hpa) >= get_global_data()->private_hkid_min)
    {
        return TDX_OPERAND_INVALID;
    }

    return TDX_SUCCESS;
}

api_error_code_e shared_hpa_check_with_pwr_2_alignment(pa_t hpa, uint64_t size)
{
    if (!is_addr_aligned_pwr_of_2(hpa.raw, size))
    {
        return TDX_OPERAND_INVALID;
    }

    return shared_hpa_check(hpa, size);
}

api_error_code_e hpa_check_with_pwr_2_alignment(pa_t hpa, uint64_t size)
{
    // 1) Check  page alignment
    if (!is_addr_aligned_pwr_of_2(hpa.raw, size))
    {
        return TDX_OPERAND_INVALID;
    }

    // 2) Check that No HKID bits are set
    if (get_hkid_from_pa(hpa) != 0)
    {
        return TDX_OPERAND_INVALID;
    }

    // 3) Check that no bits above MAX_PA are set
    if (!is_pa_smaller_than_max_pa(hpa.raw))
    {
        return TDX_OPERAND_INVALID;
    }

    return TDX_SUCCESS;
}

api_error_type check_lock_and_map_explicit_private_4k_hpa(
        pa_t hpa,
        uint64_t operand_id,
        tdr_t* tdr_p,
        mapping_type_t mapping_type,
        lock_type_t lock_type,
        page_type_t expected_pt,
        pamt_walk_result_t* pamt_walk_result,
        bool_t* is_locked,
        void**         la)
{
    api_error_type errc;

    errc = check_and_lock_explicit_4k_private_hpa( hpa, operand_id,
             lock_type, expected_pt, pamt_walk_result, is_locked);
    if (errc != TDX_SUCCESS)
    {
        return errc;
    }

    pa_t hpa_with_hkid = assign_hkid_to_hpa(tdr_p, hpa);

    *la = map_pa((void*)hpa_with_hkid.full_pa, mapping_type);

    return TDX_SUCCESS;
}

api_error_type check_lock_and_map_explicit_tdr(
        pa_t tdr_hpa,
        uint64_t operand_id,
        mapping_type_t mapping_type,
        lock_type_t lock_type,
        page_type_t expected_pt,
        pamt_walk_result_t* pamt_walk_result,
        bool_t* is_locked,
        tdr_t** tdr_p
        )
{
    return check_lock_and_map_explicit_private_4k_hpa(tdr_hpa, operand_id, NULL, mapping_type,
            lock_type, expected_pt, pamt_walk_result, is_locked, (void**)tdr_p);
}

api_error_type othertd_check_lock_and_map_explicit_tdr(
        pa_t tdr_hpa,
        uint64_t operand_id,
        mapping_type_t mapping_type,
        lock_type_t lock_type,
        page_type_t expected_pt,
        pamt_walk_result_t* pamt_walk_result,
        bool_t* is_locked,
        tdr_t** tdr_p
        )
{
    api_error_type errc;

    errc = hpa_check_with_pwr_2_alignment(tdr_hpa, _4KB);
    if (errc != TDX_SUCCESS)
    {
        return api_error_with_operand_id(TDX_OPERAND_INVALID, operand_id);
    }

    pamt_block_t pamt_block;

    errc = non_shared_hpa_metadata_check_and_lock(tdr_hpa, lock_type,
            expected_pt, PT_4KB, true, true, &pamt_block, pamt_walk_result);

    if (errc != TDX_SUCCESS)
    {
        return api_error_with_operand_id(errc, operand_id);
    }

    *is_locked = true;

    pa_t hpa_with_hkid = assign_hkid_to_hpa(NULL, tdr_hpa);

    *tdr_p = map_pa((void*)hpa_with_hkid.full_pa, mapping_type);

    return TDX_SUCCESS;
}

api_error_type check_and_lock_explicit_private_hpa(
        pa_t hpa,
        uint64_t operand_id,
        uint64_t alignment,
        lock_type_t lock_type,
        page_type_t expected_pt,
        page_size_t target_size,
        bool_t walk_to_target_size,
        pamt_block_t* pamt_block,
        pamt_walk_result_t* pamt_walk_result,
        bool_t* is_locked
        )
{
    api_error_code_e errc = UNINITIALIZE_ERROR;

    errc = hpa_check_with_pwr_2_alignment(hpa, alignment);
    if (errc != TDX_SUCCESS)
    {
        return api_error_with_operand_id(TDX_OPERAND_INVALID, operand_id);
    }

    errc = non_shared_hpa_metadata_check_and_lock(hpa, lock_type,
            expected_pt, target_size, walk_to_target_size, false, pamt_block, pamt_walk_result);

    if (errc != TDX_SUCCESS)
    {
        return api_error_with_operand_id(errc, operand_id);
    }

    *is_locked = true;

    return TDX_SUCCESS;
}


api_error_type check_and_lock_explicit_4k_private_hpa(
        pa_t hpa,
        uint64_t operand_id,
        lock_type_t lock_type,
        page_type_t expected_pt,
        pamt_walk_result_t* pamt_walk_result,
        bool_t* is_locked
        )
{
    api_error_type errc = UNINITIALIZE_ERROR;

    page_size_t leaf_size = PT_4KB;

    pamt_block_t pamt_block;

    errc = check_and_lock_explicit_private_hpa(hpa, operand_id, _4KB, lock_type,
              expected_pt, leaf_size, true, &pamt_block, pamt_walk_result, is_locked);

    if (errc != TDX_SUCCESS)
    {
        return errc;
    }

    return TDX_SUCCESS;
}

api_error_type check_and_lock_free_range_hpa(
        pa_t hpa,
        uint64_t operand_id,
        lock_type_t lock_type,
        page_size_t range_size,
        pamt_walk_result_t* pamt_walk_result,
        bool_t* is_locked
        )
{
    tdx_debug_assert(range_size != PT_1GB);
    tdx_debug_assert(lock_type == TDX_LOCK_EXCLUSIVE);

    api_error_type errc = UNINITIALIZE_ERROR;

    uint64_t alignment = (range_size == PT_2MB) ? _2MB : _4KB;

    pamt_block_t pamt_block;

    errc = check_and_lock_explicit_private_hpa(hpa, operand_id, alignment, lock_type, PT_NDA,
                                               range_size, true, &pamt_block, pamt_walk_result, is_locked);

    if (errc != TDX_SUCCESS)
    {
        return errc;
    }

    // Verify 2MB HPA range is entirely free.
    if ((range_size == PT_2MB) && !pamt_is_2mb_range_free(hpa, &pamt_block))
    {
        TDX_ERROR("PAMT level (%d) is not as expected (%d) or the 2MB range isn't free\n",
                pamt_walk_result->level_reached, range_size);
        pamt_unwalk(pamt_walk_result);
        *is_locked = false;
        return api_error_with_operand_id(TDX_PAGE_METADATA_INCORRECT, operand_id);
    }

    return TDX_SUCCESS;
}


api_error_type lock_and_map_implicit_tdr(
        pa_t tdr_pa,
        uint64_t operand_id,
        mapping_type_t mapping_type,
        lock_type_t lock_type,
        pamt_entry_t** pamt_entry,
        bool_t* is_locked,
        tdr_t** tdr_p
        )
{
    api_error_code_e errc = pamt_implicit_get_and_lock(tdr_pa, PT_4KB, lock_type, pamt_entry, false);

    if (errc != TDX_SUCCESS)
    {
        TDX_ERROR("get_implicit_page_pamt_and_lock error\n");
        return api_error_with_operand_id(errc, operand_id);
    }

    *is_locked = true;

    uint16_t hkid = get_global_data()->hkid;
    tdr_pa = set_hkid_to_pa(tdr_pa, hkid);

    uint64_t tdr_addr = tdr_pa.full_pa;

    *tdr_p = map_continuous_pages(&tdr_addr, 1, mapping_type, STATIC_KEYHOLE_IDX_TDR);

    return TDX_SUCCESS;
}

tdcs_t* map_implicit_tdcs(
        tdr_t* tdr_p,
        mapping_type_t mapping_type,
        bool_t other_td
        )
{
    return map_continuous_pages(tdr_p->management_fields.tdcx_pa, (uint16_t)tdr_p->management_fields.num_tdcx,
                                mapping_type,
                                other_td ? STATIC_KEYHOLE_IDX_OTHERTD_TDCS : STATIC_KEYHOLE_IDX_TDCS);
}

api_error_type check_td_in_correct_build_state(tdr_t *tdr_p)
{
    if (tdr_p->management_fields.fatal)
    {
        TDX_ERROR("TD is in fatal state\n");
        return api_error_fatal(TDX_TD_FATAL);
    }

    if (tdr_p->management_fields.lifecycle_state != TD_KEYS_CONFIGURED)
    {
        TDX_ERROR("TD key are not configured\n");
        return TDX_TD_KEYS_NOT_CONFIGURED;
    }

    if (tdr_p->management_fields.num_tdcx < MIN_NUM_TDCS_PAGES)
    {
        TDX_ERROR("TDCS minimal num of pages %d is not allocated\n", MIN_NUM_TDCS_PAGES);
        return TDX_TDCS_NOT_ALLOCATED;
    }

    return TDX_SUCCESS;
}

static api_error_type check_any_td_state_map_tdcs_and_lock(
        tdr_t* tdr_p,
        mapping_type_t mapping_type,
        lock_type_t op_state_lock_type,
        bool_t map_migsc_links,
        uint32_t current_leaf,
        bool_t other_td,
        bool_t guest_side_flow,
        tdcs_t** tdcs_p
        )
{
    UNUSED(map_migsc_links);
    api_error_code_e errc = UNINITIALIZE_ERROR;

    *tdcs_p = NULL;

    errc = check_td_in_correct_build_state(tdr_p);

    if (errc != TDX_SUCCESS)
    {
        TDX_ERROR("TD is in incorrect build state\n");
        return errc;
    }

    // Map the TDCS structure and check the state
    tdcs_t* tmp_tdcs_p = map_implicit_tdcs(tdr_p, mapping_type, other_td);

    if (op_state_lock_type != TDX_LOCK_NO_LOCK)
    {
        if ((errc = acquire_sharex_lock_hp(&(tmp_tdcs_p->management_fields.op_state_lock),
                                     op_state_lock_type, guest_side_flow)) != TDX_SUCCESS)
        {
            free_la(tmp_tdcs_p);
            TDX_ERROR("Could not lock TDCS OP state lock\n");
            return api_error_with_operand_id(errc, OPERAND_ID_OP_STATE);
        }
    }

    bool_t is_allowed = false;

    IF_COMMON (!guest_side_flow)
    {
        seamcall_leaf_opcode_t seamcall_leaf = (seamcall_leaf_opcode_t)current_leaf;
        is_allowed = op_state_is_seamcall_allowed(seamcall_leaf, tmp_tdcs_p->management_fields.op_state, other_td);
    }
    else
    {
        tdcall_leaf_opcode_t tdcall_leaf = (tdcall_leaf_opcode_t)current_leaf;
        is_allowed = op_state_is_tdcall_allowed(tdcall_leaf, tmp_tdcs_p->management_fields.op_state, other_td);
    }

    if (!is_allowed)
    {
        if (op_state_lock_type != TDX_LOCK_NO_LOCK)
        {
            release_sharex_lock_hp(&(tmp_tdcs_p->management_fields.op_state_lock), op_state_lock_type);
        }
        uint64_t tmp_op_state = (uint64_t)tmp_tdcs_p->management_fields.op_state;
        free_la(tmp_tdcs_p);
        TDX_ERROR("TDCS OP state is not allowed on this SEAMCALL leaf\n");
        return api_error_with_operand_id(TDX_OP_STATE_INCORRECT,tmp_op_state);
    }

    *tdcs_p = tmp_tdcs_p;

    return TDX_SUCCESS;
}

api_error_type check_state_map_tdcs_and_lock(
        tdr_t* tdr_p,
        mapping_type_t mapping_type,
        lock_type_t op_state_lock_type,
        bool_t map_migsc_links,
        seamcall_leaf_opcode_t current_leaf,
        tdcs_t** tdcs_p
        )
{
    return check_any_td_state_map_tdcs_and_lock(tdr_p, mapping_type, op_state_lock_type,
                                                map_migsc_links, (uint32_t)current_leaf, false, false, tdcs_p);
}

api_error_type othertd_check_state_map_tdcs_and_lock(
        tdr_t* tdr_p,
        mapping_type_t mapping_type,
        lock_type_t op_state_lock_type,
        bool_t map_migsc_links,
        uint32_t current_leaf,
        bool_t guest_side_flow,
        tdcs_t** tdcs_p
        )
{
    return check_any_td_state_map_tdcs_and_lock(tdr_p, mapping_type, op_state_lock_type,
                                                map_migsc_links, current_leaf, true, guest_side_flow, tdcs_p);
}

tdvps_t* map_tdvps(
        pa_t tdvpr_pa,
        uint16_t hkid,
        uint16_t num_l2_vms,
        mapping_type_t mapping_type
        )
{
    tdvpr_pa.raw = set_hkid_to_pa(tdvpr_pa, hkid).raw;
    tdvps_t* tdvpr_lp = map_continuous_pages(&tdvpr_pa.raw, 1, mapping_type, STATIC_KEYHOLE_IDX_TDVPS);

    if ((uint32_t)tdvpr_lp->management.num_tdvps_pages < (uint32_t)(MIN_TDVPS_PAGES + (num_l2_vms * TDVPS_PAGES_PER_L2_VM)))
    {
        TDX_ERROR("Num of TDCX pages (%d) is incorrect\n", tdvpr_lp->management.num_tdvps_pages);
        free_la(tdvpr_lp);
        return NULL;
    }

    uint16_t num_of_tdvps_pages = MIN_TDVPS_PAGES + (TDVPS_PAGES_PER_L2_VM * num_l2_vms);

    // First TDVX PA is actually the PA of the TDVPR itself, since we already mapped it, it can be skipped
    (void)map_continuous_pages(&tdvpr_lp->management.tdvps_page_pa[1], num_of_tdvps_pages - 1, mapping_type,
                         STATIC_KEYHOLE_IDX_TDVPS + 1);

    return tdvpr_lp;
}

bool_t check_gpa_validity(pa_t gpa, bool_t gpaw, bool_t check_is_private, uint8_t virt_maxpa)
{
    uint16_t gpa_width = gpaw ? 52 : 48;
    bool_t gpa_shared_bit = get_gpa_shared_bit(gpa.raw, gpaw);

    if (check_is_private && (gpa_shared_bit == true))
    {
        return false;
    }

    if (0 == virt_maxpa)
    {
        virt_maxpa = MAX_PA;
    }

    uint16_t min_gpa_width = (virt_maxpa < gpa_width) ? virt_maxpa : gpa_width;

    // Create a mask with bits above min GPA width set, and shared bit removed
    uint64_t mask_to_check = BITS(63, min_gpa_width) & ~BIT(gpa_width - 1);

    // Bits higher then MAX_PA except shared bit must be zero (bits above SHARED bit must be zero)
    if ((gpa.raw & mask_to_check) != 0)
    {
        return false;
    }

    return true;
}

bool_t verify_page_info_input(page_info_api_input_t gpa_page_info, ept_level_t min_level, ept_level_t max_level)
{
    // Verify that GPA mapping input reserved fields equal zero
    if (!is_reserved_zero_in_mappings(gpa_page_info))
    {
        TDX_ERROR("Reserved fields in GPA mappings are not zero\n");
        return false;
    }

    // Verify mapping level input is valid
    if (!((gpa_page_info.level >= min_level) && (gpa_page_info.level <= max_level)))
    {
        TDX_ERROR("Input GPA level (=%d) is not valid\n", gpa_page_info.level);
        return false;
    }

    // Check the page GPA is page aligned
    if (!is_gpa_aligned(gpa_page_info))
    {
        TDX_ERROR("Page GPA 0x%llx is not page aligned\n", gpa_page_info.raw);
        return false;
    }

    return true;
}

uint64_t get_page_size_per_level(ept_level_t ept_level)
{
    uint64_t res = 0;
    switch (ept_level)
    {
    case LVL_PT:
        res = PAGE_SIZE_4KB_LVL_PT;
        break;
    case LVL_PD:
        res = PAGE_SIZE_2MB_LVL_PD;
        break;
    case LVL_PDPT:
        res = PAGE_SIZE_1GB_LVL_PDPT;
        break;
    default:
        fatal_error(FATAL_ERROR_ID_34, FATAL_INFO_FORMAT_BASIC_INFO, NULL);
        break;
    }

    return res;
}

typedef enum sept_walk_type_e
{
    SEPT_WALK_TO_LEVEL,
    SEPT_WALK_TO_LEAF,
    SEPT_WALK_TO_LEAF_LEVEL
} sept_walk_type_t;

static api_error_type lock_sept_check_and_walk_internal(
        tdcs_t* tdcs_p,
        uint64_t operand_id,
        pa_t gpa,
        uint16_t hkid,
        lock_type_t lock_type,
        bool_t check_validity,
        sept_walk_type_t walk_type,
        ia32e_sept_t** sept_entry_ptr,
        ept_level_t* level,
        ia32e_sept_t* cached_sept_entry,
        bool_t* is_sept_locked,
        bool_t set_d_bit)
{
    bool_t gpaw = tdcs_p->executions_ctl_fields.gpaw;

    *is_sept_locked = false;

    if (check_validity && !check_gpa_validity(gpa, gpaw, PRIVATE_ONLY, tdcs_p->executions_ctl_fields.virt_maxpa))
    {
        return api_error_with_operand_id(TDX_OPERAND_INVALID, operand_id);
    }

    ia32e_eptp_t septp = tdcs_p->executions_ctl_fields.eptp;

    if (lock_type != TDX_LOCK_NO_LOCK)
    {
        if (acquire_sharex_lock_hp(&tdcs_p->executions_ctl_fields.secure_ept_lock, lock_type, false) != TDX_SUCCESS)
        {
            return api_error_with_operand_id(TDX_OPERAND_BUSY, OPERAND_ID_SEPT_TREE);
        }
    }

    ept_level_t requested_level = *level;
    *sept_entry_ptr = secure_ept_walk(septp, gpa, hkid, level, cached_sept_entry, false, false, set_d_bit);

    if (// When we walk to leaf we check that the final entry is a valid, existing leaf
        ((walk_type == SEPT_WALK_TO_LEAF) &&
        (!is_secure_ept_leaf_entry(cached_sept_entry, false) || !cached_sept_entry->rwx)) ||
        // When we walk to level, we just check that we reached requested level
        ((walk_type == SEPT_WALK_TO_LEVEL) && (*level != requested_level)) ||
        // When we walk to leaf-level, check that we reached an actual leaf
        ((walk_type == SEPT_WALK_TO_LEAF_LEVEL) && !is_secure_ept_leaf_entry(cached_sept_entry, false))
       )
    {
        if (lock_type != TDX_LOCK_NO_LOCK)
        {
            release_sharex_lock_hp(&tdcs_p->executions_ctl_fields.secure_ept_lock, lock_type);
        }

        free_la(*sept_entry_ptr);
        *sept_entry_ptr = NULL;
        return api_error_with_operand_id(TDX_EPT_WALK_FAILED, operand_id);
    }

    if (lock_type != TDX_LOCK_NO_LOCK)
    {
        *is_sept_locked = true;
    }

    return TDX_SUCCESS;
}

api_error_type lock_sept_check_and_walk_private_gpa(
        tdcs_t* tdcs_p,
        uint64_t operand_id,
        pa_t gpa,
        uint16_t hkid,
        lock_type_t lock_type,
        ia32e_sept_t** sept_entry_ptr,
        ept_level_t* level,
        ia32e_sept_t* cached_sept_entry,
        bool_t* is_sept_locked,
        bool_t set_d_bit)
{
    tdx_debug_assert(lock_type != TDX_LOCK_NO_LOCK);

    return lock_sept_check_and_walk_internal(tdcs_p, operand_id, gpa, hkid,
                                             lock_type, // Lock the SEPT tree
                                             true,      // Check private GPA validity
                                             SEPT_WALK_TO_LEVEL,     // Walk to requested level
                                             sept_entry_ptr, level, cached_sept_entry, is_sept_locked, set_d_bit);
}

api_error_type lock_sept_check_and_walk_private_gpa_to_leaf(
        tdcs_t* tdcs_p,
        uint64_t operand_id,
        pa_t gpa,
        uint16_t hkid,
        lock_type_t lock_type,
        ia32e_sept_t** sept_entry_ptr,
        ept_level_t* level,
        ia32e_sept_t* cached_sept_entry,
        bool_t* is_sept_locked)
{
    tdx_debug_assert(lock_type != TDX_LOCK_NO_LOCK);

    return lock_sept_check_and_walk_internal(tdcs_p, operand_id, gpa, hkid,
                                             lock_type, // Lock the SEPT tree
                                             true,      // Check private GPA validity
                                             SEPT_WALK_TO_LEAF,
                                             sept_entry_ptr, level, cached_sept_entry, is_sept_locked, false);
}

api_error_type lock_sept_and_walk_gpa(
        tdcs_t* tdcs_p,
        uint64_t operand_id,
        pa_t gpa,
        uint16_t hkid,
        lock_type_t lock_type,
        ia32e_sept_t** sept_entry_ptr,
        ept_level_t* level,
        ia32e_sept_t* cached_sept_entry,
        bool_t* is_sept_locked)
{
    tdx_debug_assert(lock_type != TDX_LOCK_NO_LOCK);

    return lock_sept_check_and_walk_internal(tdcs_p, operand_id, gpa, hkid,
                                             lock_type, // Lock the SEPT tree
                                             false,     // Do not check private GPA validity
                                             SEPT_WALK_TO_LEVEL,     // Walk to requested level
                                             sept_entry_ptr, level, cached_sept_entry, is_sept_locked, false);
}

api_error_type check_and_walk_private_gpa_to_leaf(
        tdcs_t* tdcs_p,
        uint64_t operand_id,
        pa_t gpa,
        uint16_t hkid,
        ia32e_sept_t** sept_entry_ptr,
        ept_level_t* level,
        ia32e_sept_t* cached_sept_entry)
{
    bool_t is_sept_locked;
    *level = LVL_PT;

    // Don't lock SEPT, heck private GPA validity and walk to any leaf
    return lock_sept_check_and_walk_internal(tdcs_p, operand_id, gpa, hkid,
                                             TDX_LOCK_NO_LOCK,  // Do not lock SEPT tree
                                             true,              // Check private GPA validity
                                             SEPT_WALK_TO_LEAF, // Walk to any leaf
                                             sept_entry_ptr, level, cached_sept_entry, &is_sept_locked, false);
}

api_error_type walk_private_gpa(
        tdcs_t* tdcs_p,
        pa_t gpa,
        uint16_t hkid,
        ia32e_sept_t** sept_entry_ptr,
        ept_level_t* level,
        ia32e_sept_t* cached_sept_entry,
        bool_t set_d_bit)
{
    bool_t is_sept_locked;

    // Do not check private GPA validity and walk to requested level
    return lock_sept_check_and_walk_internal(tdcs_p, 0, gpa, hkid,
                                             TDX_LOCK_NO_LOCK,   // Do not lock SEPT tree
                                             false,              // Do not check private GPA validity
                                             SEPT_WALK_TO_LEVEL, // Walk to requested level
                                             sept_entry_ptr, level, cached_sept_entry, &is_sept_locked, set_d_bit);
}

uint64_t get_guest_cr0_pe(void)
{
    ia32_cr0_t cr0;
    ia32_vmread(VMX_GUEST_CR0_ENCODE, &cr0.raw);
    return cr0.pe;
}

static void inject_ve_and_return_to_td(tdvps_t* tdvps_p, pa_t gpa, vmx_exit_qualification_t exit_qual, ve_category_e category)
{
    tdx_inject_ve(VMEXIT_REASON_EPT_VIOLATION, exit_qual.raw, category, tdvps_p, gpa.raw, 0, 0);
    bus_lock_exit();
    check_pending_voe_on_debug_td_return();
    tdx_return_to_td(true, false, &tdvps_p->guest_state.gpr_state);
}

static void map_permissions(vmx_exit_qualification_t *exit_qual, access_rights_t access_rights)
{
    if (access_rights.raw == 0x3) // RW
    {

        // change ept violation to Permissoin::W
        exit_qual->ept_violation.data_write = 1;
        exit_qual->ept_violation.data_read = 0;
    }
    else
    {
        // change ept violation to Permissoin::R
        exit_qual->ept_violation.data_read = 1;
        exit_qual->ept_violation.data_write = 0;
    }
    exit_qual->ept_violation.insn_fetch = 0;
}

api_error_code_e check_walk_and_map_guest_side_gpa(
        tdcs_t* tdcs_p,
        tdvps_t* tdvps_p,
        pa_t gpa,
        uint16_t hkid,
        mapping_type_t mapping_type,
        bool_t check_gpa_is_private,
        void ** la
        )
{
    ia32e_eptp_t eptp;
    ia32e_ept_t ept_entry_copy = {.raw = 0};
    ept_walk_result_t walk_result;
    access_rights_t accumulated_rwx;

    bool_t gpaw = tdcs_p->executions_ctl_fields.gpaw;
    vmx_exit_qualification_t exit_qual;

    pa_t page_hpa;

    bool_t shared_bit = get_gpa_shared_bit(gpa.raw, gpaw);

    access_rights_t access_rights = { .raw = 0 };

    access_rights.r = 1;
    access_rights.w = (mapping_type == TDX_RANGE_RW) ? 1 : 0;
    access_rights.x = (uint8_t)0;

    exit_qual.raw = (uint64_t)access_rights.raw;

    if (!check_gpa_validity(gpa, gpaw, check_gpa_is_private, tdcs_p->executions_ctl_fields.virt_maxpa))
    {
        return TDX_OPERAND_INVALID;
    }

    if (shared_bit)
    {
        // read the shared EPT from the TD VMCS
        ia32_vmread(VMX_GUEST_SHARED_EPT_POINTER_FULL_ENCODE, &eptp.raw);
        eptp.fields.enable_ad_bits = tdcs_p->executions_ctl_fields.eptp.fields.enable_ad_bits;
        eptp.fields.enable_sss_control = tdcs_p->executions_ctl_fields.eptp.fields.enable_sss_control;
        eptp.fields.ept_ps_mt = tdcs_p->executions_ctl_fields.eptp.fields.ept_ps_mt;
        eptp.fields.ept_pwl = tdcs_p->executions_ctl_fields.eptp.fields.ept_pwl;
    }
    else
    {
        eptp.raw = tdcs_p->executions_ctl_fields.eptp.raw;
    }

    walk_result = gpa_translate(eptp, gpa, !shared_bit, hkid, access_rights,
                                &page_hpa, &ept_entry_copy, &accumulated_rwx);

    // In case of EPT Violation TD exit should return GPA but without offset in page
    pa_t gpa_without_offset = {.raw = gpa.raw};
    gpa_without_offset.fields_4k.page_offset = 0;

    map_permissions(&exit_qual, access_rights);
    exit_qual.ept_violation.gpa_readable   = accumulated_rwx.r;
    exit_qual.ept_violation.gpa_writeable  = accumulated_rwx.w;
    exit_qual.ept_violation.gpa_executable = accumulated_rwx.x;

    vmx_ext_exit_qual_t ext_exit_qual = { .raw = 0 };
    vm_vmexit_exit_reason_t vm_exit_reason = { .raw = 0 };
    vm_exit_reason.basic_reason = VMEXIT_REASON_EPT_VIOLATION;

    IF_RARE (!shared_bit && (walk_result != EPT_WALK_SUCCESS))
    {
        ia32e_sept_t sept_copy = { .raw = ept_entry_copy.raw };

        if (sept_state_is_any_pending_and_guest_acceptable(sept_copy))
        {
            // This is a pending page waiting for acceptable by the TD
            if (tdcs_p->executions_ctl_fields.td_ctls.pending_ve_disable)
            {
                // The TD is configured to TD exit on access to a PENDING page
                ext_exit_qual.type = VMX_EEQ_PENDING_EPT_VIOLATION;
                tdx_ept_violation_exit_to_vmm(gpa_without_offset, vm_exit_reason, exit_qual.raw, ext_exit_qual.raw);
            }
            else
            {
                // The TD is configured to throw a #VE on access to a PENDING page
                inject_ve_and_return_to_td(tdvps_p, gpa, exit_qual, VE_INFO_PENDING);
            }
        }
        else
        {
            // This is not a PENDING page, do an EPT Violation TD exit
            tdx_ept_violation_exit_to_vmm(gpa_without_offset, vm_exit_reason, exit_qual.raw, 0);
        }
    }

    IF_RARE (walk_result == EPT_WALK_MISCONFIGURATION)
    {
        tdx_ept_misconfig_exit_to_vmm(gpa_without_offset);
    }
    else IF_RARE (walk_result == EPT_WALK_VIOLATION)
    {
        tdx_ept_violation_exit_to_vmm(gpa_without_offset, vm_exit_reason, exit_qual.raw, ext_exit_qual.raw);
    }
    else IF_RARE (walk_result == EPT_WALK_CONVERTIBLE_VIOLATION)
    {
        inject_ve_and_return_to_td(tdvps_p, gpa, exit_qual, VE_INFO_ARCH);
    }

    // Else - success

    if (shared_bit)
    {
        if (ept_entry_copy.fields_4k.mt != MT_WB)
        {
            *la = map_pa_non_wb(page_hpa.raw_void, mapping_type);
        }
        else
        {
            *la = map_pa(page_hpa.raw_void, mapping_type);
        }
    }
    else
    {
        *la = map_pa_with_hkid(page_hpa.raw_void, hkid, mapping_type);
    }

    return TDX_SUCCESS;
}

api_error_code_e associate_vcpu(tdvps_t * tdvps_ptr,
                                tdcs_t * tdcs_ptr,
                                bool_t* new_association)
{
    uint32_t         prev_assoc_lpid;  // Previous associated LPID
    uint32_t         curr_lp_id = get_local_data()->lp_info.x2apic_id;

    /**
     *  Atomically check that this VCPU is not associated with any LP, and
     *  associate it with the current LP.  The VCPU may already be associated
     *  with the current LP, but if it's associated with another LP this is
     *  an error.
     */
    prev_assoc_lpid = _lock_cmpxchg_32b(VCPU_NO_LP, // Expected value: no lp
                                        curr_lp_id,  // New Value
                                        &tdvps_ptr->management.assoc_lpid); // Target
    if ((prev_assoc_lpid != VCPU_NO_LP) && (prev_assoc_lpid != curr_lp_id))
    {
        return TDX_VCPU_ASSOCIATED;
    }

    // Association succeeded.  VCPU state must be VCPU_READY_*

    // Set ACTIVE_VMCS to -1 to indicate the need for VMPTRLD
    get_local_data()->vp_ctx.active_vmcs = ACTIVE_VMCS_NONE;

    uint64_t seamdb_index = get_global_data()->seamdb_index;
    if (tdvps_ptr->management.last_seamdb_index != seamdb_index)
    {
        // The TDX module has been updated since the last time this VCPU was associated.
        // The VCPU remains associated with the current LP.
        clear_module_host_state_flags(tdvps_ptr);
        clear_lp_host_state_flags(tdvps_ptr);
        tdvps_ptr->management.last_seamdb_index = seamdb_index;
    }

    // If this is a new association, update TD VMCS
    if (prev_assoc_lpid == VCPU_NO_LP)
    {
        // The current VCPU is associated with a new LP

        clear_lp_host_state_flags(tdvps_ptr);

        // Atomically increment the number of associated VCPUs
        (void)_lock_xadd_32b(&(tdcs_ptr->management_fields.num_assoc_vcpus), 1);

        *new_association = true;
    }
    else
    {
        *new_association = false;
    }

    return TDX_SUCCESS;
}

api_error_code_e check_and_associate_vcpu(tdvps_t * tdvps_ptr,
                                          tdcs_t * tdcs_ptr,
                                          bool_t* new_association,
                                          bool_t allow_disabled)
{
    uint8_t curr_vcpu_state = tdvps_ptr->management.vcpu_state;

    /**
     *  Check the VCPU state to make sure it has been initialized and is not
     *  being torn down.  This may race with state changes if the VCPU is
     *  associated with another LP.  In this case the subsequent association
     *  below will fail
     */
    if (!((curr_vcpu_state == VCPU_READY) ||
          ((curr_vcpu_state == VCPU_DISABLED) && allow_disabled)))
    {
        return api_error_with_operand_id(TDX_VCPU_STATE_INCORRECT, curr_vcpu_state);
    }

    return associate_vcpu(tdvps_ptr, tdcs_ptr, new_association);
}

void associate_vcpu_initial(tdvps_t * tdvps_ptr,
                            tdcs_t * tdcs_ptr)
{
    uint32_t         curr_lp_id = get_local_data()->lp_info.x2apic_id;

    tdvps_ptr->management.last_seamdb_index = get_global_data()->seamdb_index;

    tdvps_ptr->management.assoc_lpid = curr_lp_id;

    // Set ACTIVE_VMCS to -1 to indicate the need for VMPTRLD
    get_local_data()->vp_ctx.active_vmcs = ACTIVE_VMCS_NONE;

    clear_module_host_state_flags(tdvps_ptr);
    clear_lp_host_state_flags(tdvps_ptr);

    // Atomically increment the number of associated VCPUs
    (void)_lock_xadd_32b(&(tdcs_ptr->management_fields.num_assoc_vcpus), 1);
}

// Initialize the guest IA32_MISC_ENABLE image in TDVPS, taking into account the TD's ATTRIBUTES and CPUID_FLAGS.
static void init_guest_ia32_misc_enable(tdvps_t * tdvps_ptr, tdcs_t * tdcs_ptr)
{
    ia32_misc_enable_t misc_enable;

    ia32_misc_enable_t pl_misc_enable = { .raw = get_global_data()->plt_common_config.ia32_misc_enable.raw };

    misc_enable.raw = 0;
    misc_enable.fast_strings = pl_misc_enable.fast_strings;
    misc_enable.perfmon_available = tdcs_ptr->executions_ctl_fields.attributes.perfmon;
    misc_enable.bts_unavailable = pl_misc_enable.bts_unavailable;
    misc_enable.pebs_unavailable = pl_misc_enable.pebs_unavailable & ~tdcs_ptr->executions_ctl_fields.attributes.perfmon;
    misc_enable.est = tdcs_ptr->executions_ctl_fields.cpuid_flags.est_supported;
    misc_enable.enable_monitor_fsm = tdcs_ptr->executions_ctl_fields.cpuid_flags.monitor_mwait_supported;

    tdvps_ptr->guest_msr_state.ia32_misc_enable = misc_enable.raw;
}

void init_tdvps_fields(tdcs_t * tdcs_ptr, tdvps_t * tdvps_ptr)
{
    tdx_module_global_t* tdx_global_data_ptr = get_global_data();

    tdvps_ptr->management.shadow_pid_hpa[0] = NULL_PA;
    tdvps_ptr->management.shadow_pinbased_exec_ctls[0] = tdx_global_data_ptr->td_vmcs_values.pinbased_ctls;
    tdvps_ptr->management.shadow_posted_int_notification_vector = POSTED_INTERRUPT_NOTFICATION_VECTOR_INIT;
    tdvps_ptr->management.shadow_procbased_exec_ctls2[0] = tdx_global_data_ptr->td_vmcs_values.procbased_ctls2;
    for(uint32_t indx = 0; indx <= tdcs_ptr->management_fields.num_l2_vms ; indx++)
    {
        if (indx > 0)
        {
            tdvps_ptr->management.shadow_procbased_exec_ctls2[indx] = tdx_global_data_ptr->l2_vmcs_values.procbased_ctls2;
        }
        tdvps_ptr->management.shadow_shared_eptp[indx] = NULL_PA;
        tdvps_ptr->management.l2_enter_guest_state_gpa[indx] = NULL_PA;
        tdvps_ptr->management.l2_enter_guest_state_hpa[indx] = NULL_PA;
        tdvps_ptr->management.l2_vapic_gpa[indx] = NULL_PA;
        tdvps_ptr->management.l2_vapic_hpa[indx] = NULL_PA;
        tdvps_ptr->management.tsc_deadline[indx] = ~(0ULL);
    }

    // Base L2 CR0 Guest-Host mask:
    // The following bits are set to 1, indicating they are owned by the Intel TDX module:
    // NE (5), NW (29), CD (30)
    // Any bit set to 1 in IA32_VMX_CR0_FIXED0 except for PE (0) and PG(31) which are set to 0
    // Any bit set to 0 in IA32_VMX_CR0_FIXED1
    // Bits known to the Intel TDX module as reserved (bits 63-32, 28-19, 17 and 15-6)
    // All other bits are cleared to 0, indicating they are owned by the guest TD.
    uint64_t bitmap = 0;
    uint64_t ia32_vmx_cr0_fixed0 = get_global_data()->plt_common_config.ia32_vmx_cr0_fixed0.raw;
    uint64_t ia32_vmx_cr0_fixed1 = get_global_data()->plt_common_config.ia32_vmx_cr0_fixed1.raw;

    bitmap = (ia32_vmx_cr0_fixed0 | (~ia32_vmx_cr0_fixed1)) & (~BIT(31)) & (~BIT(0));
    bitmap = bitmap | BIT(5) | BIT(29) | BIT(30) |
             BITS(63,32) | BITS(28,19) | BIT(17) | BITS(15,6);

    tdvps_ptr->management.base_l2_cr0_guest_host_mask = bitmap;

    // Base L2 CR0 Read shadow
    // The following bits are set to 1:
    // NE (5)
    // Any bit set to 1 in IA32_VMX_CR0_FIXED0 except for PE (0) and PG(31) which are set to 0
    // All other bits are cleared to 0.
    bitmap = ia32_vmx_cr0_fixed0 & (~BIT(31)) & (~BIT(0));
    bitmap = bitmap | BIT(5);

    tdvps_ptr->management.base_l2_cr0_read_shadow = bitmap;

    // BASE_L2_CR4_GUEST_HOST_MASK = ~calc_base_l2_cr4_write_mask()
    tdvps_ptr->management.base_l2_cr4_guest_host_mask = ~(calc_base_l2_cr4_write_mask(tdcs_ptr).raw);

    uint64_t ia32_vmx_cr4_fixed0 = get_global_data()->plt_common_config.ia32_vmx_cr4_fixed0.raw;

    // Base L2 CR4 Read shadow
    // Bit MCE (6) is set to 1.
    // Bit VMXE (13) is set to 1.
    // Any other bit whose value is set to 1 in IA32_VMX_CR4_FIXED0
    // All other bits are cleared to 0.
    bitmap = (ia32_vmx_cr4_fixed0 | BIT(6) | BIT(13));

    tdvps_ptr->management.base_l2_cr4_read_shadow = bitmap;
    if (is_not_gnr_a0_stepping())
    {
        // Initial value of IA32_SPEC_CTRL can be calculated by calculate_real_ia32_spec_ctrl(tdcs_p, 0)
        tdvps_ptr->guest_msr_state.ia32_spec_ctrl = calculate_real_ia32_spec_ctrl(tdcs_ptr, 0);
        init_guest_ia32_misc_enable(tdvps_ptr, tdcs_ptr);
    }
}

uint32_t get_cpuid_lookup_entry(uint32_t leaf, uint32_t subleaf)
{
    for (uint32_t i = 0; i < MAX_NUM_CPUID_LOOKUP; i++)
    {
        if (cpuid_lookup[i].leaf_subleaf.leaf == leaf &&
            (cpuid_lookup[i].leaf_subleaf.subleaf == CPUID_SUBLEAF_NA ||
             cpuid_lookup[i].leaf_subleaf.subleaf == subleaf))
        {
            return i;
        }
    }
    return CPUID_LOOKUP_IDX_NA;
}

uint32_t get_guest_td_cpl(void)
{
    uint64_t ss_arbyte;

    ia32_vmread(VMX_GUEST_SS_ARBYTE_ENCODE, &ss_arbyte);

    seg_arbyte_t arbyte = { .raw = (uint32_t)ss_arbyte };

    return arbyte.dpl;
}

void inject_pf(uint64_t gla, pfec_t pfec)
{
    uint16_t curr_vm = get_local_data()->vp_ctx.tdvps->management.curr_vm;

    if (curr_vm != 0)
    {
        // Before we inject a #PF, reinject IDT vectoring events that happened during VM exit, if any.
        reinject_idt_vectoring_event_if_any();
    }

    vmx_entry_inter_info_t entry_info;

    //  Read the VM entry interruption information to see if there's already an event pending
    //  to be injected.
    //  Note that this field is always invalid following a VM exit.  However, it may have been
    //  set during the VM exit handling flow. At the beginning of the flow, we checked if the
    //  VM exit happened during event delivery via IDT, and may have already set up VOE. The
    //  following checks take care of such cases.
    ia32_vmread(VMX_VM_ENTRY_INTR_INFO_ENCODE, &entry_info.raw);

    //  Write the GLA directly into CR2.
    //  Since TDX-SEAM does not handle #PF itself, CR2 value will remain intact
    //  until the upcoming VM entry.
    //  Note that this is done even if we later mutate into a #DF, to emulate
    //  the CPU's #PF behavior.
    ia32_load_cr2(gla);

    //  First, check if there's already a #DF waiting to be injected.  If so, we now have a
    //  triple-fault case.  In this case we do a TD exit and disable the VCPU.
    if ((entry_info.valid) &&
        (entry_info.interruption_type == VMEXIT_INTER_INFO_TYPE_HARDWARE_EXCEPTION) &&
        (entry_info.vector == E_DF))
    {
        vm_vmexit_exit_reason_t vm_exit_reason = { .raw = 0 };
        vm_exit_reason.basic_reason = VMEXIT_REASON_TRIPLE_FAULT;

        // For L1, we do a TD exit and disable the VCPU.  For L2, we let the L1 VMM handle this.
        if (curr_vm == 0)
        {
            async_tdexit_to_vmm(TDX_NON_RECOVERABLE_VCPU, vm_exit_reason, 0, 0, 0, 0);
        }
        else
        {
            vmx_exit_qualification_t exit_qual = { .raw = 0 };
            vmx_exit_inter_info_t exit_inter_info = { .raw = 0 };
            td_l2_to_l1_exit(vm_exit_reason, exit_qual, 0, exit_inter_info, false);
        }
    }

    //  Check if there's already a #PF or a #VE waiting to be injected.  If so, we have a
    //  double-fault case.  In this case we inject a #DF(0) exception.
    if ((entry_info.valid) &&
        (entry_info.interruption_type == VMEXIT_INTER_INFO_TYPE_HARDWARE_EXCEPTION) &&
        ((entry_info.vector == E_PF) || (entry_info.vector == E_VE)))
    {
        inject_df();
    }
    //  In all other cases, we inject the requested #PF
    else
    {
        ia32_vmwrite(VMX_VM_ENTRY_INTR_INFO_ENCODE, PF_INTERRUPTION_INFO | (get_guest_cr0_pe() << DELIVER_ERROR_CODE_OFFSET));
        ia32_vmwrite(VMX_VM_ENTRY_EXCEPTION_ERRORCODE_ENCODE, (uint64_t)pfec.raw);
    }

    ia32_rflags_t rflags;

    ia32_vmread(VMX_GUEST_RFLAGS_ENCODE, &rflags.raw);
    rflags.rf = 1;
    ia32_vmwrite(VMX_GUEST_RFLAGS_ENCODE, rflags.raw);
}

//Acquire / release mutex lock
// Accomplished by acquire_mutex_lock/release_mutex_lock
//
//Walk PAMT to 4K page(include exclusive locking and shared lock for parents), and check page_type(specifically for PT_NDA)
//  accomplished by non_shared_hpa_metadata_check_and_lock
//
//Update PAMT entry
// Can be done manually
//
//Map page using TDX reserved HKID, wither WB or UC type
// Accomplished by map_pa_with_global_hkid_uncached
//
//Initialize page using MOVDIR64
// Accomplished by zero_area_cacheline(dst, _4KB, 0)

uint64_t calculate_virt_tsc(uint64_t native_tsc, uint64_t tsc_multiplier, uint64_t tsc_offset)
{
    // Goal is to make the virtual TSC start from the requested virt_tsc

    // tmp_128b_virt_tsc = native_tsc * tsc_multiplier;
    uint128_t tmp_128b;

    _ASM_VOLATILE_ (
        "mulq %3\n"
        : "=a"(tmp_128b.qwords[0]), "=d"(tmp_128b.qwords[1])
        : "a"(native_tsc), "b"(tsc_multiplier)
        :);

    // tmp_virt_tsc_64b = tmp_128b_virt_tsc / (1ULL < 48);
    uint64_t tmp_64b;

    tmp_64b = (tmp_128b.qwords[1] << 16) | (tmp_128b.qwords[0] >> 48);

    // virt_tsc = tmp_virt_tsc_64b + tsc_offset;
    return (tmp_64b + tsc_offset);
}

uint16_t write_guest_cr0(uint64_t value, bool_t allow_pe_disable)
{
    ia32_cr0_t cr0;
    ia32_cr4_t cr4;
    platform_common_config_t* msr_values_ptr = &get_global_data()->plt_common_config;

    cr0.raw = value;

    // If the guest attempted to write natively invalid values, inject a #GP(0)
    ia32_cr0_t cr0_fixed0;
    cr0_fixed0.raw = msr_values_ptr->ia32_vmx_cr0_fixed0.raw;
    cr0_fixed0.pe = 0;
    cr0_fixed0.pg = 0;

    if ((~value & cr0_fixed0.raw) ||
        (value & ~msr_values_ptr->ia32_vmx_cr0_fixed1.raw))
    {
        TDX_LOG("MOV to CR0 - attempt to write invalid values (0x%lx) - #GP", value);
        return CR_ACCESS_GP;
    }

    // The combination CR0.PE == 0 and CR0.PG == 1 is architecturally illegal
    if ((cr0.pe == 0) && (cr0.pg == 1))
    {
        TDX_LOG("MOV to CR0 - use illegal combination (0x%lx) - #GP", value);
        return CR_ACCESS_GP;
    }

    // If the guest attempted to clear CR0.WP while CR4.CET is 1, throw a #GP(0)
    ia32_vmread(VMX_GUEST_CR4_ENCODE, &(cr4.raw));
    if ((cr4.cet == 1) && (cr0.wp == 0))
    {
        TDX_LOG("MOV to CR0 - illegal attempt to clear bit (0x%lx) - #GP", value);
        return CR_ACCESS_GP;
    }

    // At this point, if the guest attempted to change any CR0 bit that is owned by TDX Module,
    // i.e., set to 1 in the CR0 guest/host mask, we throw a #VE.
    // An exception to this are reserved bits 28-19, 17 and 15-6, which are silently ignored
    // (this is an architectural behavior, though not well documented in the Intel SDM).
    // Reserved bits 63-32 are most likely to be caught by the fixed value checks above,
    // the check here takes care of a possible addition of non-reserved bits in the range 63-32,
    // that is not known at the time TDX Module is written.
    if ((!cr0.pe && !allow_pe_disable) || !cr0.ne || cr0.nw || cr0.cd || cr0.reserved_3)
    {
        TDX_LOG("MOV to CR0 - illegal bits set - 0x%llx\n", cr0.raw);
        return construct_msr_status_with_ve_category(CR_ACCESS_NON_ARCH, VE_INFO_UNSUPPORTED_FEATURE);
    }

    // Update the value of guest CR0.
    // Values of bits 28-19, 17 and 15-6 left as they were before.
    cr0.raw &= ~(uint64_t)CR0_IGNORED_MASK;
    uint64_t guest_cr0;
    ia32_vmread(VMX_GUEST_CR0_ENCODE, &guest_cr0);
    cr0.raw |= guest_cr0 & (uint64_t)CR0_IGNORED_MASK;
    ia32_vmwrite(VMX_GUEST_CR0_ENCODE, cr0.raw);

    return CR_ACCESS_SUCCESS;
}

bool_t is_guest_cr4_allowed_by_td_config(ia32_cr4_t cr4, tdcs_t* tdcs_p, ia32_xcr0_t xfam)
{
    td_param_attributes_t attributes = tdcs_p->executions_ctl_fields.attributes;

    // Check if bits for features that are not enabled by XFAM are set
    if ((!xfam.pk && cr4.pke) ||
        ((!xfam.cet_s || !xfam.cet_u) && cr4.cet) ||
        (!xfam.uli && cr4.uintr))
    {
        TDX_LOG("MOV to CR4 - attempt to write features not enabled by XFAM (0x%lx) - #GP", cr4.raw);
        return false;
    }

    // Check if bits for features that are not enabled by ATTRIBUTES are set
    if (cr4.keylocker == 1)
    {
        TDX_LOG("MOV to CR4 - keylocker not supported (0x%lx) - #GP", cr4.raw);
        return false;
    }

    if ((attributes.pks == 0) && (cr4.pks == 1))
    {
        TDX_LOG("MOV to CR4 - PKS not supported (0x%lx) - #GP", cr4.raw);
        return false;
    }

    if (!attributes.lass && cr4.lass)
    {
        TDX_LOG("MOV to CR4 - LASS not supported by the TD\n");
        return false;
    }

    return true;
}

cr_write_status_e write_guest_cr4(uint64_t value, tdcs_t* tdcs_p
)
{
    ia32_cr0_t cr0;
    ia32_cr4_t cr4;
    platform_common_config_t* msr_values_ptr = &get_global_data()->plt_common_config;

    cr4.raw = value;

    // If the guest attempted to write natively invalid values, inject a #GP(0)
    ia32_cr4_t cr4_fixed0;
    cr4_fixed0.raw = msr_values_ptr->ia32_vmx_cr4_fixed0.raw;
    cr4_fixed0.vmxe = 0;
    if ((~value & cr4_fixed0.raw) ||
        (value & ~msr_values_ptr->ia32_vmx_cr4_fixed1.raw))
    {
        TDX_LOG("MOV to CR4 - attempt to write invalid values (0x%lx) - #GP", value);
        return CR_ACCESS_GP;
    }

    // If the guest attempted to set bits for features that are not enabled by XFAM,
    //   inject a #GP(0)
    ia32_xcr0_t cur_xfam;
    cur_xfam.raw = tdcs_p->executions_ctl_fields.xfam;

    if (!is_guest_cr4_allowed_by_td_config(cr4, tdcs_p, cur_xfam))
    {
        return CR_ACCESS_GP;
    }

    // If the guest attempted to set CR4.CET while CR0.WP is 0, throw a #GP(0)
    ia32_vmread(VMX_GUEST_CR0_ENCODE, &(cr0.raw));
    if ((cr4.cet == 1) && (cr0.wp == 0))
    {
        TDX_LOG("MOV to CR4 - illegal attempt to clear bit (0x%lx) - #GP", value);
        return CR_ACCESS_GP;
    }

    if (
        tdcs_p->executions_ctl_fields.td_ctls.reduce_ve)
    {
        ia32_cr4_t cr4_read_shadow;
        ia32_vmread(VMX_CR4_READ_SHADOW_ENCODE, &cr4_read_shadow.raw);

        if (tdcs_p->executions_ctl_fields.cpuid_flags.mce_not_supported)
        {
            // MCE is virtualized as not supported.
            // Do not allow the guest to modify virtual CR4.MCE from 0 to 1.
            // Note that if CR4.MCE (in the CR4 read shadow) is already 1, it's OK (for backward compatibility)
            if (!cr4_read_shadow.mce && cr4.mce)
            {
                return CR_ACCESS_GP;
            }
        }

        // The guest is allowed to update virtual CR4.MCE.
        // Update CR4 read shadow to reflect this.
        // Note that the real CR4 is not updated.
        cr4_read_shadow.mce = cr4.mce;
        ia32_vmwrite(VMX_CR4_READ_SHADOW_ENCODE, cr4_read_shadow.raw);

        return CR_ACCESS_SUCCESS;
    }
    else
    {
        if (!cr4.mce)
        {
            return construct_msr_status_with_ve_category(CR_ACCESS_NON_ARCH, VE_INFO_CONFIG_PARAVIRT);
        }
    }

    // In all other cases, there was no architectural error but there was
    // a VM exit due to bit values that are not compatible with TDX.
    // In these cases throw a #VE.
    TDX_LOG("MOV to CR4 - other case (0x%lx) - #VE", value);
    return construct_msr_status_with_ve_category(CR_ACCESS_NON_ARCH, VE_INFO_UNSUPPORTED_FEATURE);
}

bool_t verify_td_attributes(td_param_attributes_t attributes, bool_t is_import)
{
    tdx_module_global_t* tdx_global_data_ptr = get_global_data();

    if (((attributes.raw & ~tdx_global_data_ptr->attributes_fixed0) != 0) ||
        ((attributes.raw & tdx_global_data_ptr->attributes_fixed1) != tdx_global_data_ptr->attributes_fixed1))
    {
        return false;
    }

    if (attributes.migratable)
    {
        // A migratable TD can't be a debug TD and doesn't support PERFMON
        if (attributes.debug || attributes.perfmon)
        {
            return false;
        }
    }
    else if (is_import)
    {
        // TD must be migratable on import flow
        return false;
    }

    if (attributes.perfmon && attributes.icssd)
    {
        return false;
    }

    return true;
}

bool_t verify_td_config_flags(config_flags_t config_flags)
{
    tdx_module_global_t* tdx_global_data_ptr = get_global_data();

    if (((config_flags.raw & ~tdx_global_data_ptr->config_flags_fixed0.raw) != 0) ||
        ((config_flags.raw & tdx_global_data_ptr->config_flags_fixed1.raw) != tdx_global_data_ptr->config_flags_fixed1.raw))
    {
        return false;
    }

    if (config_flags.maxgpa_virt && config_flags.maxpa_virt)
    {
        return false;
    }


    return true;
}

bool_t check_xfam(ia32_xcr0_t xfam)
{
    tdx_module_global_t* tdx_global_data_ptr = get_global_data();

    // Check that all bits set to 1 are allowed
    if ((xfam.raw &
         ~(uint64_t)(TDX_XFAM_FIXED0 & (tdx_global_data_ptr->xcr0_supported_mask |
                             tdx_global_data_ptr->ia32_xss_supported_mask))) != 0)
    {
        return false;
    }

    // Check that all bits set to 0 are allowed and check that all bit combinations are allowed
    if (((xfam.raw & TDX_XFAM_FIXED1) != TDX_XFAM_FIXED1) ||
        (xfam.avx3_kmask && !xfam.avx) ||
        (xfam.avx3_kmask != xfam.avx3_zmm_hi) ||
        (xfam.avx3_kmask != xfam.avx3_zmm) ||
        (xfam.cet_s != xfam.cet_u) ||
        (xfam.amx_xtilecfg != xfam.amx_xtiledata))
    {
        return false;
    }

    return true;
}

bool_t verify_and_set_td_eptp_controls(tdr_t* tdr_ptr, tdcs_t* tdcs_ptr, bool_t gpaw, ia32e_eptp_t eptp)
{
    // Check if PML5 is supported by the platform
    uint64_t max_pwl = LVL_PML5;
    ia32_vmx_ept_vpid_cap_t vpid_cap = { .raw = get_global_data()->plt_common_config.ia32_vmx_ept_vpid_cap };

    if (!vpid_cap.pml5_supported)
    {
        max_pwl = LVL_PML4;
    }

    if ((eptp.fields.ept_ps_mt != MT_WB) ||
        (eptp.fields.ept_pwl < LVL_PML4) ||
        (eptp.fields.ept_pwl > max_pwl) ||
        (eptp.fields.enable_ad_bits != 0) ||
        (eptp.fields.enable_sss_control != 0) ||
        (eptp.fields.reserved_0 != 0) ||
        (eptp.fields.base_pa != 0) ||
        (eptp.fields.reserved_1 != 0))
    {
        return false;
    }

    // Check compatibility with GPAW.  If the SHARED bit is 52 then this must be a 5-level EPT
    if (gpaw && (eptp.fields.ept_pwl < LVL_PML5))
    {
        return false;
    }

    tdcs_ptr->executions_ctl_fields.gpaw = gpaw;

    // The PA field of EPTP points to the Secure EPT root page in TDCS,
    // which has already been initialized to 0 during TDADDCX
    pa_t sept_root_pa;
    sept_root_pa.raw = tdr_ptr->management_fields.tdcx_pa[SEPT_ROOT_PAGE_INDEX];

    eptp.fields.base_pa = sept_root_pa.page_4k_num;

    tdcs_ptr->executions_ctl_fields.eptp.raw = eptp.raw;

    return true;
}

void calculate_tsc_virt_params(uint64_t tsc, uint64_t native_tsc_freq, uint16_t virt_tsc_frequency,
                               uint64_t virt_tsc, uint64_t* tsc_multiplier, uint64_t* tsc_offset)
{
    // To avoid losing accuracy, temporary results during the calculation have 128-bit accuracy.
    // This is best implemented with embedded assembly code, using:
    // - 64b*64b unsigned multiply (MUL), which produces a 128b result
    // - 128b/64b unsigned divide (DIV), which produces a 64b result

    uint64_t tmp_tsc_multiplier, tmp_tsc_offset;

    // 1. TSC Multiplier Calculation:
    // tmp_128b = virt_tsc_frequency * 25000000 * (1ULL < 48);
    // tsc_multiplier = tmp_128b / native_tsc_frequency;

    tdx_sanity_check((native_tsc_freq >= NATIVE_TSC_FREQUENCY_MIN), FATAL_ERROR_ID_177, 0);

    _ASM_VOLATILE_ (
        "mulq %2\n"
        "divq %3\n"
        : "=a"(tmp_tsc_multiplier)
        : "a"((uint64_t)virt_tsc_frequency * VIRT_TSC_FREQUENCY_UNIT), "r"(1ULL << 48), "b"(native_tsc_freq)
        : "%rdx" );

    // 2. TSC Offset Calculation
    // tmp_128b = current_tsc * tsc_multiplier;
    // tmp_virt_tsc_64b = tmp_128b / (1ULL < 48);
    // tsc_offset = -tmp_virt_tsc_64b + virt_tsc;

    uint128_t tmp_128b;

    _ASM_VOLATILE_ (
        "mulq %3\n"
        : "=a"(tmp_128b.qwords[0]), "=d"(tmp_128b.qwords[1])
        : "a"(tsc), "b"(tmp_tsc_multiplier)
        :);

    tmp_tsc_offset = (tmp_128b.qwords[1] << 16) | (tmp_128b.qwords[0] >> 48);

    *tsc_multiplier = tmp_tsc_multiplier;
    *tsc_offset = -(tmp_tsc_offset) + virt_tsc;
}

bool_t check_guest_xcr0_value(ia32_xcr0_t xcr0, uint64_t xfam)
{
    tdx_module_global_t* global_data_ptr = get_global_data();

    // Check that any bit that is set to 1 is supported by XCR0 and XFAM.  Note that CPU
    // support has been enumerated on TDH_SYS_INIT and used to verify XFAM on TDH_MNG_INIT.
    if ((xcr0.raw & ~(global_data_ptr->xcr0_supported_mask & xfam)) != 0)
    {
        return false;
    }

    // For the following checks, see [Intel SDM, Vol. 1, 13.3]
    // XCR0[0] is always 1
    if (!xcr0.x87_fpu_mmx)
    {
        return false;
    }

    // Check that all bit combinations are allowed
    if ((xcr0.avx && !xcr0.sse)              ||    // AVX requires SSE
        (xcr0.avx3_kmask && !xcr0.avx)       ||    // AVX3 requires AVX
        (xcr0.avx3_kmask != xcr0.avx3_zmm_hi) ||   // All AVX3 bits must be the same
        (xcr0.avx3_kmask != xcr0.avx3_zmm)   ||    // All AVX3 bits must be the same
        (xcr0.amx_xtilecfg != xcr0.amx_xtiledata)) // All AMX bits must be the same
    {
        return false;
    }

    return true;
}

void send_self_ipi(apic_delivery_mode_t delivery_mode, uint32_t vector)
{
    ia32_apic_icr_t icr;

    icr.raw = 0;
    icr.icr_low.delivery_mode = delivery_mode;
    icr.icr_low.dest_shorthand = DEST_SHORTHAND_NONE;
    icr.icr_low.vector = vector;

    // APIC works in x2APIC mode (MSR access). APIC ID is 32 bits.
    if (delivery_mode == APIC_DELIVERY_FIXED)
    {
        ia32_wrmsr(IA32_X2APIC_EOI, 0);
    }

    icr.x2apic_dest_field = ia32_rdmsr(IA32_X2APIC_APICID) & BIT_MASK_32BITS;

    ia32_wrmsr(IA32_X2APIC_ICR, icr.raw);
}

bool_t get_random_64b(uint64_t* rand)
{
    for (uint32_t i = 0; i < RDRAND_RETRIES_LIMIT; i++)
    {
        if (ia32_rdrand(rand))
        {
            return true;
        }
    }

    return false;
}

void initialize_extended_state(uint64_t xfam)
{
    ia32_xsetbv(0, xfam & XCR0_USER_BIT_MASK);
    ia32_wrmsr(IA32_XSS_MSR_ADDR, xfam & XCR0_SUPERVISOR_BIT_MASK);

    ia32_xrstors(&get_global_data()->xbuf, xfam);
}

void set_guest_pde_bs(void)
{
    ia32_rflags_t rflags;
    ia32_vmread(VMX_GUEST_RFLAGS_ENCODE, &rflags.raw);

    ia32_debugctl_t debugctl;
    ia32_vmread(VMX_GUEST_IA32_DEBUGCTLMSR_FULL_ENCODE, &debugctl.raw);

    pending_debug_exception_t pde;
    ia32_vmread(VMX_GUEST_PND_DEBUG_EXCEPTION_ENCODE, &pde.raw);

    pde.bs = (rflags.tf == 1 && debugctl.btf == 0) ? 1 : 0;
    ia32_vmwrite(VMX_GUEST_PND_DEBUG_EXCEPTION_ENCODE, pde.raw);
}

void advance_guest_rip(void)
{
    current_vmcs_guest_rip_advance(0);

    clear_movss_sti_blocking();
    set_guest_pde_bs();
}

void increment_fixed_ctr0(tdcs_t* tdcs_p)
{
    if (!tdcs_p->executions_ctl_fields.attributes.perfmon)
    {
        ia32_wrmsr(IA32_PMC_FX0_CTR_MSR_ADDR, ia32_rdmsr(IA32_PMC_FX0_CTR_MSR_ADDR) + 1);
    }
}

void clear_movss_sti_blocking(void)
{
    vmx_guest_inter_state_t guest_inter_state;
    ia32_vmread(VMX_GUEST_INTERRUPTIBILITY_ENCODE, &guest_inter_state.raw);

    if (guest_inter_state.blocking_by_mov_ss != 0 || guest_inter_state.blocking_by_sti != 0)
    {
        guest_inter_state.blocking_by_mov_ss = 0;
        guest_inter_state.blocking_by_sti = 0;
        ia32_vmwrite(VMX_GUEST_INTERRUPTIBILITY_ENCODE, guest_inter_state.raw);
    }
}

uint32_t check_mem_enc_alg (ia32_tme_capability_t tme_capability,  // In:  IA32_TME_CAPABILITY MSR value
                            ia32_tme_activate_t   tme_activate)    // In:  IA32_TME_ACTIVATE MSR value
{
    // IA32_TME_ACTIVATE must be locked
    if (tme_activate.lock == 0)
    {
        return IA32_TME_ACTIVATE_MSR_ADDR;
    }

    /* IA32_TME_CAPABILITIES must support either 128-bit or 256-bit memory encryption, with or
       without integrity as provided by MCHECK.
       IA32_TME_ACTIVATE must have been activated to support either 128-bit or 256-bit memory encryption, with or
       without integrity as provided by MCHECK.*/
    if (get_sysinfo_table()->mcheck_fields.tdx_without_integrity)
    {
        if ((tme_capability.aes_xts_256 == 0) && (tme_capability.aes_xts_128 == 0))
        {
            return IA32_TME_CAPABILITY_MSR_ADDR;
        }

        if ((tme_activate.algs_aes_xts_256 == 0) &&
            (tme_activate.algs_aes_xts_128 == 0))
        {
            return IA32_TME_ACTIVATE_MSR_ADDR;
        }
    }
    else
    {
        if ((tme_capability.aes_xts_256_with_integrity == 0) &&
            (tme_capability.aes_xts_128_with_integrity == 0))
        {
            return IA32_TME_CAPABILITY_MSR_ADDR;
        }

        if ((tme_activate.algs_aes_xts_256_with_integrity == 0) &&
            (tme_activate.algs_aes_xts_128_with_integrity == 0))
        {
            return IA32_TME_ACTIVATE_MSR_ADDR;
        }
    }

    return 0;
}

bool_t is_msr_dynamic_bit_cleared(tdcs_t* tdcs_ptr, uint32_t msr_addr, msr_bitmap_bit_type bit_meaning)
{
    // Common dynamic cases
    if (((bit_meaning == MSR_BITMAP_DYN_PERFMON)  && is_perfmon_supported_in_tdcs(tdcs_ptr)) ||
        ((bit_meaning == MSR_BITMAP_DYN_XFAM_CET) && is_cet_supported_in_tdcs(tdcs_ptr))     ||
        ((bit_meaning == MSR_BITMAP_DYN_XFAM_PT)  && is_pt_supported_in_tdcs(tdcs_ptr))      ||
        ((bit_meaning == MSR_BITMAP_DYN_XFAM_ULI) && is_uli_supported_in_tdcs(tdcs_ptr))     ||
        ((bit_meaning == MSR_BITMAP_DYN_XFAM_LBR) && is_lbr_supported_in_tdcs(tdcs_ptr))     ||
        ((bit_meaning == MSR_BITMAP_DYN_UMWAIT)   && is_waitpkg_supported_in_tdcs(tdcs_ptr)) ||
        ((bit_meaning == MSR_BITMAP_DYN_PKS)      && is_pks_supported_in_tdcs(tdcs_ptr))     ||
        ((bit_meaning == MSR_BITMAP_DYN_XFD)      && is_xfd_supported_in_tdcs(tdcs_ptr))     ||
        ((bit_meaning == MSR_BITMAP_DYN_TSX)      && is_tsx_supported_in_tdcs(tdcs_ptr))     ||
        ((bit_meaning == MSR_BITMAP_PERFMON_AND_LEGACY_PEBS) && is_perfmon_and_pebs_available_supported_in_tdcs(tdcs_ptr)))
    {
        return true;
    }

    // Other rare dynamic cases
    if (bit_meaning == MSR_BITMAP_DYN_OTHER)
    {
        // No other MSR's are currently expected for rare case
        tdx_debug_assert((msr_addr == IA32_PERF_CAPABILITIES_MSR_ADDR) ||
                         (msr_addr == IA32_PERF_METRICS_MSR_ADDR) ||
                         ((msr_addr >= IA32_PERFEVTSEL0_MSR_ADDR) && (msr_addr <= IA32_PERFEVTSEL7_MSR_ADDR)) ||
                         (msr_addr == IA32_PMC_GP0_CFG_A_MSR_ADDR) ||
                         (msr_addr == IA32_PMC_GP1_CFG_A_MSR_ADDR) ||
                         (msr_addr == IA32_PMC_GP2_CFG_A_MSR_ADDR) ||
                         (msr_addr == IA32_PMC_GP3_CFG_A_MSR_ADDR) ||
                         (msr_addr == IA32_PMC_GP4_CFG_A_MSR_ADDR) ||
                         (msr_addr == IA32_PMC_GP5_CFG_A_MSR_ADDR) ||
                         (msr_addr == IA32_PMC_GP6_CFG_A_MSR_ADDR) ||
                         (msr_addr == IA32_PMC_GP7_CFG_A_MSR_ADDR));

        if ((msr_addr == IA32_PERF_CAPABILITIES_MSR_ADDR) &&
            (is_perfmon_supported_in_tdcs(tdcs_ptr) && is_pt_supported_in_tdcs(tdcs_ptr)))
        {
            return true;
        }

        if ((msr_addr == IA32_PERF_METRICS_MSR_ADDR) &&
            (is_perfmon_supported_in_tdcs(tdcs_ptr) &&
             get_global_data()->plt_common_config.ia32_perf_capabilities.perf_metrics_available))
        {
            return true;
        }

        if (((msr_addr == IA32_PMC_GP0_CFG_A_MSR_ADDR) ||
             (msr_addr == IA32_PMC_GP1_CFG_A_MSR_ADDR) ||
             (msr_addr == IA32_PMC_GP2_CFG_A_MSR_ADDR) ||
             (msr_addr == IA32_PMC_GP3_CFG_A_MSR_ADDR) ||
             (msr_addr == IA32_PMC_GP4_CFG_A_MSR_ADDR) ||
             (msr_addr == IA32_PMC_GP5_CFG_A_MSR_ADDR) ||
             (msr_addr == IA32_PMC_GP6_CFG_A_MSR_ADDR) ||
             (msr_addr == IA32_PMC_GP7_CFG_A_MSR_ADDR) ||
             ((msr_addr >= IA32_PERFEVTSEL0_MSR_ADDR) && (msr_addr <= IA32_PERFEVTSEL7_MSR_ADDR))) &&
            is_perfmon_supported_in_tdcs(tdcs_ptr) && (tdcs_ptr->executions_ctl2_fields.event_filters_num == 0))
        {
            return true;
        }
    }

    return false;
}

void set_msr_bitmaps(tdcs_t * tdcs_ptr)
{
    // Assuming that the whole MSR bitmap was initialized to all 1's by TDHMNGADDCX

    for (uint32_t i = 0; i < MAX_NUM_MSR_LOOKUP; i++)
    {
        uint32_t msr_addr = msr_lookup[i].start_address;

        bool_t clear_rd_bit = is_msr_dynamic_bit_cleared(tdcs_ptr, msr_addr, msr_lookup[i].rd_bit_meaning) ||
                              (msr_lookup[i].rd_bit_meaning == MSR_BITMAP_FIXED_0);
        bool_t clear_wr_bit = is_msr_dynamic_bit_cleared(tdcs_ptr, msr_addr, msr_lookup[i].wr_bit_meaning) ||
                              (msr_lookup[i].wr_bit_meaning == MSR_BITMAP_FIXED_0);

        if (!clear_rd_bit && !clear_wr_bit)
        {
            continue; // Nothing to do for whole MSR address range
        }

        for (; msr_addr <= msr_lookup[i].end_address; msr_addr++)
        {
            uint32_t byte_offset, bit_offset;
            byte_offset = (msr_addr & ~HIGH_MSR_MASK) ? MSR_BITMAP_SIZE : 0;
            byte_offset += (msr_addr & HIGH_MSR_MASK) / 8;
            bit_offset = (msr_addr & HIGH_MSR_MASK) % 8;

            uint32_t* byte_addr_rd = (uint32_t*)&tdcs_ptr->msr_bitmaps[byte_offset];
            uint32_t* byte_addr_wr = (uint32_t*)&tdcs_ptr->msr_bitmaps[byte_offset + (MSR_BITMAP_SIZE * 2)];

            if (clear_rd_bit)
            {
                btr_32b(byte_addr_rd, bit_offset);
            }

            if (clear_wr_bit)
            {
                btr_32b(byte_addr_wr, bit_offset);
            }
        }
    }
}

void set_xbuff_offsets_and_size(tdcs_t* tdcs_ptr, uint64_t xfam)
{
    tdx_module_global_t* tdx_global_data_ptr = get_global_data();

    // Calculate the offsets of XSAVE components in XBUFF, which depend on XFAM.  The algorithm
    // is described in the Intel SDM, Vol. 1, - 13.4.3 "Extended Region of an XSAVE Area"
    uint32_t offset = offsetof(xsave_area_t, extended_region);
    for (uint32_t xfam_i = 2; xfam_i <= XCR0_MAX_VALID_BIT; xfam_i++)
    {
        if ((xfam & BIT(xfam_i)) != 0)
        {
            if (tdx_global_data_ptr->xsave_comp[xfam_i].align)
            {
                // Align the offset up to the next 64B boundary
                offset = ROUND_UP(offset, 64U);
            }
            tdcs_ptr->executions_ctl_fields.xbuff_offsets[xfam_i] = offset;
            offset += tdx_global_data_ptr->xsave_comp[xfam_i].size;
        }
    }

    tdcs_ptr->executions_ctl_fields.xbuff_size = offset;
}

void init_imported_td_state_mutable (tdcs_t* tdcs_ptr)
{
    // Immutable CPUID flags were upated before, during immutable state import. Now update the mutable CPUID flags.
    update_mutable_cpuid_flags(tdcs_ptr);

    /* OTHER DETAILS ARE NOT PROVIDED, REFER TO THE TDR/TDCS SPREADSHEET */
}

api_error_type td_immutable_state_cross_check(tdcs_t* tdcs_ptr, bool_t is_import)
{
    if (is_import)
    {
        if (!check_virt_ia32_vmx_basic(tdcs_ptr->virt_msrs.virtual_ia32_vmx_basic.raw))
        {
            return api_error_with_operand_id(TDX_VIRTUAL_MSR_VALUE_NOT_VALID, MD_TDCS_VIRTUAL_IA32_VMX_BASIC_FIELD_CODE);
        }
        if (!check_virt_ia32_vmx_misc(tdcs_ptr->virt_msrs.virtual_ia32_vmx_misc.raw))
        {
            return api_error_with_operand_id(TDX_VIRTUAL_MSR_VALUE_NOT_VALID, MD_TDCS_VIRTUAL_IA32_VMX_MISC_FIELD_CODE);
        }
        if (!check_virt_ia32_vmx_cr0_fixed0(tdcs_ptr->virt_msrs.virtual_ia32_vmx_cr0_fixed0.raw))
        {
            return api_error_with_operand_id(TDX_VIRTUAL_MSR_VALUE_NOT_VALID, MD_TDCS_VIRTUAL_IA32_VMX_CR0_FIXED0_FIELD_CODE);
        }
        if (!check_virt_ia32_vmx_cr0_fixed1(tdcs_ptr->virt_msrs.virtual_ia32_vmx_cr0_fixed1.raw))
        {
            return api_error_with_operand_id(TDX_VIRTUAL_MSR_VALUE_NOT_VALID, MD_TDCS_VIRTUAL_IA32_VMX_CR0_FIXED1_FIELD_CODE);
        }
        if (!check_virt_ia32_vmx_cr4_fixed0(tdcs_ptr))
        {
            return api_error_with_operand_id(TDX_VIRTUAL_MSR_VALUE_NOT_VALID, MD_TDCS_VIRTUAL_IA32_VMX_CR4_FIXED0_FIELD_CODE);
        }
        if (!check_virt_ia32_vmx_cr4_fixed1(tdcs_ptr))
        {
            return api_error_with_operand_id(TDX_VIRTUAL_MSR_VALUE_NOT_VALID, MD_TDCS_VIRTUAL_IA32_VMX_CR4_FIXED1_FIELD_CODE);
        }
        if (!check_virt_ia32_vmx_procbased_ctls2(tdcs_ptr))
        {
            return api_error_with_operand_id(TDX_VIRTUAL_MSR_VALUE_NOT_VALID, MD_TDCS_VIRTUAL_IA32_VMX_PROCBASED_CTLS2_FIELD_CODE);
        }
        if (!check_virt_ia32_vmx_ept_vpid_cap(tdcs_ptr))
        {
            return api_error_with_operand_id(TDX_VIRTUAL_MSR_VALUE_NOT_VALID, MD_TDCS_VIRTUAL_IA32_VMX_EPT_VPID_CAP_FIELD_CODE);
        }
        if (!check_virt_ia32_vmx_true_pinbased_ctls(tdcs_ptr->virt_msrs.virtual_ia32_vmx_true_pinbased_ctls.raw))
        {
            return api_error_with_operand_id(TDX_VIRTUAL_MSR_VALUE_NOT_VALID, MD_TDCS_VIRTUAL_IA32_VMX_TRUE_PINBASED_CTLS_FIELD_CODE);
        }
        if (!check_virt_ia32_vmx_true_procbased_ctls(tdcs_ptr))
        {
            return api_error_with_operand_id(TDX_VIRTUAL_MSR_VALUE_NOT_VALID, MD_TDCS_VIRTUAL_IA32_VMX_TRUE_PROCBASED_CTLS_FIELD_CODE);
        }
        if (!check_virt_ia32_vmx_true_exit_ctls(tdcs_ptr))
        {
            return api_error_with_operand_id(TDX_VIRTUAL_MSR_VALUE_NOT_VALID, MD_TDCS_VIRTUAL_IA32_VMX_TRUE_EXIT_CTLS_FIELD_CODE);
        }
        if (!check_virt_ia32_vmx_true_entry_ctls(tdcs_ptr))
        {
            return api_error_with_operand_id(TDX_VIRTUAL_MSR_VALUE_NOT_VALID, MD_TDCS_VIRTUAL_IA32_VMX_TRUE_ENTRY_CTLS_FIELD_CODE);
        }
        if (!check_virt_ia32_vmx_vmfunc(tdcs_ptr->virt_msrs.virtual_ia32_vmx_vmfunc))
        {
            return api_error_with_operand_id(TDX_VIRTUAL_MSR_VALUE_NOT_VALID, MD_TDCS_VIRTUAL_IA32_VMX_VMFUNC_FIELD_CODE);
        }
        if (!check_virt_ia32_vmx_procbased_ctls3(tdcs_ptr->virt_msrs.virtual_ia32_vmx_procbased_ctls3))
        {
            return api_error_with_operand_id(TDX_VIRTUAL_MSR_VALUE_NOT_VALID, MD_TDCS_VIRTUAL_IA32_VMX_PROCBASED_CTLS3_FIELD_CODE);
        }
    }

    return TDX_SUCCESS;
}

api_error_type check_and_init_imported_td_state_immutable(tdcs_t* tdcs_ptr)
{
    api_error_type return_val = td_immutable_state_cross_check(tdcs_ptr, true);

    if (return_val != TDX_SUCCESS)
    {
        return return_val;
    }

    // num_vcpus sanity check (at this point num_vcpus and max_vcpus already set)
    if (tdcs_ptr->management_fields.num_vcpus > tdcs_ptr->executions_ctl_fields.max_vcpus)
    {
        return api_error_with_operand_id_fatal(TDX_OPERAND_INVALID, OPERAND_ID_NUM_VCPUS);
    }

    /**
     * Initialize the TD Management Fields
     */
    tdcs_ptr->management_fields.num_assoc_vcpus = 0;
    tdcs_ptr->epoch_tracking.epoch_and_refcount.td_epoch = 1;
    tdcs_ptr->epoch_tracking.epoch_and_refcount.refcount[0] = 0;
    tdcs_ptr->epoch_tracking.epoch_and_refcount.refcount[1] = 0;

    /** CONFIG_FLAGS is optionally imported since older TDX module versions didn't support it.  Set the GPAW bit
     *  based on the separate GPAW field that is always imported.
     */
    tdcs_ptr->executions_ctl_fields.config_flags.gpaw = (tdcs_ptr->executions_ctl_fields.gpaw != false);

    /** TD_CTLS is optionally imported (later. as part of the mutable state) since older TDX module versions didn't support it.
     *  Set the PENDING_VE_DISABLE bit based on the ATTRIBUTES field that has already been imported (as part of the immutable
     *  state). This value may be overwritten later by the immutable state import.
     */
    tdcs_ptr->executions_ctl_fields.td_ctls.pending_ve_disable = tdcs_ptr->executions_ctl_fields.attributes.sept_ve_disable;

    if (!check_imported_cpuid_fixed0_bitmap(tdcs_ptr))
    {
        return api_error_with_operand_id_fatal(TDX_OPERAND_INVALID, OPERAND_ID_CPUID_FIXED0_BITMAP);
    }

    // Check the imported CPUID(0x1F) values and set CPUID(0xB) values

    return_val = check_cpuid_1f_and_compute_cpuid_0b(tdcs_ptr, false);
    if (return_val != TDX_SUCCESS)
    {
        return api_error_fatal(return_val);
    }

    /**
     * Execution control fields
     */
    set_xbuff_offsets_and_size(tdcs_ptr, tdcs_ptr->executions_ctl_fields.xfam);

    // Check that all CPUID4_NATIVE_VALID are set.
    // If not (e.g., importing from an older TDX module), clear TDCS.VE_REDUCTION_VALID;
    // import will fail later if TDH.IMPORT.STATE.TD tries to set TD_CTLS.REDUCE_VE.
    for (uint32_t i = 0; i < NUM_CPUID4_NATIVE; i++)
    {
        if (!tdcs_ptr->executions_ctl2_fields.cpuid4_native_valid[i])
        {
            tdcs_ptr->executions_ctl_fields.ve_reduction_valid = false;
        }
    }

    calculate_servtd_hash(tdcs_ptr);

    /**
     *  Build the MSR bitmaps
     *
     *  The MSR bitmap page was filled with all 1's during TDH_MNG_ADDCX
     */
    set_msr_bitmaps(tdcs_ptr);

    return return_val;
}

api_error_type check_imported_vp_state(tdr_t* tdr_p, tdcs_t* tdcs_p, tdvps_t* tdvps_p)
{
    UNUSED(tdr_p);

    if (tdcs_p->executions_ctl_fields.topology_enum_configured)
    {
        uint32_t x2apic_id = tdcs_p->x2apic_ids[tdvps_p->management.vcpu_index];

        for (uint32_t i = 0; i < tdcs_p->management_fields.num_vcpus; i++)
        {
            if (x2apic_id == tdcs_p->x2apic_ids[i])
            {
                if (i != tdvps_p->management.vcpu_index)
                {
                    return api_error_with_operand_id_fatal(TDX_X2APIC_ID_NOT_UNIQUE, x2apic_id);
                }
            }
        }
    }

    return TDX_SUCCESS;
}

void prepare_td_vmcs(tdvps_t *tdvps_p, uint16_t vm_id)
{
    vmcs_header_t   *td_vmcs_p;
    ia32_vmx_basic_t vmx_basic;

    pa_t tdvps_vmcs_pa = { .raw = tdvps_p->management.tdvps_page_pa[get_tdvps_vmcs_page_index(vm_id)] };

    // Map the TD VMCS page
    td_vmcs_p = (vmcs_header_t *)map_pa(tdvps_vmcs_pa.raw_void, TDX_RANGE_RW);

    /*
     * Initialize the version ID in the TD VMCS (first 31 bits) with the
     * VMCS version ID reported by the IA32_VMX_BASIC MSR
     */
    vmx_basic.raw = get_global_data()->plt_common_config.ia32_vmx_basic.raw;
    td_vmcs_p->revision.vmcs_revision_identifier = vmx_basic.vmcs_revision_id;
    td_vmcs_p->revision.shadow_vmcs_indicator = 0;
    td_vmcs_p->vmx_abort_indicator = 0;

    vmclear_vmcs(tdvps_p, vm_id);

    free_la(td_vmcs_p);
}

api_error_code_e get_tdinfo_and_teeinfohash(tdcs_t* tdcs_p, ignore_tdinfo_bitmap_t ignore_tdinfo,
                                            td_info_t* td_info, measurement_t* tee_info_hash, bool_t is_guest)
{
    td_info_t             td_info_local;
    ALIGN(32) uint256_t   ymms[16];                  // AVX/SSE state backup for crypto
    crypto_api_error      sha_error_code;
    api_error_code_e      retval = UNINITIALIZE_ERROR;

    if (td_info == NULL)
    {
        td_info = &td_info_local;
    }

    // Zero the TDINFO (reserve fields are zero'd)
    basic_memset_to_zero(td_info, sizeof(td_info_t));

    // Acquire shared access to TDCS.RTMR
    if ((retval = acquire_sharex_lock_hp_sh(&tdcs_p->measurement_fields.rtmr_lock, is_guest)) != TDX_SUCCESS)
    {
        TDX_ERROR("Failed to acquire shared lock on RTMR\n");
        return retval;
    }

    if (!ignore_tdinfo.attributes)
    {
        td_info->attributes = tdcs_p->executions_ctl_fields.attributes.raw;
    }
    if (!ignore_tdinfo.xfam)
    {
        td_info->xfam = tdcs_p->executions_ctl_fields.xfam;
    }
    if (!ignore_tdinfo.mrtd)
    {
        tdx_memcpy(td_info->mr_td.bytes, sizeof(measurement_t),
                   tdcs_p->measurement_fields.mrtd.bytes,
                   sizeof(measurement_t));
    }
    if (!ignore_tdinfo.mrconfig)
    {
        tdx_memcpy(td_info->mr_config_id.bytes, sizeof(measurement_t),
                   tdcs_p->measurement_fields.mrconfigid.bytes,
                   sizeof(measurement_t));
    }
    if (!ignore_tdinfo.mrowner)
    {
        tdx_memcpy(td_info->mr_owner.bytes, sizeof(measurement_t),
                   tdcs_p->measurement_fields.mrowner.bytes,
                   sizeof(measurement_t));
    }
    if (!ignore_tdinfo.mrownerconfig)
    {
        tdx_memcpy(td_info->mr_owner_config.bytes, sizeof(measurement_t),
                   tdcs_p->measurement_fields.mrownerconfig.bytes,
                   sizeof(measurement_t));
    }
    for (uint32_t i = 0; i < NUM_OF_RTMRS; i++)
    {
        if (!(ignore_tdinfo.rtmr & BIT(i)))
        {
            tdx_memcpy(td_info->rtmr[i].bytes, sizeof(measurement_t),
                       tdcs_p->measurement_fields.rtmr[i].bytes,
                       SIZE_OF_SHA384_HASH_IN_BYTES);
        }
    }
    if (!ignore_tdinfo.servtd_hash)
    {
        tdx_memcpy(td_info->servtd_hash.bytes, sizeof(measurement_t),
                   tdcs_p->service_td_fields.servtd_hash.bytes,
                   sizeof(measurement_t));
    }

    /* SHA calculation is a relatively long operation.  Optimize by reusing the previously-calculated value,
       if available.  This is designed for use by TDG.MR.REPORT, which is interruptible. */
    if ((tdcs_p->measurement_fields.last_teeinfo_hash_valid) && (ignore_tdinfo.raw == 0))
    {
        // Optimize for the common case of TDG.MR.REPORT
        tdx_memcpy(tee_info_hash, sizeof(measurement_t),
                   &(tdcs_p->measurement_fields.last_teeinfo_hash), sizeof(measurement_t));
    }
    else
    {
        if (is_guest)
        {
            save_td_xcr0_and_set_tdx_xcr0(get_local_data());
        }
        else
        {
            // preserve VMM's XCR0 state
            get_local_data()->vmm_xcr0_state = ia32_xgetbv(0);
            ia32_xsetbv(0, TDX_MODULE_XCR0_WITH_AVX);
        }

        // Compute TEE_INFO_HASH
        store_ymms_in_buffer(ymms);

        if ((sha_error_code = sha384_generate_hash((const uint8_t *)td_info,
                                                    sizeof(td_info_t),
                                                    tee_info_hash->qwords)))
        {
            // Unexpected error - Fatal Error
            TDX_ERROR("Unexpected error in SHA384 - error = %d\n", sha_error_code);
            fatal_error(FATAL_ERROR_ID_35, FATAL_INFO_FORMAT_BASIC_INFO, NULL);
        }

        load_ymms_from_buffer(ymms);
        basic_memset_to_zero(ymms, sizeof(ymms));

        if (is_guest)
        {
            restore_td_xcr0_if_required(get_local_data());
        }
        else
        {
            // restore VMM's XCR0 state
            ia32_xsetbv(0, get_local_data()->vmm_xcr0_state);
        }

        if (ignore_tdinfo.raw == 0)
        {
            // Optimize for TDG.MR.REPORT: store the hash for next time
            tdx_memcpy(&(tdcs_p->measurement_fields.last_teeinfo_hash), sizeof(measurement_t),
                       tee_info_hash, sizeof(measurement_t));

            tdcs_p->measurement_fields.last_teeinfo_hash_valid = true;
        }
    }

    release_sharex_lock_hp_sh(&tdcs_p->measurement_fields.rtmr_lock);

    return TDX_SUCCESS;
}

api_error_code_e get_teeinfohash(tdcs_t* tdcs_p, ignore_tdinfo_bitmap_t ignore_tdinfo,
                                 measurement_t* tee_info_hash)
{
    td_info_t td_info;

    return get_tdinfo_and_teeinfohash(tdcs_p, ignore_tdinfo, &td_info, tee_info_hash, false);
}

api_error_type abort_import_session(
    tdcs_t                  *tdcs_p,
    api_error_type           status,
    uint32_t                 status_details)
{
    if (tdcs_p->management_fields.op_state == OP_STATE_LIVE_IMPORT)
    {
        tdcs_p->management_fields.op_state = OP_STATE_RUNNABLE;
        return api_error_with_operand_id(status, status_details);
    }
    else
    {
        tdcs_p->management_fields.op_state = OP_STATE_FAILED_IMPORT;
        status = api_error_with_operand_id(status, status_details);
        return api_error_fatal(status);
    }
}

bool_t generate_256bit_random(uint256_t* rand)
{
    return generate_custom_random(rand->qwords, QUADWORDS_IN_256b);
}

bool_t generate_custom_random(uint64_t* rand_array, uint64_t num_of_qwords)
{
    uint64_t successfull_randomizations = 0;

    for (uint8_t i = 0; i < (get_global_data()->num_rdseed_retries * num_of_qwords); i++)
    {
        if (ia32_rdseed(&rand_array[successfull_randomizations]))
        {
            successfull_randomizations++;

            if (num_of_qwords == successfull_randomizations)
            {
                break;
            }
        }

        for (uint8_t j = 0; j < get_global_data()->num_rdseed_pauses; j++)
        {
            ia32_pause();
        }
    }

    if (successfull_randomizations < num_of_qwords)
    {
        basic_memset_to_zero(rand_array, sizeof(uint64_t) * num_of_qwords);
        return false;
    }

    return true;
}


void complete_cpuid_handling(tdx_module_global_t* tdx_global_data_ptr)
{
    for (uint32_t i = 0; i < MAX_NUM_CPUID_LOOKUP; i++)
    {
        for (uint32_t j = 0; j < 4; j++)
        {
            uint32_t cpuid_value = tdx_global_data_ptr->cpuid_values[i].values.values[j];

            // Clear the bits that will be later virtualized as FIXED0 or DYNAMIC
            cpuid_value &= ~cpuid_lookup[i].fixed0_or_dynamic.values[j];

            // Set to 1 any bits that will be later virtualized as FIXED1
            cpuid_value |= cpuid_lookup[i].fixed1.values[j];

            tdx_global_data_ptr->cpuid_values[i].values.values[j] = cpuid_value;
        }
    }
}

bool_t is_voe_in_exception_bitmap( void )
{
    vmx_entry_inter_info_t entry_intr_info;

    ia32_vmread(VMX_VM_ENTRY_INTR_INFO_ENCODE, &(entry_intr_info.raw));

    if (entry_intr_info.valid && entry_intr_info.interruption_type == HW_EXCEPTION)
    {
        // Check the VOE vector vs. the exception bitmap
        uint64_t exception_bitmap = 0;
        ia32_vmread(VMX_EXCEPTION_BITMAP_ENCODE, &exception_bitmap);
        if ((exception_bitmap & BIT(entry_intr_info.vector)) != 0)
        {
            if (entry_intr_info.vector == E_PF)
            {
                // #PF is a special case where we need to check the Page Fault Error Code vs.
                // the mask and match values.  See [Intel SDM Vol. 3, 25.2].
                uint64_t pfec = 0, pfec_mask = 0, pfec_match = 0;
                ia32_vmread(VMX_VM_EXIT_EXCEPTION_ERRORCODE_ENCODE, &pfec);
                ia32_vmread(VMX_PAGEFAULT_ERRORCODE_MASK_ENCODE, &pfec_mask);
                ia32_vmread(VMX_PAGEFAULT_ERRORCODE_MATCH_ENCODE, &pfec_match);

                return ((pfec & pfec_mask) == pfec_match);
            }
            else
            {
                return true;
            }
        }
    }

    return false;
}

void convert_l2_voe_to_l1_exit(void)
{
    vmx_entry_inter_info_t entry_intr_info;
    ia32_vmread(VMX_VM_ENTRY_INTR_INFO_ENCODE, &(entry_intr_info.raw));

    tdx_debug_assert(entry_intr_info.valid);

    vmx_exit_inter_info_t exit_inter_info;

    // Copy the VOE information to VM exit information
    exit_inter_info.raw = entry_intr_info.raw;
    ia32_vmwrite(VMX_VM_EXIT_INTERRUPTION_INFO_ENCODE, exit_inter_info.raw);

    uint64_t error_code = 0;
    ia32_vmread(VMX_VM_ENTRY_EXCEPTION_ERRORCODE_ENCODE, &error_code);
    ia32_vmwrite(VMX_VM_EXIT_EXCEPTION_ERRORCODE_ENCODE, error_code);

    // Invalidate the entry interruption information to avoid injecting the VOE
    entry_intr_info.valid = 0;
    ia32_vmwrite(VMX_VM_ENTRY_INTR_INFO_ENCODE, entry_intr_info.raw);

    ia32_vmwrite(VMX_VM_EXIT_REASON_ENCODE, VMEXIT_REASON_EXCEPTION_OR_NMI);
    ia32_vmwrite(VMX_VM_EXIT_QUALIFICATION_ENCODE, 0);
}

void set_vmx_preemption_timer(tdvps_t* tdvps_p, uint16_t vm_id)
{
    vmx_pinbased_ctls_t pinbased_exec_ctls;
    ia32_vmread(VMX_VM_EXECUTION_CONTROL_PIN_BASED_ENCODE, &pinbased_exec_ctls.raw);

    if (tdvps_p->management.tsc_deadline[vm_id] == -1ULL)
    {
        // A TSC_DEADLINE value of -1 indicates no deadline. Disable the VMX-preemption timer.
        pinbased_exec_ctls.activate_vmx_preemption_timer = 0;
    }
    else
    {
        // Calculate the TSC ticks left until preemption timeout
        uint64_t preempt_time;
        uint64_t current_time = ia32_rdtsc();

        uint64_t future_delta = tdvps_p->management.shadow_tsc_deadline[vm_id] - current_time;
        uint64_t past_delta = current_time - tdvps_p->management.shadow_tsc_deadline[vm_id];

        // Calculation may indicate a time in the past.
        // In this case set to 0, which will cause the VM to exit immediately.
        if (past_delta < future_delta)
        {
            preempt_time = 0;
        }
        else
        {
            preempt_time = tdvps_p->management.shadow_tsc_deadline[vm_id] - current_time;

            // Scale down by the factor provided in IA32_VMX_MISC
            preempt_time >>= get_global_data()->plt_common_config.ia32_vmx_misc.vmx_preempt_timer_tsc_factor;

            // Timer is 32-bit.  If value doesn't fit, set to the maximum.
            if (preempt_time >= BIT(32))
            {
                preempt_time = BIT(32) - 1;
            }
        }

        // Enable VMX-preemption timer
        pinbased_exec_ctls.activate_vmx_preemption_timer = 1;
        ia32_vmwrite(VMX_GUEST_PREEMPTION_TIMER_COUNT_ENCODE, preempt_time);
    }

    ia32_vmwrite(VMX_VM_EXECUTION_CONTROL_PIN_BASED_ENCODE, pinbased_exec_ctls.raw);
}

bool_t reinject_idt_vectoring_event_if_any(void)
{
    vmx_entry_inter_info_t entry_intr_info;
    vmx_idt_vectoring_info_t idt_vectoring_info;

    ia32_vmread(VMX_VM_EXIT_IDT_VECTOR_FIELD_ENCODE, &idt_vectoring_info.raw);

    // Return false if there's nothing to do.
    IF_COMMON (!idt_vectoring_info.valid)
    {
        return false;
    }

    // Copy IDT vectoring fields to VM entry exception fields.
    // On the next VM entry, the CPU will inject a VOE.

    entry_intr_info.raw = idt_vectoring_info.raw;
    entry_intr_info.reserved = 0;
    ia32_vmwrite(VMX_VM_ENTRY_INTR_INFO_ENCODE, entry_intr_info.raw);

    if (idt_vectoring_info.error_code_valid)
    {
        uint64_t idt_vectoring_error_code;
        ia32_vmread(VMX_VM_EXIT_IDT_VECTOR_ERRORCODE_ENCODE, &idt_vectoring_error_code);
        ia32_vmwrite(VMX_VM_ENTRY_EXCEPTION_ERRORCODE_ENCODE, idt_vectoring_error_code);
    }

    uint64_t vm_exit_instruction_length;
    ia32_vmread(VMX_VM_EXIT_INSTRUCTION_LENGTH_ENCODE, &vm_exit_instruction_length);
    ia32_vmwrite(VMX_VM_ENTRY_INSTRUCTION_LENGTH_ENCODE, vm_exit_instruction_length);

    // Make sure the above operation is done once per VM exit
    idt_vectoring_info.valid = 0;
    ia32_vmwrite(VMX_VM_EXIT_IDT_VECTOR_FIELD_ENCODE, idt_vectoring_info.raw);

    return true;
}

bool_t translate_l2_enter_guest_state_gpa(
    tdr_t *    tdr_ptr,
    tdcs_t *   tdcs_ptr,
    tdvps_t *  tdvps_ptr,
    uint16_t   vm_id,
    uint64_t * failed_gpa)
{
    uint64_t hpa;
    uint64_t gpa;

    ia32e_sept_t   sept_entry_copy = {.raw = 0};

    ia32e_eptp_t eptp = {.raw = tdcs_ptr->executions_ctl_fields.eptp.raw};
    uint16_t hkid = tdr_ptr->key_management_fields.hkid;
    access_rights_t access_rights = { .raw = 0x7 };
    access_rights_t accumulated_rwx;

    tdx_debug_assert(vm_id != 0);

    /*
     * Translate the GPAs of TDH.VP.ENTER output memory operands whose shadow HPA is NULL_PA,
     * using the L1 SEPT
     */
    hpa = tdvps_ptr->management.l2_enter_guest_state_hpa[vm_id];
    if (hpa == NULL_PA)
    {
        gpa = tdvps_ptr->management.l2_enter_guest_state_gpa[vm_id];

        if (!check_gpa_validity((pa_t)gpa, tdcs_ptr->executions_ctl_fields.gpaw, PRIVATE_ONLY, tdcs_ptr->executions_ctl_fields.virt_maxpa))
        {
            *failed_gpa = gpa;
            goto EXIT;
        }

        ept_walk_result_t status = gpa_translate(eptp, (pa_t)gpa, true, hkid, access_rights, (pa_t*)&hpa, (ia32e_ept_t*)&sept_entry_copy, &accumulated_rwx);
        if (EPT_WALK_SUCCESS != status)
        {
            *failed_gpa = gpa;
            goto EXIT;
        }

        if (!sept_state_is_guest_accessible_leaf(sept_entry_copy))
        {
            *failed_gpa = gpa;
            goto EXIT;
        }

        // Update the HPA
        hpa = set_hkid_to_pa((pa_t)hpa, tdr_ptr->key_management_fields.hkid).raw;
        tdvps_ptr->management.l2_enter_guest_state_hpa[vm_id] = hpa;
    }

    return true;

EXIT:

    return false;
}

bool_t translate_gpas(
    tdr_t *    tdr_ptr,
    tdcs_t *   tdcs_ptr,
    tdvps_t *  tdvps_ptr,
    uint16_t   vm_id,
    uint64_t * failed_gpa)
{
    uint64_t hpa;
    uint64_t gpa;

    ia32e_sept_t   sept_entry_copy = {.raw = 0};

    ia32e_eptp_t eptp = {.raw = tdcs_ptr->executions_ctl_fields.eptp.raw};
    uint16_t hkid = tdr_ptr->key_management_fields.hkid;
    access_rights_t access_rights = { .raw = 0x7 };
    access_rights_t accumulated_rwx;

    // Check the VMCS is the correct one
    tdx_debug_assert(vm_id != 0);
    tdx_debug_assert(get_local_data()->vp_ctx.active_vmcs == vm_id);

    /*
     * Translate the GPAs of TDH.VP.ENTER output memory operands whose shadow HPA is NULL_PA,
     * using the L1 SEPT
     */
    if (!translate_l2_enter_guest_state_gpa(tdr_ptr, tdcs_ptr, tdvps_ptr, vm_id, failed_gpa))
    {
        goto EXIT;
    }

    /*
     * Translate the soft-translated GPA L2 VMCS fields whose shadow HPA is NULL_PA,
     * using the L1 SEPT.
     */

    hpa = tdvps_ptr->management.l2_vapic_hpa[vm_id];
    if (hpa == NULL_PA)
    {
        gpa = tdvps_ptr->management.l2_vapic_gpa[vm_id];
        if (!check_gpa_validity((pa_t)gpa, tdcs_ptr->executions_ctl_fields.gpaw, PRIVATE_ONLY, tdcs_ptr->executions_ctl_fields.virt_maxpa))
        {
            *failed_gpa = gpa;
            goto EXIT;
        }

        ept_walk_result_t status = gpa_translate(eptp, (pa_t)gpa, true, hkid, access_rights, (pa_t*)&hpa, (ia32e_ept_t*)&sept_entry_copy, &accumulated_rwx);
        if (EPT_WALK_SUCCESS != status)
        {
            *failed_gpa = gpa;
            goto EXIT;
        }

        if (!sept_state_is_guest_accessible_leaf(sept_entry_copy))
        {
            *failed_gpa = gpa;
            goto EXIT;
        }

        // Update the HPA
        hpa = set_hkid_to_pa((pa_t)hpa, tdr_ptr->key_management_fields.hkid).raw;
        tdvps_ptr->management.l2_vapic_hpa[vm_id] = hpa;
        ia32_vmwrite(VMX_VIRTUAL_APIC_PAGE_ADDRESS_FULL_ENCODE, hpa);
    }

    return true;

EXIT:

    return false;
}

void invalidate_gpa_translations(tdvps_t *tdvps_ptr, uint16_t vm_id)
{
    tdvps_ptr->management.l2_enter_guest_state_hpa[vm_id] = NULL_PA;
    tdvps_ptr->management.l2_vapic_hpa[vm_id] = NULL_PA;
}

void invalidate_all_gpa_translations(tdcs_t* tdcs_p, tdvps_t* tdvps_p)
{
    for (uint16_t vm_id = 0; vm_id <= tdcs_p->management_fields.num_l2_vms; vm_id++)
    {
        invalidate_gpa_translations(tdvps_p, vm_id);
    }
}

bool_t adjust_tlb_tracking_state(tdr_t* tdr_ptr, tdcs_t* tdcs_ptr, tdvps_t* tdvps_ptr,
                                 bool_t new_association)
{
    tdcs_epoch_tracking_fields_t* epoch_tracking = &tdcs_ptr->epoch_tracking;

    // Lock the TD epoch
    if (acquire_sharex_lock_sh(&epoch_tracking->epoch_lock) != LOCK_RET_SUCCESS)
    {
        return false;
    }

    // Sample the TD epoch and atomically increment the REFCOUNT
    uint64_t vcpu_epoch = epoch_tracking->epoch_and_refcount.td_epoch;
    (void)_lock_xadd_16b(&epoch_tracking->epoch_and_refcount.refcount[vcpu_epoch & 1], 1);

    // End of critical section, release lock.
    release_sharex_lock_sh(&epoch_tracking->epoch_lock);

    if (vcpu_epoch != tdvps_ptr->management.vcpu_epoch)
    {
        if (!new_association)
        {
            /**
             *  The current VCPU was already associated with the current LP at the
             *  beginning of TDHVPENTER.
             *  Flush the TLB context and extended paging structure (EPxE) caches
             *  associated with the current TD.
             *  Else, no need to flush, since this LP is guaranteed not to hold any
             *  address translation for this VCPU
             */
            // Execute INVEPT type 1 for each Secure EPT
            flush_all_td_asids(tdr_ptr, tdcs_ptr);

            // Invalidate all soft-translated GPAs
            invalidate_all_gpa_translations(tdcs_ptr, tdvps_ptr);
        }

        // Store the sampled value of TD_EPOCH as the new value of VCPU_EPOCH
        tdvps_ptr->management.vcpu_epoch = vcpu_epoch;
    }

    return true;
}

void vmclear_vmcs(tdvps_t *tdvps_p, uint16_t vm_id)
{
    ia32_vmclear((void*)tdvps_p->management.tdvps_page_pa[get_tdvps_vmcs_page_index(vm_id)]);

    // Mark the guest TD as not launched.  Next VM entry will require VMLAUNCH
    tdvps_p->management.vm_launched[vm_id] = false;
}

api_error_type l2_sept_walk(tdr_t* tdr_ptr, tdcs_t* tdcs_ptr, uint16_t vm_id, pa_t page_gpa,
                            ept_level_t* level, ia32e_sept_t** l2_septe_ptr)
{
    ia32e_eptp_t septp = get_l2_septp_with_hkid(tdr_ptr, tdcs_ptr, vm_id);
    ia32e_sept_t cached_sept_entry = { .raw = 0 };

    ept_level_t requested_level = *level;
    *l2_septe_ptr = secure_ept_walk(septp, page_gpa, tdr_ptr->key_management_fields.hkid,
                                    level, &cached_sept_entry, true, false, false);

    if (requested_level != *level)
    {
        return TDX_L2_SEPT_WALK_FAILED;
    }

    return TDX_SUCCESS;
}

api_error_type l2_sept_walk_guest_side(
    tdr_t* tdr_ptr,
    tdcs_t* tdcs_ptr,
    uint16_t vm_id,
    pa_t page_gpa,
    ept_level_t* level,
    ia32e_sept_t* cached_l2_sept_entry,
    ia32e_sept_t** l2_septe_ptr)
{
    ia32e_eptp_t septp = get_l2_septp_with_hkid(tdr_ptr, tdcs_ptr, vm_id);

    ept_level_t requested_level = *level;
    *l2_septe_ptr = secure_ept_walk(septp, page_gpa, tdr_ptr->key_management_fields.hkid,
                                    level, cached_l2_sept_entry, true, true, false);

    if (requested_level != *level)
    {
        free_la(*l2_septe_ptr);
        *l2_septe_ptr = NULL;
        return TDX_EPT_WALK_FAILED;
    }

    return TDX_SUCCESS;
}

#define ARCH_PEBS_MSR_BITMAP_LENGTH (32)
uint64_t check_for_zeros_arch_pebs_msrs(void)
{
    tdx_module_local_t* local_data_ptr = get_local_data();
    uint32_t tmp_peseb = local_data_ptr->arch_pebs_pmc_gp_cfg_c_bitmap & PMC_GP_CFG_C_BITS_MASK;

    uint64_t data_table[ARCH_PEBS_MSR_BITMAP_LENGTH];

    rdmsr_list(pmc_gpx_cfg_c_msrs_lut, PMC_GP_CFG_C_MSRS_COUNT, data_table, tmp_peseb);

    for (uint32_t i = 0; i < PMC_GP_CFG_C_MSRS_COUNT; i++)
    {
        if ((tmp_peseb & BIT(i)) && (data_table[i] != 0))
        {
            return pmc_gpx_cfg_c_msrs_lut[i];
        }
    }

    uint32_t tmp_ceb = local_data_ptr->arch_pebs_pmc_fx_cfg_c_bitmap & PMC_FX_CFG_C_BITS_MASK;

    rdmsr_list(pmc_fxx_cfg_c_msrs_lut, PMC_FX_CFG_C_MSRS_COUNT, data_table, tmp_ceb);

    for (uint32_t i = 0; i < PMC_FX_CFG_C_MSRS_COUNT; i++)
    {
        if ((tmp_ceb & BIT(i)) && (data_table[i] != 0))
        {
            return pmc_fxx_cfg_c_msrs_lut[i];
        }
    }

    return 0;
}

uint32_t prepare_servtd_hash_buff(tdcs_t* tdcs_ptr, servtd_hash_buff_t* servtd_has_buf)
{
    uint32_t num_tds = 0;

    tdx_debug_assert(MAX_SERVTDS <= 1);
    // TODO: add sorting for the array when the MAX_SERVTDS is greater than 1

    for (uint32_t i = 0; i < MAX_SERVTDS; i++)
    {
        if (tdcs_ptr->service_td_fields.servtd_bindings_table[i].state != SERVTD_NOT_BOUND)
        {
            tdx_memcpy(servtd_has_buf[num_tds].info_hash.qwords, sizeof(measurement_t),
                tdcs_ptr->service_td_fields.servtd_bindings_table[i].info_hash.qwords, sizeof(measurement_t));

            servtd_has_buf[num_tds].type = tdcs_ptr->service_td_fields.servtd_bindings_table[i].type;
            servtd_has_buf[num_tds].attrib.raw = tdcs_ptr->service_td_fields.servtd_bindings_table[i].attributes.raw;
            num_tds++;
        }
    }

    return num_tds;
}

void calculate_servtd_hash(tdcs_t* tdcs_ptr)
{
    servtd_hash_buff_t servtd_hash_buff[MAX_SERVTDS];
    basic_memset_to_zero((void*)servtd_hash_buff, (sizeof(servtd_hash_buff_t) * MAX_SERVTDS));
    uint32_t num_servtds = prepare_servtd_hash_buff(tdcs_ptr, servtd_hash_buff);

    if (num_servtds == 0)
    {
        basic_memset_to_zero((void*)&tdcs_ptr->service_td_fields.servtd_hash, sizeof(tdcs_ptr->service_td_fields.servtd_hash));
    }
    else
    {
        crypto_api_error sha_error_code = sha384_generate_hash((const uint8_t*)servtd_hash_buff,
            num_servtds * sizeof(servtd_hash_buff_t),
            (uint64_t*)&tdcs_ptr->service_td_fields.servtd_hash);

        if (sha_error_code != 0)
        {
            // Unexpected error - Fatal Error
            TDX_ERROR("Unexpected error in SHA384 - error = %d\n", sha_error_code);
            fatal_error(FATAL_ERROR_ID_36, FATAL_INFO_FORMAT_BASIC_INFO, NULL);
        }
    }
}

void update_mutable_cpuid_flags(tdcs_t* tdcs_p)
{
    bool_t reduce_ve = tdcs_p->executions_ctl_fields.td_ctls.reduce_ve;
    feature_paravirt_ctls_t pv_ctls = tdcs_p->executions_ctl2_fields.feature_paravirt_ctls;

    // Update mutable CPUID flags based on CPUID(1)
    uint32_t cpuid_i = get_cpuid_lookup_entry(1, CPUID_LOOKUP_IDX_NA);
    tdx_sanity_check(cpuid_i != CPUID_LOOKUP_IDX_NA, FATAL_ERROR_ID_180, cpuid_i);

    cpuid_config_return_values_t cpuid_values = tdcs_p->cpuid_values[cpuid_i];

    cpuid_01_ecx_t cpuid_01_ecx = { .raw = cpuid_values.ecx };
    tdcs_p->executions_ctl_fields.cpuid_flags.dca_supported = cpuid_01_ecx.dca && (!reduce_ve || pv_ctls.dca);
    tdcs_p->executions_ctl_fields.cpuid_flags.tsc_deadline_supported = cpuid_01_ecx.tsc_deadline && (!reduce_ve || pv_ctls.tsc_deadline);
    tdcs_p->executions_ctl_fields.cpuid_flags.est_supported = cpuid_01_ecx.est && (!reduce_ve || pv_ctls.est);
    tdcs_p->executions_ctl_fields.cpuid_flags.tm2_supported = cpuid_01_ecx.tm2 && (!reduce_ve || pv_ctls.tm2);

    cpuid_01_edx_t cpuid_01_edx = { .raw = cpuid_values.edx };

    // CPUID_FLAGS with Negative Polarity:
    tdcs_p->executions_ctl_fields.cpuid_flags.mce_not_supported = reduce_ve && !(pv_ctls.mca && cpuid_01_edx.mce);
    tdcs_p->executions_ctl_fields.cpuid_flags.mca_not_supported = reduce_ve && !(pv_ctls.mca && cpuid_01_edx.mca);
    tdcs_p->executions_ctl_fields.cpuid_flags.mtrr_not_supported = reduce_ve && !(pv_ctls.mtrr && cpuid_01_edx.mtrr);

    tdcs_p->executions_ctl_fields.cpuid_flags.acpi_supported = cpuid_01_edx.acpi && (!reduce_ve || pv_ctls.acpi);

    // Update mutable CPUID flags based on CPUID(7, 0)
    cpuid_i = get_cpuid_lookup_entry(7, 0);
    tdx_sanity_check(cpuid_i != CPUID_LOOKUP_IDX_NA, FATAL_ERROR_ID_181, cpuid_i);

    cpuid_values = tdcs_p->cpuid_values[cpuid_i];

    cpuid_07_00_ebx_t cpuid_07_00_ebx = { .raw = cpuid_values.ebx };

    tdcs_p->executions_ctl_fields.cpuid_flags.rdt_a_supported = cpuid_07_00_ebx.rdt_a && (!reduce_ve || pv_ctls.rdt_a);
    tdcs_p->executions_ctl_fields.cpuid_flags.rdt_m_supported = cpuid_07_00_ebx.rdt_m && (!reduce_ve || pv_ctls.rdt_m);

    cpuid_07_00_ecx_t cpuid_07_00_ecx = { .raw = cpuid_values.ecx };

    tdcs_p->executions_ctl_fields.cpuid_flags.tme_supported = cpuid_07_00_ecx.tme && (!reduce_ve || pv_ctls.tme);

    cpuid_07_00_edx_t cpuid_07_00_edx = { .raw = cpuid_values.edx };

    tdcs_p->executions_ctl_fields.cpuid_flags.pconfig_supported = cpuid_07_00_edx.pconfig_mktme && (!reduce_ve || pv_ctls.pconfig);

    // CPUID_FLAGS with Negative Polarity:
    tdcs_p->executions_ctl_fields.cpuid_flags.core_capabilities_not_supported = reduce_ve && !(pv_ctls.core_capabilities && cpuid_07_00_edx.ia32_core_capabilities_present);
}

// Check the imported CPUID_FIXED0_BITMAP.  Each bit that is set to 1 must pass one of the two conditions:
// The same bit in FIXED0_BITMAP of the local lookup table is 0, or
// The applicable leaf is in the local lookup table, and all its sub-leaves virtual values in TDCS are 0.
bool_t check_imported_cpuid_fixed0_bitmap(tdcs_t* tdcs_p)
{
    // Get bits that are 1 in the imported CPUID_FIXED0_BITMAP, but 0 in the FIXED0_BITMAP of the local lookup table.
    cpuid_fixed0_bitmap_t bitmap = { .raw = tdcs_p->executions_ctl2_fields.cpuid_fixed0_bitmap & ~(uint64_t)CPUID_FIXED0_BITMAP };
    uint32_t leaf = 0;

    // all reserved bits in the bitmap must be 0
    if (bitmap.raw & BITS(CPUID_FIXED0_BITMAP_BASE_RANGE - 1, CPUID_LAST_BASE_LEAF + 1))
    {
        return false;
    }

    uint64_t leaf_mask = BIT(0);
    for (uint32_t i = 0; i <= CPUID_LAST_EXTENDED_LEAF; i++, leaf++, leaf_mask <<= 1)
    {
        if (i == CPUID_LAST_BASE_LEAF + 1)
        {
            // reserved bits handling is covered above, when reaching reserved range jump straight to the extended range
            i = CPUID_FIRST_EXTENDED_LEAF;
            leaf_mask = BIT(CPUID_FIXED0_BITMAP_BASE_RANGE);
        }

        if (bitmap.raw & leaf_mask)
        {
            // This leaf is marked fixed-0 in the imported CPUID_FIXED0_BITMAP, but not in the
            // FIXED0_BITMAP of the local lookup table.  This can still be OK.
            // Check that it appears in the local lookup table and that its virtual value in TDCS
            // for all sub-leaves is 0.

            uint32_t sub_leaf = 0;
            uint32_t cpuid_index = get_cpuid_lookup_entry(leaf, sub_leaf);

            // A value of -1 indicates that this CPUID leaf with sub-leaf 0 is not supported
            if (cpuid_index == CPUID_LOOKUP_IDX_NA)
            {
                return false;
            }

            // Loop on all supported sub-leaves
            do
            {
                // All values must be 0
                if (!tdx_memcmp_to_zero(tdcs_p->cpuid_values[cpuid_index].values, sizeof(cpuid_config_return_values_t)))
                {
                    return false;
                }

                if (cpuid_lookup[cpuid_index].leaf_subleaf.subleaf == CPUID_SUBLEAF_NA)
                {
                    // all subleaves were processed, move to the next leaf (assuming there is no leaf with both specific subleaf value and CPUID_SUBLEAF_NA)
                    break;
                }

                // Get the next sub-leaf
                sub_leaf++;
                cpuid_index = get_cpuid_lookup_entry(leaf, sub_leaf);
            } while (cpuid_index != CPUID_LOOKUP_IDX_NA);
        }
    } // for (uint32_t i = 0; i <= CPUID_LAST_EXTENDED_LEAF; i++, leaf++, leaf_mask <<= 1)

    return true;
}

api_error_type check_cpuid_1f_and_compute_cpuid_0b(tdcs_t* tdcs_p, bool_t allow_null)
{
    uint32_t cpuid_0b_idx;
    cpuid_topology_level_type_e prev_level_type;
    cpuid_topology_level_type_e level_type = LEVEL_TYPE_INVALID;

    cpuid_config_return_values_t last_cpuid_values;
    uint32_t cpuid_0b_level = 0;

    cpuid_topology_shift_t cpuid_1f_eax;
    cpuid_topology_level_t cpuid_1f_ecx;

    bool_t null_config = false;
    bool_t core_level_scanned = false;

    // Scan the virtual CPUID(0x1F) sub-leaves

    for (uint32_t subleaf = 0; subleaf < LEVEL_TYPE_MAX; subleaf++)
    {
        uint32_t cpuid_1f_idx = get_cpuid_lookup_entry(CPUID_GET_TOPOLOGY_LEAF, subleaf);

        cpuid_config_return_values_t cpuid_values = tdcs_p->cpuid_values[cpuid_1f_idx];

        // Null configuration case:  if all CPUID(0x1F) sub-leaves are configured as all-0, use the h/w values.
        // If the first subleaf is configured as 0, all the rest must be 0.
        if (subleaf == 0)
        {
            if ((cpuid_values.high == 0) && (cpuid_values.low == 0))
            {
                if (allow_null)
                {
                    null_config = true;
                }
                else
                {
                    return TDX_CPUID_LEAF_1F_FORMAT_UNRECOGNIZED;
                }
            }
        }
        else if ((null_config) && (cpuid_values.high || cpuid_values.low))
        {
            return TDX_CPUID_LEAF_1F_FORMAT_UNRECOGNIZED;
        }

        if (null_config)
        {
            cpuid_values = get_global_data()->cpuid_values[cpuid_1f_idx].values;

            tdcs_p->cpuid_values[cpuid_1f_idx].low = cpuid_values.low;
            tdcs_p->cpuid_values[cpuid_1f_idx].high = cpuid_values.high;
        }

        // We continue even if we use the h/w values, in order to set CPUID(0xB)
        cpuid_1f_eax.raw = cpuid_values.eax;
        cpuid_1f_ecx.raw = cpuid_values.ecx;

        prev_level_type = level_type;
        level_type = cpuid_1f_ecx.level_type;

        if (level_type != LEVEL_TYPE_INVALID)
        {
            // This is a valid sub-leaf.  Check that level type higher than the previous one
            // (initialized to INVALID, which is 0) but does not reach the max. Also check
            // that ECX provides the correct subleaf number.
            if ((level_type <= prev_level_type) || (level_type >= LEVEL_TYPE_MAX) ||
                (cpuid_1f_ecx.level_number != subleaf))
            {
                return TDX_CPUID_LEAF_1F_FORMAT_UNRECOGNIZED;
            }

            if (level_type == LEVEL_TYPE_SMT)
            {
                // SMT level, if provided, must be at sub leaf 0
                if (subleaf != 0)
                {
                    return TDX_CPUID_LEAF_1F_FORMAT_UNRECOGNIZED;
                }

                // CPUID(0x0B, 0) is the SMT level. It is identical to CPUID(0x1F) at the SMT level.
                cpuid_0b_idx = get_cpuid_lookup_entry(0xB, 0);
                tdcs_p->cpuid_values[cpuid_0b_idx] = cpuid_values;

                cpuid_0b_level = 1;
            }
            else if (level_type == LEVEL_TYPE_CORE)
            {
                core_level_scanned = true;   // Prepare a flag for a sanity check later
            }

            last_cpuid_values = cpuid_values;
        }
        else  // level_type == CPUID_1F_ECX_t::INVALID
        {
            // The current sub-leaf is invalid, it marks the end of topology info.
            // Make sure we had at least one valid sub-leaf, otherwise CPUID leaf 1F is not configured properly.
            if (subleaf == 0)
            {
                return TDX_CPUID_LEAF_1F_FORMAT_UNRECOGNIZED;
            }

            // Sanity check: core level must have been scanned
            if (!core_level_scanned)
            {
                return TDX_CPUID_LEAF_1F_FORMAT_UNRECOGNIZED;
            }
        }
    }

    // Generate virtual CPUID(0xB) values

    // Compute the CPUID(0x0B) core level.  EAX and EBX values are of the last valid level of CPUID(0x1F)
    cpuid_0b_idx = get_cpuid_lookup_entry(0xB, cpuid_0b_level);

    // ECX values:  sub-leaf and level type CORE
    cpuid_1f_ecx.raw = 0;
    cpuid_1f_ecx.level_number = cpuid_0b_level;
    cpuid_1f_ecx.level_type = LEVEL_TYPE_CORE;
    last_cpuid_values.ecx = cpuid_1f_ecx.raw;
    tdcs_p->cpuid_values[cpuid_0b_idx] = last_cpuid_values;

    // Fill the next CPUID(0x0B) levels up to 2 as null, indicating last sub-leaf
    while (cpuid_0b_level < 2)
    {
        cpuid_0b_level++;
        cpuid_0b_idx = get_cpuid_lookup_entry(0xB, cpuid_0b_level);

        last_cpuid_values.eax = 0;
        last_cpuid_values.ebx = 0;

        // ECX values:  sub-leaf and level type INVALID
        cpuid_1f_ecx.raw = 0;
        cpuid_1f_ecx.level_number = cpuid_0b_level;
        cpuid_1f_ecx.level_type = LEVEL_TYPE_INVALID;
        last_cpuid_values.ecx = cpuid_1f_ecx.raw;

        tdcs_p->cpuid_values[cpuid_0b_idx] = last_cpuid_values;
    }

    return TDX_SUCCESS;
}

api_error_type check_host_interrupt_and_hp_bit(sharex_hp_lock_t* lock, bool_t is_resumeable)
{
    if (is_interrupt_pending_host_side())
    {
        if (is_resumeable)
        {
            return TDX_INTERRUPTED_RESUMABLE;
        }
        else
        {
            return TDX_INTERRUPTED_RESTARTABLE;
        }
    }
    else if (is_lock_hp_set(lock))
    {
        return TDX_INTERRUPTED_BUSY;
    }
    return TDX_SUCCESS;
}

void prepare_state_for_avx_usage(void)
{
    tdx_module_local_t* local_data = get_local_data();

    if (!local_data->reset_avx_state)
    {
        local_data->reset_avx_state = true;

        // preserve VMM's XCR0 state
        local_data->vmm_xcr0_state = ia32_xgetbv(0);
        ia32_xsetbv(0, TDX_MODULE_XCR0_WITH_AVX);
    }
}

void update_vcpu_state_details_for_l1(tdvps_t* tdvps_p, bool_t update_vnmi)
{
    // Read the guest's current interrupt status from VMCS
    guest_interrupt_status_t interrupt_status;
    ia32_vmread(VMX_GUEST_INTERRUPT_STATUS_ENCODE, &interrupt_status.raw);

    // Check if virtual interrupts are pending by comparing
    // Request Virtual Interrupt (RVI) priority with Processor Priority Register (PPR).
    // The 0xF0 mask extracts the 4-bit priority class
    if ((interrupt_status.rvi & 0xF0UL) > (tdvps_p->vapic.vapic[PPR_INDEX] & 0xF0UL))
    {
        tdvps_p->guest_state.vcpu_state_details.vintr_pending_0 = 1;
    }
    else
    {
        tdvps_p->guest_state.vcpu_state_details.vintr_pending_0 = 0;
    }

    // Check if a high-priority interrupt is currently in service.
    // SVI (Servicing Virtual Interrupt) > 30 indicates a high-priority interrupt.
    if (interrupt_status.svi > 30)
    {
        tdvps_p->guest_state.vcpu_state_details.vintr_in_service_0 = 1;
    }
    else
    {
        tdvps_p->guest_state.vcpu_state_details.vintr_in_service_0 = 0;
    }

    if (update_vnmi)
    {
        // Check if an NMI (Non-Maskable Interrupt) is pending for this VCPU
        if (tdvps_p->management.pend_nmi)
        {
            tdvps_p->guest_state.vcpu_state_details.vnmi_pending_0 = 1;
        }
        else
        {
            tdvps_p->guest_state.vcpu_state_details.vnmi_pending_0 = 0;
        }
    }
}

void update_vcpu_state_details_for_l2(tdvps_t* tdvps_p)
{
    // Read the guest's current interrupt status from VMCS
    guest_interrupt_status_t interrupt_status;
    ia32_vmread(VMX_GUEST_INTERRUPT_STATUS_ENCODE, &interrupt_status.raw);

    // Map the L2 virtual APIC page to access its registers
    uint16_t vm_id = tdvps_p->management.curr_vm;
    tdvps_vapic_t* vapic = map_pa((void*)tdvps_p->management.l2_vapic_hpa[vm_id], TDX_RANGE_RO);

    // Check if virtual interrupts are pending for the L2 guest.
    // Uses bit position based on vm_id to track state for multiple L2 VMs.
    if ((interrupt_status.rvi & 0xF0UL) > (vapic->vapic[PPR_INDEX] & 0xF0UL))
    {
        tdvps_p->guest_state.vcpu_state_details.raw |= BIT(vm_id);
    }
    else
    {
        tdvps_p->guest_state.vcpu_state_details.raw &= ~BIT(vm_id);
    }

    // Free the mapped virtual APIC page
    free_la(vapic);

    // Check if a high-priority interrupt is in service for the L2 guest.
    // Uses bit position 4+vm_id to track in-service state for multiple L2 VMs.
    if (interrupt_status.svi > 30)
    {
        tdvps_p->guest_state.vcpu_state_details.raw |= BIT(4 + vm_id);
    }
    else
    {
        tdvps_p->guest_state.vcpu_state_details.raw &= ~BIT(4 + vm_id);
    }

    // Note: Unlike L1, there's no NMI tracking for L2 guests.
}

tdx_features_enum0_t get_tdx_features_enum0(void)
{
    tdx_features_enum0_t tdx_features_0;

    tdx_features_0.raw = 0;
    tdx_features_0.td_migration = 1;
    tdx_features_0.service_td = 1;
    tdx_features_0.partitioned_td_migration = 1;
    tdx_features_0.td_preserving = 1;
    tdx_features_0.tdg_vp_rdwr = 1;
    tdx_features_0.relaxed_mem_mng_concurrency = 1;
    tdx_features_0.cpuid_virt_guest_ctrl = 1;
    tdx_features_0.local_attestation = get_global_data()->seamverifyreport_available;
    tdx_features_0.td_partitioning = 1;
    tdx_features_0.td_entry_enhancements = 1;
    tdx_features_0.host_priority_locks = 1;
    if (is_not_gnr_a0_stepping())
    {
        tdx_features_0.config_ia32_arch_cap = 1;
    }
    tdx_features_0.no_rbp_mod = 1;
    tdx_features_0.pending_ept_violation_v2 = 1;
    tdx_features_0.l2_tlb_invd_opt = 1;
    tdx_features_0.fms_config = 1;
    tdx_features_0.topology_enum = 1;
    tdx_features_0.ve_reduction = 1;
    tdx_features_0.event_filtering = 1;
    tdx_features_0.icssd = 1;
    tdx_features_0.fixed_ctr12_prof = 1;
    tdx_features_0.maxpa_virt = 1;
    tdx_features_0.maxgpa_virt = 1;
    tdx_features_0.fatal_diagnostics = 1;
    tdx_features_0.cpuid2_virt = 1;
    tdx_features_0.enhanced_event_filtering = 0;
    tdx_features_0.tdx_io = get_sysinfo_table()->mcheck_fields.io_sys_info_table_version > 0 ? 1 : 0;
    tdx_features_0.tdx_connect_partitioning = tdx_features_0.tdx_io;
    tdx_features_0.dynamic_pamt = 1;
    tdx_features_0.import_page_status = 1;
    tdx_features_0.enhanced_intr_state = 1;
    tdx_features_0.ve_info_intr_state = 1;
    tdx_features_0.update_compatibility = 1;

    return tdx_features_0;
}

