$date
  Wed Oct 23 16:21:45 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module andgate_tb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$scope module and_g $end
$var reg 1 $ input1 $end
$var reg 1 % input2 $end
$var reg 1 & and_result $end
$var reg 1 ' and_gate $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
0"
U#
1$
0%
U&
U'
#10000000
1"
1%
#15000000
0#
0&
0'
#20000000
0"
0%
#25000000
1#
1&
1'
#30000000
1"
1%
#35000000
0#
0&
0'
#40000000
X!
W"
X$
W%
#45000000
1#
1&
1'
#50000000
#55000000
X#
X&
X'
