[p GLOBOPT AUTOSTATIC IEEE_FLT IEEE_DBL LFSROK EMI_WORD ]
[d version 1.1 ]
[d edition pro ]
[d chip 18F26K83 ]
[d frameptr 16353 ]
"4 /opt/microchip/xc8/v2.40/pic/sources/c99/common/fleq.c
[v ___fleq __fleq `(b  1 e 0 0 ]
"62 /opt/microchip/xc8/v2.40/pic/sources/c99/common/float.c
[v ___ftpack __ftpack `(f  1 e 4 0 ]
"86 /opt/microchip/xc8/v2.40/pic/sources/c99/common/ftadd.c
[v ___ftadd __ftadd `(f  1 e 4 0 ]
"54 /opt/microchip/xc8/v2.40/pic/sources/c99/common/ftdiv.c
[v ___ftdiv __ftdiv `(f  1 e 4 0 ]
"62 /opt/microchip/xc8/v2.40/pic/sources/c99/common/ftmul.c
[v ___ftmul __ftmul `(f  1 e 4 0 ]
"19 /opt/microchip/xc8/v2.40/pic/sources/c99/common/ftsub.c
[v ___ftsub __ftsub `(f  1 e 4 0 ]
"10 /opt/microchip/xc8/v2.40/pic/sources/c99/common/sprcadd.c
[v ___fladd __fladd `(d  1 e 4 0 ]
"245
[v ___flsub __flsub `(d  1 e 4 0 ]
"11 /opt/microchip/xc8/v2.40/pic/sources/c99/common/sprcdiv.c
[v ___fldiv __fldiv `(d  1 e 4 0 ]
"8 /opt/microchip/xc8/v2.40/pic/sources/c99/common/sprcmul.c
[v ___flmul __flmul `(d  1 e 4 0 ]
"15 /opt/microchip/xc8/v2.40/pic/sources/c99/common/Umul32.c
[v ___lmul __lmul `(ul  1 e 4 0 ]
"91 /opt/microchip/xc8/v2.40/pic/sources/c99/common/Umul64.c
[v ___omul __omul `(uo  1 e 8 0 ]
"67 /home/teo/Documents/Alberto MPLAB/SPI-Master-Full-Duplex-Test-main/spi-slave-test-bc-main/main.c
[v _CLK_Initialize CLK_Initialize `(v  1 s 1 CLK_Initialize ]
"82
[v _PPS_Initialize PPS_Initialize `(v  1 s 1 PPS_Initialize ]
"95
[v _PORT_Initialize PORT_Initialize `(v  1 s 1 PORT_Initialize ]
"110
[v _SPI1_Initialize SPI1_Initialize `(v  1 s 1 SPI1_Initialize ]
"125
[v _SPI1_exchangeByte SPI1_exchangeByte `(uc  1 s 1 SPI1_exchangeByte ]
"136
[v _main main `(i  1 e 2 0 ]
[s S142 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
`uc 1 LATA7 1 0 :1:7 
]
"4093 /home/teo/.mchp_packs/Microchip/PIC18F-K_DFP/1.8.249/xc8/pic/include/proc/pic18f26k83.h
[s S151 . 1 `uc 1 LA0 1 0 :1:0 
`uc 1 LA1 1 0 :1:1 
`uc 1 LA2 1 0 :1:2 
`uc 1 LA3 1 0 :1:3 
`uc 1 LA4 1 0 :1:4 
`uc 1 LA5 1 0 :1:5 
`uc 1 LA6 1 0 :1:6 
`uc 1 LA7 1 0 :1:7 
]
[u S160 . 1 `S142 1 . 1 0 `S151 1 . 1 0 ]
[v _LATAbits LATAbits `VES160  1 e 1 @16314 ]
[s S55 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
"4419
[u S64 . 1 `S55 1 . 1 0 ]
[v _TRISAbits TRISAbits `VES64  1 e 1 @16322 ]
[s S34 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
"4543
[u S43 . 1 `S34 1 . 1 0 ]
[v _TRISCbits TRISCbits `VES43  1 e 1 @16324 ]
[s S85 . 1 `uc 1 DMA1SCNTIF 1 0 :1:0 
`uc 1 DMA1DCNTIF 1 0 :1:1 
`uc 1 DMA1ORIF 1 0 :1:2 
`uc 1 DMA1AIF 1 0 :1:3 
`uc 1 SPI1RXIF 1 0 :1:4 
`uc 1 SPI1TXIF 1 0 :1:5 
`uc 1 SPI1IF 1 0 :1:6 
`uc 1 I2C1RXIF 1 0 :1:7 
]
"26055
[s S94 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMIF 1 0 :1:6 
]
[u S97 . 1 `S85 1 . 1 0 `S94 1 . 1 0 ]
[v _PIR2bits PIR2bits `VES97  1 e 1 @14754 ]
"27112
[v _OSCCON1 OSCCON1 `VEuc  1 e 1 @14809 ]
"27252
[v _OSCCON3 OSCCON3 `VEuc  1 e 1 @14811 ]
"27404
[v _OSCEN OSCEN `VEuc  1 e 1 @14813 ]
"27455
[v _OSCTUNE OSCTUNE `VEuc  1 e 1 @14814 ]
"27559
[v _OSCFRQ OSCFRQ `VEuc  1 e 1 @14815 ]
"28671
[v _RA5PPS RA5PPS `VEuc  1 e 1 @14853 ]
"29471
[v _RC5PPS RC5PPS `VEuc  1 e 1 @14869 ]
"29621
[v _ANSELA ANSELA `VEuc  1 e 1 @14912 ]
"30829
[v _ANSELC ANSELC `VEuc  1 e 1 @14944 ]
"32306
[v _SPI1SCKPPS SPI1SCKPPS `VEuc  1 e 1 @15072 ]
"32326
[v _SPI1SDIPPS SPI1SDIPPS `VEuc  1 e 1 @15073 ]
"32346
[v _SPI1SSPPS SPI1SSPPS `VEuc  1 e 1 @15074 ]
"43088
[v _SPI1RXB SPI1RXB `VEuc  1 e 1 @15632 ]
"43158
[v _SPI1TXB SPI1TXB `VEuc  1 e 1 @15633 ]
"43235
[v _SPI1TCNTL SPI1TCNTL `VEuc  1 e 1 @15634 ]
"43275
[v _SPI1CON0 SPI1CON0 `VEuc  1 e 1 @15636 ]
[s S114 . 1 `uc 1 BMODE 1 0 :1:0 
`uc 1 MST 1 0 :1:1 
`uc 1 LSBF 1 0 :1:2 
`uc 1 . 1 0 :4:3 
`uc 1 EN 1 0 :1:7 
]
"43296
[s S120 . 1 `uc 1 SPI1BMODE 1 0 :1:0 
`uc 1 SPI1MST 1 0 :1:1 
`uc 1 SPI1LSBF 1 0 :1:2 
`uc 1 . 1 0 :4:3 
`uc 1 SPI1SPIEN 1 0 :1:7 
]
"43296
[u S126 . 1 `S114 1 . 1 0 `S120 1 . 1 0 ]
"43296
"43296
[v _SPI1CON0bits SPI1CON0bits `VES126  1 e 1 @15636 ]
"43341
[v _SPI1CON1 SPI1CON1 `VEuc  1 e 1 @15637 ]
"43443
[v _SPI1CON2 SPI1CON2 `VEuc  1 e 1 @15638 ]
"43643
[v _SPI1BAUD SPI1BAUD `VEuc  1 e 1 @15641 ]
"43897
[v _SPI1CLK SPI1CLK `VEuc  1 e 1 @15644 ]
"64 /home/teo/Documents/Alberto MPLAB/SPI-Master-Full-Duplex-Test-main/spi-slave-test-bc-main/main.c
[v _receiveData receiveData `VEuc  1 e 1 0 ]
"65
[v _writeData writeData `VEuc  1 e 1 0 ]
"136
[v _main main `(i  1 e 2 0 ]
{
"151
} 0
"125
[v _SPI1_exchangeByte SPI1_exchangeByte `(uc  1 s 1 SPI1_exchangeByte ]
{
[v SPI1_exchangeByte@data data `uc  1 a 1 wreg ]
[v SPI1_exchangeByte@data data `uc  1 a 1 wreg ]
"127
[v SPI1_exchangeByte@data data `uc  1 a 1 0 ]
"132
} 0
"110
[v _SPI1_Initialize SPI1_Initialize `(v  1 s 1 SPI1_Initialize ]
{
"122
} 0
"82
[v _PPS_Initialize PPS_Initialize `(v  1 s 1 PPS_Initialize ]
{
"93
} 0
"95
[v _PORT_Initialize PORT_Initialize `(v  1 s 1 PORT_Initialize ]
{
"108
} 0
"67
[v _CLK_Initialize CLK_Initialize `(v  1 s 1 CLK_Initialize ]
{
"79
} 0
