#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Nov  4 23:36:02 2022
# Process ID: 2205
# Current directory: /home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/sinpleProjects
# Command line: vivado
# Log file: /home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/sinpleProjects/vivado.log
# Journal file: /home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/sinpleProjects/vivado.jou
#-----------------------------------------------------------
start_gui
create_project ledOn /home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/sinpleProjects/ledOn -part xc7z020clg400-1
set_property board_part digilentinc.com:zybo-z7-20:part0:1.0 [current_project]
set_property platform.extensible true [current_project]
create_bd_design "simple1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property location {1 39 -172} [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
apply_board_connection -board_interface "leds_4bits" -ip_intf "axi_gpio_0/GPIO" -diagram "simple1" 
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
regenerate_bd_layout
save_bd_design
validate_bd_design
make_wrapper -files [get_files /home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/sinpleProjects/ledOn/ledOn.srcs/sources_1/bd/simple1/simple1.bd] -top
add_files -norecurse /home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/sinpleProjects/ledOn/ledOn.gen/sources_1/bd/simple1/hdl/simple1_wrapper.v
file mkdir /home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/sinpleProjects/ledOn/ledOn.srcs/constrs_1
file mkdir /home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/sinpleProjects/ledOn/ledOn.srcs/constrs_1/new
close [ open /home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/sinpleProjects/ledOn/ledOn.srcs/constrs_1/new/zybo_z7_20_contraints.xdc w ]
add_files -fileset constrs_1 /home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/sinpleProjects/ledOn/ledOn.srcs/constrs_1/new/zybo_z7_20_contraints.xdc
set_property location {1037 142} [get_bd_intf_ports leds_4bits]
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_run impl_1
set_property pfm_name {xilinx:zybo-z7-20:Led:0.0} [get_files -all {/home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/sinpleProjects/ledOn/ledOn.srcs/sources_1/bd/simple1/simple1.bd}]
set_property platform.name {Led} [current_project]
set_property platform.design_intent.embedded {true} [current_project]
set_property platform.design_intent.datacenter {false} [current_project]
set_property platform.design_intent.server_managed {false} [current_project]
set_property platform.design_intent.external_host {false} [current_project]
set_property platform.default_output_type {sd_card} [current_project]
set_property platform.uses_pr {false} [current_project]
write_hw_platform -include_bit -force -file /home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/sinpleProjects/ledOn/simple1_wrapper.xsa
set_property pfm_name {xilinx:zybo-z7-20:Led:0.0} [get_files -all {/home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/sinpleProjects/ledOn/ledOn.srcs/sources_1/bd/simple1/simple1.bd}]
set_property platform.uses_pr {false} [current_project]
write_hw_platform -include_bit -force -file /home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/sinpleProjects/ledOn/simple1_wrapper.xsa
open_bd_design {/home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/sinpleProjects/ledOn/ledOn.srcs/sources_1/bd/simple1/simple1.bd}
set_property platform.extensible false [current_project]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file /home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/sinpleProjects/ledOn/simple1_wrapper.xsa
