{"Source Block": ["oh/src/elink/hdl/erx_io.v@308:318@HdlIdDef", "   //#IDELAY CIRCUIT\n   //###################################\n\n   assign  rxi_delay_in[8:0] ={rxi_frame,rxi_data[7:0]};\n   \n   genvar        j;\n   generate for(j=0; j<9; j=j+1)\n     begin : gen_idelay\n`define IDELAYCTRL_WONT_SYNTHESIZE\n`ifdef IDELAYCTRL_WONT_SYNTHESIZE\n\tIDELAYE3 #(.DELAY_SRC(\"IDATAIN\"),\n"], "Clone Blocks": [["oh/src/elink/hdl/erx_io.v@306:316", "      \n   //###################################\n   //#IDELAY CIRCUIT\n   //###################################\n\n   assign  rxi_delay_in[8:0] ={rxi_frame,rxi_data[7:0]};\n   \n   genvar        j;\n   generate for(j=0; j<9; j=j+1)\n     begin : gen_idelay\n`define IDELAYCTRL_WONT_SYNTHESIZE\n"]], "Diff Content": {"Delete": [[313, "   genvar        j;\n"]], "Add": []}}