Simulator report for COS_LAB3
Thu Apr 11 14:23:20 2019
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |COS_LAB3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_8m91:auto_generated|ALTSYNCRAM
  6. |COS_LAB3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_36g1:auto_generated|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 s        ;
; Simulation Netlist Size     ; 111 nodes    ;
; Simulation Coverage         ;      66.67 % ;
; Total Number of Transitions ; 2356         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport  ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport  ; Transport     ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+---------------------------------------------------------------------------------------------------+
; |COS_LAB3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_8m91:auto_generated|ALTSYNCRAM ;
+---------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+-------------------------------------------------------------------------------------------------------+
; |COS_LAB3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_36g1:auto_generated|ALTSYNCRAM ;
+-------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      66.67 % ;
; Total nodes checked                                 ; 111          ;
; Total output ports checked                          ; 111          ;
; Total output ports with complete 1/0-value coverage ; 74           ;
; Total output ports with no 1/0-value coverage       ; 10           ;
; Total output ports with no 1-value coverage         ; 27           ;
; Total output ports with no 0-value coverage         ; 20           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                         ; Output Port Name                                                                                  ; Output Port Type ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------+
; |COS_LAB3|output[7]                                                                               ; |COS_LAB3|output[7]                                                                               ; pin_out          ;
; |COS_LAB3|output[6]                                                                               ; |COS_LAB3|output[6]                                                                               ; pin_out          ;
; |COS_LAB3|output[4]                                                                               ; |COS_LAB3|output[4]                                                                               ; pin_out          ;
; |COS_LAB3|output[3]                                                                               ; |COS_LAB3|output[3]                                                                               ; pin_out          ;
; |COS_LAB3|output[2]                                                                               ; |COS_LAB3|output[2]                                                                               ; pin_out          ;
; |COS_LAB3|output[1]                                                                               ; |COS_LAB3|output[1]                                                                               ; pin_out          ;
; |COS_LAB3|output[0]                                                                               ; |COS_LAB3|output[0]                                                                               ; pin_out          ;
; |COS_LAB3|IO                                                                                      ; |COS_LAB3|IO                                                                                      ; out              ;
; |COS_LAB3|input[7]                                                                                ; |COS_LAB3|input[7]                                                                                ; out              ;
; |COS_LAB3|input[6]                                                                                ; |COS_LAB3|input[6]                                                                                ; out              ;
; |COS_LAB3|input[4]                                                                                ; |COS_LAB3|input[4]                                                                                ; out              ;
; |COS_LAB3|input[3]                                                                                ; |COS_LAB3|input[3]                                                                                ; out              ;
; |COS_LAB3|input[2]                                                                                ; |COS_LAB3|input[2]                                                                                ; out              ;
; |COS_LAB3|input[1]                                                                                ; |COS_LAB3|input[1]                                                                                ; out              ;
; |COS_LAB3|gdfx_temp0[7]                                                                           ; |COS_LAB3|gdfx_temp0[7]                                                                           ; out0             ;
; |COS_LAB3|gdfx_temp0[6]                                                                           ; |COS_LAB3|gdfx_temp0[6]                                                                           ; out0             ;
; |COS_LAB3|gdfx_temp0[4]                                                                           ; |COS_LAB3|gdfx_temp0[4]                                                                           ; out0             ;
; |COS_LAB3|gdfx_temp0[3]                                                                           ; |COS_LAB3|gdfx_temp0[3]                                                                           ; out0             ;
; |COS_LAB3|gdfx_temp0[2]                                                                           ; |COS_LAB3|gdfx_temp0[2]                                                                           ; out0             ;
; |COS_LAB3|gdfx_temp0[1]                                                                           ; |COS_LAB3|gdfx_temp0[1]                                                                           ; out0             ;
; |COS_LAB3|gdfx_temp0[0]                                                                           ; |COS_LAB3|gdfx_temp0[0]                                                                           ; out0             ;
; |COS_LAB3|gdfx_temp1[7]                                                                           ; |COS_LAB3|gdfx_temp1[7]                                                                           ; out0             ;
; |COS_LAB3|gdfx_temp1[6]                                                                           ; |COS_LAB3|gdfx_temp1[6]                                                                           ; out0             ;
; |COS_LAB3|gdfx_temp1[4]                                                                           ; |COS_LAB3|gdfx_temp1[4]                                                                           ; out0             ;
; |COS_LAB3|gdfx_temp1[3]                                                                           ; |COS_LAB3|gdfx_temp1[3]                                                                           ; out0             ;
; |COS_LAB3|gdfx_temp1[2]                                                                           ; |COS_LAB3|gdfx_temp1[2]                                                                           ; out0             ;
; |COS_LAB3|gdfx_temp1[1]                                                                           ; |COS_LAB3|gdfx_temp1[1]                                                                           ; out0             ;
; |COS_LAB3|gdfx_temp1[0]                                                                           ; |COS_LAB3|gdfx_temp1[0]                                                                           ; out0             ;
; |COS_LAB3|ad_Gate                                                                                 ; |COS_LAB3|ad_Gate                                                                                 ; out              ;
; |COS_LAB3|wren                                                                                    ; |COS_LAB3|wren                                                                                    ; out              ;
; |COS_LAB3|CLK                                                                                     ; |COS_LAB3|CLK                                                                                     ; out              ;
; |COS_LAB3|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[7]                              ; |COS_LAB3|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[7]                              ; out              ;
; |COS_LAB3|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[6]                              ; |COS_LAB3|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[6]                              ; out              ;
; |COS_LAB3|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[4]                              ; |COS_LAB3|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[4]                              ; out              ;
; |COS_LAB3|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[3]                              ; |COS_LAB3|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[3]                              ; out              ;
; |COS_LAB3|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[2]                              ; |COS_LAB3|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[2]                              ; out              ;
; |COS_LAB3|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[0]                              ; |COS_LAB3|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[0]                              ; out              ;
; |COS_LAB3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[7]                               ; |COS_LAB3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[7]                               ; out              ;
; |COS_LAB3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[6]                               ; |COS_LAB3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[6]                               ; out              ;
; |COS_LAB3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[4]                               ; |COS_LAB3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[4]                               ; out              ;
; |COS_LAB3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[3]                               ; |COS_LAB3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[3]                               ; out              ;
; |COS_LAB3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[2]                               ; |COS_LAB3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[2]                               ; out              ;
; |COS_LAB3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[1]                               ; |COS_LAB3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[1]                               ; out              ;
; |COS_LAB3|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[7]                               ; |COS_LAB3|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[7]                               ; out              ;
; |COS_LAB3|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[6]                               ; |COS_LAB3|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[6]                               ; out              ;
; |COS_LAB3|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[4]                               ; |COS_LAB3|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[4]                               ; out              ;
; |COS_LAB3|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3]                               ; |COS_LAB3|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3]                               ; out              ;
; |COS_LAB3|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2]                               ; |COS_LAB3|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2]                               ; out              ;
; |COS_LAB3|lpm_decode0:inst12|lpm_decode:lpm_decode_component|decode_4uf:auto_generated|eq_node[1] ; |COS_LAB3|lpm_decode0:inst12|lpm_decode:lpm_decode_component|decode_4uf:auto_generated|eq_node[1] ; out0             ;
; |COS_LAB3|lpm_decode0:inst12|lpm_decode:lpm_decode_component|decode_4uf:auto_generated|eq_node[0] ; |COS_LAB3|lpm_decode0:inst12|lpm_decode:lpm_decode_component|decode_4uf:auto_generated|eq_node[0] ; out0             ;
; |COS_LAB3|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[4]                              ; |COS_LAB3|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[4]                              ; out              ;
; |COS_LAB3|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[3]                              ; |COS_LAB3|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[3]                              ; out              ;
; |COS_LAB3|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[2]                              ; |COS_LAB3|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[2]                              ; out              ;
; |COS_LAB3|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[1]                              ; |COS_LAB3|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[1]                              ; out              ;
; |COS_LAB3|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|dout[7]                              ; |COS_LAB3|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|dout[7]                              ; out              ;
; |COS_LAB3|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|dout[6]                              ; |COS_LAB3|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|dout[6]                              ; out              ;
; |COS_LAB3|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|dout[4]                              ; |COS_LAB3|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|dout[4]                              ; out              ;
; |COS_LAB3|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|dout[3]                              ; |COS_LAB3|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|dout[3]                              ; out              ;
; |COS_LAB3|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|dout[2]                              ; |COS_LAB3|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|dout[2]                              ; out              ;
; |COS_LAB3|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|dout[1]                              ; |COS_LAB3|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|dout[1]                              ; out              ;
; |COS_LAB3|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|dout[0]                              ; |COS_LAB3|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|dout[0]                              ; out              ;
; |COS_LAB3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[7]                               ; |COS_LAB3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[7]                               ; out              ;
; |COS_LAB3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[6]                               ; |COS_LAB3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[6]                               ; out              ;
; |COS_LAB3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[4]                               ; |COS_LAB3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[4]                               ; out              ;
; |COS_LAB3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[3]                               ; |COS_LAB3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[3]                               ; out              ;
; |COS_LAB3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[2]                               ; |COS_LAB3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[2]                               ; out              ;
; |COS_LAB3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[1]                               ; |COS_LAB3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[1]                               ; out              ;
; |COS_LAB3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|din[7]                                ; |COS_LAB3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|din[7]                                ; out              ;
; |COS_LAB3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|din[6]                                ; |COS_LAB3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|din[6]                                ; out              ;
; |COS_LAB3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|din[4]                                ; |COS_LAB3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|din[4]                                ; out              ;
; |COS_LAB3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|din[3]                                ; |COS_LAB3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|din[3]                                ; out              ;
; |COS_LAB3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|din[2]                                ; |COS_LAB3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|din[2]                                ; out              ;
; |COS_LAB3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|din[1]                                ; |COS_LAB3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|din[1]                                ; out              ;
; |COS_LAB3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|din[0]                                ; |COS_LAB3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|din[0]                                ; out              ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                               ; Output Port Name                                                                                  ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------+
; |COS_LAB3|output[5]                                                                                     ; |COS_LAB3|output[5]                                                                               ; pin_out          ;
; |COS_LAB3|input[5]                                                                                      ; |COS_LAB3|input[5]                                                                                ; out              ;
; |COS_LAB3|input[0]                                                                                      ; |COS_LAB3|input[0]                                                                                ; out              ;
; |COS_LAB3|gdfx_temp0[5]                                                                                 ; |COS_LAB3|gdfx_temp0[5]                                                                           ; out0             ;
; |COS_LAB3|gdfx_temp1[5]                                                                                 ; |COS_LAB3|gdfx_temp1[5]                                                                           ; out0             ;
; |COS_LAB3|clken                                                                                         ; |COS_LAB3|clken                                                                                   ; out              ;
; |COS_LAB3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_8m91:auto_generated|ram_block1a1     ; |COS_LAB3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_8m91:auto_generated|q_a[1]     ; portadataout0    ;
; |COS_LAB3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_8m91:auto_generated|ram_block1a5     ; |COS_LAB3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_8m91:auto_generated|q_a[5]     ; portadataout0    ;
; |COS_LAB3|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[5]                                    ; |COS_LAB3|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[5]                              ; out              ;
; |COS_LAB3|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[1]                                    ; |COS_LAB3|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[1]                              ; out              ;
; |COS_LAB3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[5]                                     ; |COS_LAB3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[5]                               ; out              ;
; |COS_LAB3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[0]                                     ; |COS_LAB3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[0]                               ; out              ;
; |COS_LAB3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_36g1:auto_generated|ram_block1a0 ; |COS_LAB3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_36g1:auto_generated|q_a[0] ; portadataout0    ;
; |COS_LAB3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_36g1:auto_generated|ram_block1a5 ; |COS_LAB3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_36g1:auto_generated|q_a[5] ; portadataout0    ;
; |COS_LAB3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_36g1:auto_generated|ram_block1a6 ; |COS_LAB3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_36g1:auto_generated|q_a[6] ; portadataout0    ;
; |COS_LAB3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_36g1:auto_generated|ram_block1a7 ; |COS_LAB3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_36g1:auto_generated|q_a[7] ; portadataout0    ;
; |COS_LAB3|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[5]                                     ; |COS_LAB3|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[5]                               ; out              ;
; |COS_LAB3|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1]                                     ; |COS_LAB3|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1]                               ; out              ;
; |COS_LAB3|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0]                                     ; |COS_LAB3|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0]                               ; out              ;
; |COS_LAB3|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[7]                                    ; |COS_LAB3|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[7]                              ; out              ;
; |COS_LAB3|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[6]                                    ; |COS_LAB3|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[6]                              ; out              ;
; |COS_LAB3|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[5]                                    ; |COS_LAB3|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[5]                              ; out              ;
; |COS_LAB3|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[0]                                    ; |COS_LAB3|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[0]                              ; out              ;
; |COS_LAB3|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|dout[5]                                    ; |COS_LAB3|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|dout[5]                              ; out              ;
; |COS_LAB3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[5]                                     ; |COS_LAB3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[5]                               ; out              ;
; |COS_LAB3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]                                     ; |COS_LAB3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]                               ; out              ;
; |COS_LAB3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|din[5]                                      ; |COS_LAB3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|din[5]                                ; out              ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                               ; Output Port Name                                                                                  ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------+
; |COS_LAB3|input[5]                                                                                      ; |COS_LAB3|input[5]                                                                                ; out              ;
; |COS_LAB3|input[0]                                                                                      ; |COS_LAB3|input[0]                                                                                ; out              ;
; |COS_LAB3|gdfx_temp0[5]                                                                                 ; |COS_LAB3|gdfx_temp0[5]                                                                           ; out0             ;
; |COS_LAB3|clken                                                                                         ; |COS_LAB3|clken                                                                                   ; out              ;
; |COS_LAB3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_8m91:auto_generated|ram_block1a0     ; |COS_LAB3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_8m91:auto_generated|q_a[0]     ; portadataout0    ;
; |COS_LAB3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_8m91:auto_generated|ram_block1a1     ; |COS_LAB3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_8m91:auto_generated|q_a[1]     ; portadataout0    ;
; |COS_LAB3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_8m91:auto_generated|ram_block1a2     ; |COS_LAB3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_8m91:auto_generated|q_a[2]     ; portadataout0    ;
; |COS_LAB3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_8m91:auto_generated|ram_block1a3     ; |COS_LAB3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_8m91:auto_generated|q_a[3]     ; portadataout0    ;
; |COS_LAB3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_8m91:auto_generated|ram_block1a4     ; |COS_LAB3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_8m91:auto_generated|q_a[4]     ; portadataout0    ;
; |COS_LAB3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_8m91:auto_generated|ram_block1a5     ; |COS_LAB3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_8m91:auto_generated|q_a[5]     ; portadataout0    ;
; |COS_LAB3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_8m91:auto_generated|ram_block1a6     ; |COS_LAB3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_8m91:auto_generated|q_a[6]     ; portadataout0    ;
; |COS_LAB3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_8m91:auto_generated|ram_block1a7     ; |COS_LAB3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_8m91:auto_generated|q_a[7]     ; portadataout0    ;
; |COS_LAB3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_36g1:auto_generated|ram_block1a0 ; |COS_LAB3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_36g1:auto_generated|q_a[0] ; portadataout0    ;
; |COS_LAB3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_36g1:auto_generated|ram_block1a1 ; |COS_LAB3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_36g1:auto_generated|q_a[1] ; portadataout0    ;
; |COS_LAB3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_36g1:auto_generated|ram_block1a2 ; |COS_LAB3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_36g1:auto_generated|q_a[2] ; portadataout0    ;
; |COS_LAB3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_36g1:auto_generated|ram_block1a3 ; |COS_LAB3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_36g1:auto_generated|q_a[3] ; portadataout0    ;
; |COS_LAB3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_36g1:auto_generated|ram_block1a4 ; |COS_LAB3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_36g1:auto_generated|q_a[4] ; portadataout0    ;
; |COS_LAB3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_36g1:auto_generated|ram_block1a5 ; |COS_LAB3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_36g1:auto_generated|q_a[5] ; portadataout0    ;
; |COS_LAB3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_36g1:auto_generated|ram_block1a6 ; |COS_LAB3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_36g1:auto_generated|q_a[6] ; portadataout0    ;
; |COS_LAB3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_36g1:auto_generated|ram_block1a7 ; |COS_LAB3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_36g1:auto_generated|q_a[7] ; portadataout0    ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Apr 11 14:23:19 2019
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off COS_LAB3 -c COS_LAB3
Info: Using vector source file "D:/CodeMonkey/WORKSPACE/COS_LAB/lab3/COS_LAB3.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      66.67 %
Info: Number of transitions in simulation is 2356
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 178 megabytes
    Info: Processing ended: Thu Apr 11 14:23:20 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


