<?xml version="1.0" encoding="utf-8"?>
<xd:acceleratorMap xmlns:xd="http://www.xilinx.com/xidane" xd:functionName="viterbi" xd:componentRef="viterbi" xd:initiationInterval="1219795" xd:clockPeriod="10.000" xd:sequential="true" xd:hostMachine="64" xd:reset="control">
  <xd:returnValue xd:interfaceRef="s_axi_BUS_A" xd:busTypeRef="axilite" xd:offset="0x10" xd:statusOffset="0x14" xd:dataWidth="32"/>
  <xd:controlReg xd:name="control" xd:interfaceRef="s_axi_BUS_A" xd:busTypeRef="axilite" xd:type="generic_axi_lite" xd:offset="0x0"/>
  <xd:arg xd:name="*(obs)" xd:originalName="obs" xd:direction="in" xd:interfaceRef="s_axi_BUS_A" xd:busTypeRef="axilite" xd:offset="0x100" xd:dataWidth="1"/>
  <xd:arg xd:name="*(init)" xd:originalName="init" xd:direction="in" xd:interfaceRef="s_axi_BUS_A" xd:busTypeRef="axilite" xd:offset="0x200" xd:dataWidth="1"/>
  <xd:arg xd:name="*(transition)" xd:originalName="transition" xd:direction="in" xd:interfaceRef="s_axi_BUS_A" xd:busTypeRef="axilite" xd:offset="0x8000" xd:dataWidth="1"/>
  <xd:arg xd:name="*(emission)" xd:originalName="emission" xd:direction="in" xd:interfaceRef="s_axi_BUS_A" xd:busTypeRef="axilite" xd:offset="0x10000" xd:dataWidth="1"/>
  <xd:arg xd:name="*(path)" xd:originalName="path" xd:direction="out" xd:interfaceRef="s_axi_BUS_A" xd:busTypeRef="axilite" xd:offset="0x400" xd:dataWidth="1"/>
  <xd:latencyEstimates xd:best-case="1219794" xd:worst-case="1219794" xd:average-case="1219794"/>
  <xd:resourceEstimates xd:LUT="28587" xd:FF="13853" xd:BRAM="104" xd:DSP="6"/>
</xd:acceleratorMap>
