
---------- Begin Simulation Statistics ----------
final_tick                               167428932000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 389125                       # Simulator instruction rate (inst/s)
host_mem_usage                                 660128                       # Number of bytes of host memory used
host_op_rate                                   389889                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   256.99                       # Real time elapsed on the host
host_tick_rate                              651508103                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196375                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.167429                       # Number of seconds simulated
sim_ticks                                167428932000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196375                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.674289                       # CPI: cycles per instruction
system.cpu.discardedOps                        191264                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        34699904                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.597268                       # IPC: instructions per cycle
system.cpu.numCycles                        167428932                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526221     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42691041     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958375     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196375                       # Class of committed instruction
system.cpu.tickCycles                       132729028                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       226703                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        455573                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          178                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           29                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       694889                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        69558                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1390212                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          69587                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4486644                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735802                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80989                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2104666                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2102560                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.899937                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65391                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             701                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              412                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          166                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51359535                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51359535                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51360238                       # number of overall hits
system.cpu.dcache.overall_hits::total        51360238                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       710368                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         710368                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       718086                       # number of overall misses
system.cpu.dcache.overall_misses::total        718086                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  45871052000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  45871052000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  45871052000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  45871052000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52069903                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52069903                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52078324                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52078324                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013643                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013643                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013789                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013789                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64573.646335                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64573.646335                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63879.607735                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63879.607735                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       645583                       # number of writebacks
system.cpu.dcache.writebacks::total            645583                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        17421                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17421                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        17421                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17421                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       692947                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       692947                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       694928                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       694928                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  42529454000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  42529454000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  42762360000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  42762360000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013308                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013308                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013344                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013344                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61374.757377                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61374.757377                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61534.950383                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61534.950383                       # average overall mshr miss latency
system.cpu.dcache.replacements                 694671                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40741266                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40741266                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       379410                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        379410                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  18465730000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  18465730000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41120676                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41120676                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009227                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009227                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48669.592262                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48669.592262                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2309                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2309                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       377101                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       377101                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  17557839000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  17557839000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009171                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009171                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 46560.043596                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46560.043596                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10618269                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10618269                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       330958                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       330958                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  27405322000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  27405322000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949227                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949227                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030227                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030227                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82806.041854                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82806.041854                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        15112                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        15112                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       315846                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       315846                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  24971615000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  24971615000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.028846                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.028846                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79062.628623                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79062.628623                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          703                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           703                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7718                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7718                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.916518                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.916518                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1981                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1981                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    232906000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    232906000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.235245                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.235245                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 117569.914185                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 117569.914185                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 167428932000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           253.531551                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52055241                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            694927                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             74.907495                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   253.531551                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990358                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990358                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         209008527                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        209008527                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 167428932000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 167428932000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 167428932000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42689651                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43479287                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11026462                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      7055682                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7055682                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7055682                       # number of overall hits
system.cpu.icache.overall_hits::total         7055682                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          395                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            395                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          395                       # number of overall misses
system.cpu.icache.overall_misses::total           395                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     39068000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39068000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     39068000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39068000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7056077                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7056077                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7056077                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7056077                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000056                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000056                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000056                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000056                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 98906.329114                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 98906.329114                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 98906.329114                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 98906.329114                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          218                       # number of writebacks
system.cpu.icache.writebacks::total               218                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          395                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          395                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          395                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          395                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38278000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38278000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38278000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38278000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000056                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000056                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000056                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000056                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 96906.329114                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 96906.329114                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 96906.329114                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 96906.329114                       # average overall mshr miss latency
system.cpu.icache.replacements                    218                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7055682                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7055682                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          395                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           395                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     39068000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39068000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7056077                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7056077                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 98906.329114                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 98906.329114                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          395                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          395                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38278000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38278000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 96906.329114                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 96906.329114                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 167428932000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           163.204691                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7056077                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               395                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          17863.486076                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   163.204691                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.637518                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.637518                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          177                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          177                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.691406                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7056472                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7056472                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 167428932000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 167428932000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 167428932000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 167428932000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196375                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  106                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               466267                       # number of demand (read+write) hits
system.l2.demand_hits::total                   466373                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 106                       # number of overall hits
system.l2.overall_hits::.cpu.data              466267                       # number of overall hits
system.l2.overall_hits::total                  466373                       # number of overall hits
system.l2.demand_misses::.cpu.inst                289                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             228661                       # number of demand (read+write) misses
system.l2.demand_misses::total                 228950                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               289                       # number of overall misses
system.l2.overall_misses::.cpu.data            228661                       # number of overall misses
system.l2.overall_misses::total                228950                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     34428000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  30584024000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30618452000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     34428000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  30584024000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30618452000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              395                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           694928                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               695323                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             395                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          694928                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              695323                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.731646                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.329043                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.329271                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.731646                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.329043                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.329271                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 119128.027682                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 133752.690664                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 133734.230181                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 119128.027682                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 133752.690664                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 133734.230181                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              190683                       # number of writebacks
system.l2.writebacks::total                    190683                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           289                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        228656                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            228945                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          289                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       228656                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           228945                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     28648000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  26010438000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  26039086000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     28648000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  26010438000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  26039086000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.731646                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.329036                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.329264                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.731646                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.329036                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.329264                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 99128.027682                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 113753.577426                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 113735.115421                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 99128.027682                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 113753.577426                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 113735.115421                       # average overall mshr miss latency
system.l2.replacements                         291407                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       645583                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           645583                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       645583                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       645583                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          203                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              203                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          203                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          203                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         4808                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          4808                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            169030                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                169030                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          146816                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              146816                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  20409478000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   20409478000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        315846                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            315846                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.464834                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.464834                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 139013.990301                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 139013.990301                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       146816                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         146816                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  17473178000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  17473178000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.464834                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.464834                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 119014.126526                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 119014.126526                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            106                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                106                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          289                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              289                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     34428000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     34428000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          395                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            395                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.731646                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.731646                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 119128.027682                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 119128.027682                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          289                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          289                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     28648000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28648000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.731646                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.731646                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 99128.027682                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 99128.027682                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        297237                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            297237                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        81845                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           81845                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  10174546000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  10174546000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       379082                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        379082                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.215903                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.215903                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 124314.814589                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 124314.814589                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        81840                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        81840                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   8537260000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8537260000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.215890                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.215890                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 104316.471163                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 104316.471163                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 167428932000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2021.123204                       # Cycle average of tags in use
system.l2.tags.total_refs                     1385220                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    293455                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.720383                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     471.739613                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         6.950269                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1542.433323                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.230342                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003394                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.753141                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986877                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          203                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          685                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1683489                       # Number of tag accesses
system.l2.tags.data_accesses                  1683489                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 167428932000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    762458.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1156.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    901135.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.010560676750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        40590                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        40590                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1313331                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             722906                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      228945                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     190683                       # Number of write requests accepted
system.mem_ctrls.readBursts                    915780                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   762732                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  13489                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   274                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.91                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                915780                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               762732                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  194940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  197462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  198685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  200403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   30977                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   28013                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   26767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   25029                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  21552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  26005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  27969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  33960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  37364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  36848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  41851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  43024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  42827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  42522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  42729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  44834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  44720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  46733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  46343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  43443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  43198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  38428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  31649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        40590                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.229096                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     42.525075                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         40523     99.83%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           13      0.03%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           10      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           16      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            4      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791           13      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         40590                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        40590                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.783888                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.596978                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.716495                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15521     38.24%     38.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1203      2.96%     41.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1577      3.89%     45.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1608      3.96%     49.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            14920     36.76%     85.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              779      1.92%     87.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              421      1.04%     88.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              395      0.97%     89.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24             3659      9.01%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              140      0.34%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               34      0.08%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               30      0.07%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28              270      0.67%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                8      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                3      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32               21      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         40590                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  863296                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                58609920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             48814848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    350.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    291.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  167428887000                       # Total gap between requests
system.mem_ctrls.avgGap                     398993.60                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        73984                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     57672640                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     48796032                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 441883.007412362844                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 344460418.585241854191                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 291443249.485698223114                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1156                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       914624                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       762732                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     45631750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  49904112500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4019006207250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     39473.83                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     54562.43                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   5269224.59                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        73984                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     58535680                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      58609664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        73984                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        73984                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     48814848                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     48814848                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          289                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       228655                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         228944                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       190683                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        190683                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       441883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    349615083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        350056966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       441883                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       441883                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    291555631                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       291555631                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    291555631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       441883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    349615083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       641612598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               902291                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              762438                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        55491                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        56684                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        51696                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        52019                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        59179                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        53047                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        64121                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        62679                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        61667                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        54395                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        68260                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        49029                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        52685                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        61226                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        52472                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        47641                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        46877                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        47556                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        42972                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        42764                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        50609                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        44241                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        55660                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        53848                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        53846                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        46829                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        58962                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        39997                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        43740                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        52360                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        43648                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        38529                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             33031788000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            4511455000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        49949744250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                36608.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           55358.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              735978                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             601508                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            81.57                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           78.89                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       327237                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   325.577658                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   284.570792                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   207.636850                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        10524      3.22%      3.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        13406      4.10%      7.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       248148     75.83%     83.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1746      0.53%     83.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        27049      8.27%     91.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          597      0.18%     92.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         4572      1.40%     93.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         2757      0.84%     94.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        18438      5.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       327237                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              57746624                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           48796032                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              344.902302                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              291.443249                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.97                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               80.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 167428932000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      1185668400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       630186315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     3248100240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    2007230940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13216603920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  33731987820                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  35886825600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   89906603235                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   536.983675                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  92931587500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5590780000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  68906564500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1150846620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       611678100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     3194257500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    1972695420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13216603920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  34373416230                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  35346675360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   89866173150                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   536.742199                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  91519972250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5590780000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  70318179750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 167428932000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              82129                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       190683                       # Transaction distribution
system.membus.trans_dist::CleanEvict            35945                       # Transaction distribution
system.membus.trans_dist::ReadExReq            146816                       # Transaction distribution
system.membus.trans_dist::ReadExResp           146815                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         82129                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       684517                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 684517                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    107424512                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               107424512                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            228945                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  228945    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              228945                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 167428932000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          3506501000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4006631500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            379477                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       836266                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          218                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          149812                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           315846                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          315845                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           395                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       379082                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1008                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2084526                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2085534                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       156928                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    343170560                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              343327488                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          291407                       # Total snoops (count)
system.tol2bus.snoopTraffic                  48814848                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           986730                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.070733                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.256492                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 916965     92.93%     92.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  69736      7.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     29      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             986730                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 167428932000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         6556620000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3555000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6254347995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
