
IO_Tile_4_33

 (4 0)  (196 528)  (196 528)  routing T_4_33.span4_horz_r_8 <X> T_4_33.lc_trk_g0_0
 (16 0)  (184 528)  (184 528)  IOB_0 IO Functioning bit
 (5 1)  (197 529)  (197 529)  routing T_4_33.span4_horz_r_8 <X> T_4_33.lc_trk_g0_0
 (7 1)  (199 529)  (199 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_8 lc_trk_g0_0
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (16 4)  (184 532)  (184 532)  IOB_0 IO Functioning bit
 (13 5)  (215 533)  (215 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0



IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (13 4)  (269 532)  (269 532)  routing T_5_33.lc_trk_g0_6 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (12 5)  (268 533)  (268 533)  routing T_5_33.lc_trk_g0_6 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (6 7)  (252 534)  (252 534)  routing T_5_33.span12_vert_14 <X> T_5_33.lc_trk_g0_6
 (7 7)  (253 534)  (253 534)  Enable bit of Mux _local_links/g0_mux_6 => span12_vert_14 lc_trk_g0_6


IO_Tile_6_33

 (11 0)  (321 528)  (321 528)  routing T_6_33.span4_vert_1 <X> T_6_33.span4_horz_l_12
 (12 0)  (322 528)  (322 528)  routing T_6_33.span4_vert_1 <X> T_6_33.span4_horz_l_12


IO_Tile_8_33

 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (4 8)  (412 536)  (412 536)  routing T_8_33.span4_horz_r_8 <X> T_8_33.lc_trk_g1_0
 (5 9)  (413 537)  (413 537)  routing T_8_33.span4_horz_r_8 <X> T_8_33.lc_trk_g1_0
 (7 9)  (415 537)  (415 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_8 lc_trk_g1_0
 (12 10)  (430 539)  (430 539)  routing T_8_33.lc_trk_g1_0 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit


IO_Tile_10_33

 (12 0)  (526 528)  (526 528)  routing T_10_33.span4_vert_25 <X> T_10_33.span4_horz_l_12
 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (3 6)  (519 535)  (519 535)  IO control bit: BIOUP_IE_1

 (17 9)  (497 537)  (497 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (497 541)  (497 541)  IOB_1 IO Functioning bit


IO_Tile_11_33

 (16 0)  (550 528)  (550 528)  IOB_0 IO Functioning bit
 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (17 3)  (551 530)  (551 530)  IOB_0 IO Functioning bit
 (13 4)  (581 532)  (581 532)  routing T_11_33.lc_trk_g0_6 <X> T_11_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (550 532)  (550 532)  IOB_0 IO Functioning bit
 (12 5)  (580 533)  (580 533)  routing T_11_33.lc_trk_g0_6 <X> T_11_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (581 533)  (581 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (3 6)  (573 535)  (573 535)  IO control bit: BIOUP_IE_1

 (4 6)  (562 535)  (562 535)  routing T_11_33.span4_horz_r_14 <X> T_11_33.lc_trk_g0_6
 (5 7)  (563 534)  (563 534)  routing T_11_33.span4_horz_r_14 <X> T_11_33.lc_trk_g0_6
 (7 7)  (565 534)  (565 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_r_14 lc_trk_g0_6
 (16 8)  (550 536)  (550 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit


IO_Tile_12_33

 (11 6)  (633 535)  (633 535)  routing T_12_33.span4_vert_13 <X> T_12_33.span4_horz_l_14
 (12 6)  (634 535)  (634 535)  routing T_12_33.span4_vert_13 <X> T_12_33.span4_horz_l_14


IO_Tile_13_33

 (5 0)  (671 528)  (671 528)  routing T_13_33.span4_horz_r_9 <X> T_13_33.lc_trk_g0_1
 (7 0)  (673 528)  (673 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_9 lc_trk_g0_1
 (8 0)  (674 528)  (674 528)  routing T_13_33.span4_horz_r_9 <X> T_13_33.lc_trk_g0_1
 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (16 10)  (658 539)  (658 539)  IOB_1 IO Functioning bit
 (13 11)  (689 538)  (689 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (659 541)  (659 541)  IOB_1 IO Functioning bit
 (16 14)  (658 543)  (658 543)  IOB_1 IO Functioning bit


IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (6 6)  (726 535)  (726 535)  routing T_14_33.span4_vert_15 <X> T_14_33.lc_trk_g0_7
 (7 6)  (727 535)  (727 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_15 lc_trk_g0_7
 (8 6)  (728 535)  (728 535)  routing T_14_33.span4_vert_15 <X> T_14_33.lc_trk_g0_7
 (8 7)  (728 534)  (728 534)  routing T_14_33.span4_vert_15 <X> T_14_33.lc_trk_g0_7
 (13 10)  (743 539)  (743 539)  routing T_14_33.lc_trk_g0_7 <X> T_14_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (712 539)  (712 539)  IOB_1 IO Functioning bit
 (12 11)  (742 538)  (742 538)  routing T_14_33.lc_trk_g0_7 <X> T_14_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (743 538)  (743 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (713 541)  (713 541)  IOB_1 IO Functioning bit
 (16 14)  (712 543)  (712 543)  IOB_1 IO Functioning bit


IO_Tile_15_33

 (11 2)  (795 531)  (795 531)  routing T_15_33.span4_horz_r_1 <X> T_15_33.span4_horz_l_13


IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (14 4)  (852 532)  (852 532)  routing T_16_33.lc_trk_g1_2 <X> T_16_33.wire_gbuf/in
 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_2 wire_gbuf/in
 (14 5)  (852 533)  (852 533)  routing T_16_33.lc_trk_g1_2 <X> T_16_33.wire_gbuf/in
 (4 10)  (832 539)  (832 539)  routing T_16_33.span4_horz_r_10 <X> T_16_33.lc_trk_g1_2
 (12 10)  (850 539)  (850 539)  routing T_16_33.lc_trk_g1_6 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (851 539)  (851 539)  routing T_16_33.lc_trk_g1_6 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (820 539)  (820 539)  IOB_1 IO Functioning bit
 (5 11)  (833 538)  (833 538)  routing T_16_33.span4_horz_r_10 <X> T_16_33.lc_trk_g1_2
 (7 11)  (835 538)  (835 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_10 lc_trk_g1_2
 (12 11)  (850 538)  (850 538)  routing T_16_33.lc_trk_g1_6 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (851 538)  (851 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit
 (4 14)  (832 543)  (832 543)  routing T_16_33.span4_vert_14 <X> T_16_33.lc_trk_g1_6
 (16 14)  (820 543)  (820 543)  IOB_1 IO Functioning bit
 (4 15)  (832 542)  (832 542)  routing T_16_33.span4_vert_14 <X> T_16_33.lc_trk_g1_6
 (6 15)  (834 542)  (834 542)  routing T_16_33.span4_vert_14 <X> T_16_33.lc_trk_g1_6
 (7 15)  (835 542)  (835 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_14 lc_trk_g1_6


IO_Tile_17_33

 (16 0)  (878 528)  (878 528)  IOB_0 IO Functioning bit
 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit
 (5 4)  (891 532)  (891 532)  routing T_17_33.span4_vert_21 <X> T_17_33.lc_trk_g0_5
 (6 4)  (892 532)  (892 532)  routing T_17_33.span4_vert_21 <X> T_17_33.lc_trk_g0_5
 (7 4)  (893 532)  (893 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_21 lc_trk_g0_5
 (12 4)  (908 532)  (908 532)  routing T_17_33.lc_trk_g1_5 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (909 532)  (909 532)  routing T_17_33.lc_trk_g1_5 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (15 4)  (911 532)  (911 532)  Enable bit of Mux _fablink/Mux => lc_trk_g0_5 wire_gbuf/in
 (16 4)  (878 532)  (878 532)  IOB_0 IO Functioning bit
 (13 5)  (909 533)  (909 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (15 5)  (911 533)  (911 533)  routing T_17_33.lc_trk_g0_5 <X> T_17_33.wire_gbuf/in
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0

 (5 12)  (891 540)  (891 540)  routing T_17_33.span4_horz_r_13 <X> T_17_33.lc_trk_g1_5
 (7 12)  (893 540)  (893 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_13 lc_trk_g1_5
 (8 12)  (894 540)  (894 540)  routing T_17_33.span4_horz_r_13 <X> T_17_33.lc_trk_g1_5


IO_Tile_18_33

 (11 2)  (961 531)  (961 531)  routing T_18_33.span4_horz_r_1 <X> T_18_33.span4_horz_l_13
 (11 6)  (961 535)  (961 535)  routing T_18_33.span4_vert_13 <X> T_18_33.span4_horz_l_14
 (12 6)  (962 535)  (962 535)  routing T_18_33.span4_vert_13 <X> T_18_33.span4_horz_l_14


IO_Tile_19_33

 (11 2)  (1015 531)  (1015 531)  routing T_19_33.span4_vert_7 <X> T_19_33.span4_horz_l_13
 (12 2)  (1016 531)  (1016 531)  routing T_19_33.span4_vert_7 <X> T_19_33.span4_horz_l_13


IO_Tile_22_33

 (5 0)  (1161 528)  (1161 528)  routing T_22_33.span4_horz_r_1 <X> T_22_33.lc_trk_g0_1
 (7 0)  (1163 528)  (1163 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_1 lc_trk_g0_1
 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (8 1)  (1164 529)  (1164 529)  routing T_22_33.span4_horz_r_1 <X> T_22_33.lc_trk_g0_1
 (11 2)  (1177 531)  (1177 531)  routing T_22_33.span4_horz_r_1 <X> T_22_33.span4_horz_l_13
 (16 10)  (1148 539)  (1148 539)  IOB_1 IO Functioning bit
 (13 11)  (1179 538)  (1179 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 541)  (1149 541)  IOB_1 IO Functioning bit
 (16 14)  (1148 543)  (1148 543)  IOB_1 IO Functioning bit


IO_Tile_24_33

 (13 3)  (1287 530)  (1287 530)  routing T_24_33.span4_vert_7 <X> T_24_33.span4_horz_r_1
 (14 3)  (1288 530)  (1288 530)  routing T_24_33.span4_vert_7 <X> T_24_33.span4_horz_r_1


IO_Tile_25_33

 (16 0)  (1310 528)  (1310 528)  IOB_0 IO Functioning bit
 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (13 4)  (1341 532)  (1341 532)  routing T_25_33.lc_trk_g0_6 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 532)  (1310 532)  IOB_0 IO Functioning bit
 (12 5)  (1340 533)  (1340 533)  routing T_25_33.lc_trk_g0_6 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1341 533)  (1341 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0

 (6 7)  (1324 534)  (1324 534)  routing T_25_33.span12_vert_14 <X> T_25_33.lc_trk_g0_6
 (7 7)  (1325 534)  (1325 534)  Enable bit of Mux _local_links/g0_mux_6 => span12_vert_14 lc_trk_g0_6


IO_Tile_26_33

 (17 1)  (1353 529)  (1353 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (11 2)  (1381 531)  (1381 531)  routing T_26_33.span4_vert_7 <X> T_26_33.span4_horz_l_13
 (12 2)  (1382 531)  (1382 531)  routing T_26_33.span4_vert_7 <X> T_26_33.span4_horz_l_13
 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (3 9)  (1375 537)  (1375 537)  IO control bit: IOUP_IE_0



IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (12 4)  (1436 532)  (1436 532)  routing T_27_33.lc_trk_g1_5 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1437 532)  (1437 532)  routing T_27_33.lc_trk_g1_5 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (5 12)  (1419 540)  (1419 540)  routing T_27_33.span4_horz_r_13 <X> T_27_33.lc_trk_g1_5
 (7 12)  (1421 540)  (1421 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_13 lc_trk_g1_5
 (8 12)  (1422 540)  (1422 540)  routing T_27_33.span4_horz_r_13 <X> T_27_33.lc_trk_g1_5


IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (3 6)  (1483 535)  (1483 535)  IO control bit: IOUP_IE_1

 (16 8)  (1460 536)  (1460 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (16 9)  (1460 537)  (1460 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (1461 537)  (1461 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (6 6)  (1582 535)  (1582 535)  routing T_30_33.span4_vert_15 <X> T_30_33.lc_trk_g0_7
 (7 6)  (1583 535)  (1583 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_15 lc_trk_g0_7
 (8 6)  (1584 535)  (1584 535)  routing T_30_33.span4_vert_15 <X> T_30_33.lc_trk_g0_7
 (8 7)  (1584 534)  (1584 534)  routing T_30_33.span4_vert_15 <X> T_30_33.lc_trk_g0_7
 (13 10)  (1599 539)  (1599 539)  routing T_30_33.lc_trk_g0_7 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (12 11)  (1598 538)  (1598 538)  routing T_30_33.lc_trk_g0_7 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (16 14)  (1568 543)  (1568 543)  IOB_1 IO Functioning bit


LogicTile_6_32

 (19 1)  (307 513)  (307 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_19_32

 (19 7)  (1001 519)  (1001 519)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_10_31

 (8 3)  (500 499)  (500 499)  routing T_10_31.sp4_h_r_1 <X> T_10_31.sp4_v_t_36
 (9 3)  (501 499)  (501 499)  routing T_10_31.sp4_h_r_1 <X> T_10_31.sp4_v_t_36


LogicTile_11_31

 (3 0)  (549 496)  (549 496)  routing T_11_31.sp12_v_t_23 <X> T_11_31.sp12_v_b_0


LogicTile_14_31

 (8 2)  (716 498)  (716 498)  routing T_14_31.sp4_h_r_5 <X> T_14_31.sp4_h_l_36
 (10 2)  (718 498)  (718 498)  routing T_14_31.sp4_h_r_5 <X> T_14_31.sp4_h_l_36


LogicTile_15_31

 (26 0)  (788 496)  (788 496)  routing T_15_31.lc_trk_g2_4 <X> T_15_31.wire_logic_cluster/lc_0/in_0
 (32 0)  (794 496)  (794 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 496)  (795 496)  routing T_15_31.lc_trk_g3_0 <X> T_15_31.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 496)  (796 496)  routing T_15_31.lc_trk_g3_0 <X> T_15_31.wire_logic_cluster/lc_0/in_3
 (37 0)  (799 496)  (799 496)  LC_0 Logic Functioning bit
 (39 0)  (801 496)  (801 496)  LC_0 Logic Functioning bit
 (40 0)  (802 496)  (802 496)  LC_0 Logic Functioning bit
 (41 0)  (803 496)  (803 496)  LC_0 Logic Functioning bit
 (42 0)  (804 496)  (804 496)  LC_0 Logic Functioning bit
 (43 0)  (805 496)  (805 496)  LC_0 Logic Functioning bit
 (45 0)  (807 496)  (807 496)  LC_0 Logic Functioning bit
 (46 0)  (808 496)  (808 496)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (28 1)  (790 497)  (790 497)  routing T_15_31.lc_trk_g2_4 <X> T_15_31.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 497)  (791 497)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (798 497)  (798 497)  LC_0 Logic Functioning bit
 (38 1)  (800 497)  (800 497)  LC_0 Logic Functioning bit
 (40 1)  (802 497)  (802 497)  LC_0 Logic Functioning bit
 (41 1)  (803 497)  (803 497)  LC_0 Logic Functioning bit
 (42 1)  (804 497)  (804 497)  LC_0 Logic Functioning bit
 (43 1)  (805 497)  (805 497)  LC_0 Logic Functioning bit
 (0 2)  (762 498)  (762 498)  routing T_15_31.glb_netwk_3 <X> T_15_31.wire_logic_cluster/lc_7/clk
 (2 2)  (764 498)  (764 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (762 499)  (762 499)  routing T_15_31.glb_netwk_3 <X> T_15_31.wire_logic_cluster/lc_7/clk
 (1 4)  (763 500)  (763 500)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (3 4)  (765 500)  (765 500)  routing T_15_31.sp12_v_b_0 <X> T_15_31.sp12_h_r_0
 (3 5)  (765 501)  (765 501)  routing T_15_31.sp12_v_b_0 <X> T_15_31.sp12_h_r_0
 (17 11)  (779 507)  (779 507)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (14 12)  (776 508)  (776 508)  routing T_15_31.sp12_v_b_0 <X> T_15_31.lc_trk_g3_0
 (14 13)  (776 509)  (776 509)  routing T_15_31.sp12_v_b_0 <X> T_15_31.lc_trk_g3_0
 (15 13)  (777 509)  (777 509)  routing T_15_31.sp12_v_b_0 <X> T_15_31.lc_trk_g3_0
 (17 13)  (779 509)  (779 509)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0


LogicTile_16_31

 (19 1)  (835 497)  (835 497)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (0 2)  (816 498)  (816 498)  routing T_16_31.glb_netwk_3 <X> T_16_31.wire_logic_cluster/lc_7/clk
 (2 2)  (818 498)  (818 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (816 499)  (816 499)  routing T_16_31.glb_netwk_3 <X> T_16_31.wire_logic_cluster/lc_7/clk
 (1 4)  (817 500)  (817 500)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (21 4)  (837 500)  (837 500)  routing T_16_31.sp12_h_r_3 <X> T_16_31.lc_trk_g1_3
 (22 4)  (838 500)  (838 500)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (840 500)  (840 500)  routing T_16_31.sp12_h_r_3 <X> T_16_31.lc_trk_g1_3
 (21 5)  (837 501)  (837 501)  routing T_16_31.sp12_h_r_3 <X> T_16_31.lc_trk_g1_3
 (27 6)  (843 502)  (843 502)  routing T_16_31.lc_trk_g1_3 <X> T_16_31.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 502)  (845 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 502)  (848 502)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 502)  (849 502)  routing T_16_31.lc_trk_g3_1 <X> T_16_31.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 502)  (850 502)  routing T_16_31.lc_trk_g3_1 <X> T_16_31.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 502)  (852 502)  LC_3 Logic Functioning bit
 (37 6)  (853 502)  (853 502)  LC_3 Logic Functioning bit
 (38 6)  (854 502)  (854 502)  LC_3 Logic Functioning bit
 (39 6)  (855 502)  (855 502)  LC_3 Logic Functioning bit
 (40 6)  (856 502)  (856 502)  LC_3 Logic Functioning bit
 (42 6)  (858 502)  (858 502)  LC_3 Logic Functioning bit
 (45 6)  (861 502)  (861 502)  LC_3 Logic Functioning bit
 (30 7)  (846 503)  (846 503)  routing T_16_31.lc_trk_g1_3 <X> T_16_31.wire_logic_cluster/lc_3/in_1
 (36 7)  (852 503)  (852 503)  LC_3 Logic Functioning bit
 (37 7)  (853 503)  (853 503)  LC_3 Logic Functioning bit
 (38 7)  (854 503)  (854 503)  LC_3 Logic Functioning bit
 (39 7)  (855 503)  (855 503)  LC_3 Logic Functioning bit
 (40 7)  (856 503)  (856 503)  LC_3 Logic Functioning bit
 (42 7)  (858 503)  (858 503)  LC_3 Logic Functioning bit
 (51 7)  (867 503)  (867 503)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (3 12)  (819 508)  (819 508)  routing T_16_31.sp12_v_b_1 <X> T_16_31.sp12_h_r_1
 (15 12)  (831 508)  (831 508)  routing T_16_31.sp12_v_b_1 <X> T_16_31.lc_trk_g3_1
 (17 12)  (833 508)  (833 508)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_b_1 lc_trk_g3_1
 (18 12)  (834 508)  (834 508)  routing T_16_31.sp12_v_b_1 <X> T_16_31.lc_trk_g3_1
 (3 13)  (819 509)  (819 509)  routing T_16_31.sp12_v_b_1 <X> T_16_31.sp12_h_r_1
 (18 13)  (834 509)  (834 509)  routing T_16_31.sp12_v_b_1 <X> T_16_31.lc_trk_g3_1


LogicTile_21_31

 (2 4)  (1092 500)  (1092 500)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_23_31

 (0 2)  (1198 498)  (1198 498)  routing T_23_31.glb_netwk_3 <X> T_23_31.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 498)  (1200 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1198 499)  (1198 499)  routing T_23_31.glb_netwk_3 <X> T_23_31.wire_logic_cluster/lc_7/clk
 (22 3)  (1220 499)  (1220 499)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (1221 499)  (1221 499)  routing T_23_31.sp12_h_r_14 <X> T_23_31.lc_trk_g0_6
 (1 4)  (1199 500)  (1199 500)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (17 4)  (1215 500)  (1215 500)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (27 14)  (1225 510)  (1225 510)  routing T_23_31.lc_trk_g1_1 <X> T_23_31.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 510)  (1227 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (1229 510)  (1229 510)  routing T_23_31.lc_trk_g0_6 <X> T_23_31.wire_logic_cluster/lc_7/in_3
 (32 14)  (1230 510)  (1230 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 510)  (1234 510)  LC_7 Logic Functioning bit
 (38 14)  (1236 510)  (1236 510)  LC_7 Logic Functioning bit
 (40 14)  (1238 510)  (1238 510)  LC_7 Logic Functioning bit
 (41 14)  (1239 510)  (1239 510)  LC_7 Logic Functioning bit
 (42 14)  (1240 510)  (1240 510)  LC_7 Logic Functioning bit
 (43 14)  (1241 510)  (1241 510)  LC_7 Logic Functioning bit
 (45 14)  (1243 510)  (1243 510)  LC_7 Logic Functioning bit
 (53 14)  (1251 510)  (1251 510)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (31 15)  (1229 511)  (1229 511)  routing T_23_31.lc_trk_g0_6 <X> T_23_31.wire_logic_cluster/lc_7/in_3
 (36 15)  (1234 511)  (1234 511)  LC_7 Logic Functioning bit
 (38 15)  (1236 511)  (1236 511)  LC_7 Logic Functioning bit
 (40 15)  (1238 511)  (1238 511)  LC_7 Logic Functioning bit
 (41 15)  (1239 511)  (1239 511)  LC_7 Logic Functioning bit
 (42 15)  (1240 511)  (1240 511)  LC_7 Logic Functioning bit
 (43 15)  (1241 511)  (1241 511)  LC_7 Logic Functioning bit


LogicTile_24_31

 (8 1)  (1260 497)  (1260 497)  routing T_24_31.sp4_h_l_42 <X> T_24_31.sp4_v_b_1
 (9 1)  (1261 497)  (1261 497)  routing T_24_31.sp4_h_l_42 <X> T_24_31.sp4_v_b_1
 (10 1)  (1262 497)  (1262 497)  routing T_24_31.sp4_h_l_42 <X> T_24_31.sp4_v_b_1


LogicTile_28_31

 (3 0)  (1459 496)  (1459 496)  routing T_28_31.sp12_v_t_23 <X> T_28_31.sp12_v_b_0


LogicTile_12_30

 (4 2)  (604 482)  (604 482)  routing T_12_30.sp4_h_r_6 <X> T_12_30.sp4_v_t_37
 (6 2)  (606 482)  (606 482)  routing T_12_30.sp4_h_r_6 <X> T_12_30.sp4_v_t_37
 (5 3)  (605 483)  (605 483)  routing T_12_30.sp4_h_r_6 <X> T_12_30.sp4_v_t_37


LogicTile_14_30

 (11 2)  (719 482)  (719 482)  routing T_14_30.sp4_v_b_11 <X> T_14_30.sp4_v_t_39
 (12 3)  (720 483)  (720 483)  routing T_14_30.sp4_v_b_11 <X> T_14_30.sp4_v_t_39


LogicTile_16_30

 (4 11)  (820 491)  (820 491)  routing T_16_30.sp4_v_b_1 <X> T_16_30.sp4_h_l_43
 (5 12)  (821 492)  (821 492)  routing T_16_30.sp4_v_b_3 <X> T_16_30.sp4_h_r_9
 (4 13)  (820 493)  (820 493)  routing T_16_30.sp4_v_b_3 <X> T_16_30.sp4_h_r_9
 (6 13)  (822 493)  (822 493)  routing T_16_30.sp4_v_b_3 <X> T_16_30.sp4_h_r_9


LogicTile_17_30

 (13 10)  (887 490)  (887 490)  routing T_17_30.sp4_v_b_8 <X> T_17_30.sp4_v_t_45


LogicTile_18_30

 (4 2)  (932 482)  (932 482)  routing T_18_30.sp4_v_b_4 <X> T_18_30.sp4_v_t_37
 (6 2)  (934 482)  (934 482)  routing T_18_30.sp4_v_b_4 <X> T_18_30.sp4_v_t_37


LogicTile_20_30

 (11 5)  (1047 485)  (1047 485)  routing T_20_30.sp4_h_l_44 <X> T_20_30.sp4_h_r_5
 (13 5)  (1049 485)  (1049 485)  routing T_20_30.sp4_h_l_44 <X> T_20_30.sp4_h_r_5


LogicTile_23_30

 (0 2)  (1198 482)  (1198 482)  routing T_23_30.glb_netwk_3 <X> T_23_30.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 482)  (1200 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1198 483)  (1198 483)  routing T_23_30.glb_netwk_3 <X> T_23_30.wire_logic_cluster/lc_7/clk
 (1 4)  (1199 484)  (1199 484)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (28 6)  (1226 486)  (1226 486)  routing T_23_30.lc_trk_g2_4 <X> T_23_30.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 486)  (1227 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1228 486)  (1228 486)  routing T_23_30.lc_trk_g2_4 <X> T_23_30.wire_logic_cluster/lc_3/in_1
 (32 6)  (1230 486)  (1230 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 486)  (1231 486)  routing T_23_30.lc_trk_g2_0 <X> T_23_30.wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 486)  (1234 486)  LC_3 Logic Functioning bit
 (37 6)  (1235 486)  (1235 486)  LC_3 Logic Functioning bit
 (38 6)  (1236 486)  (1236 486)  LC_3 Logic Functioning bit
 (39 6)  (1237 486)  (1237 486)  LC_3 Logic Functioning bit
 (41 6)  (1239 486)  (1239 486)  LC_3 Logic Functioning bit
 (43 6)  (1241 486)  (1241 486)  LC_3 Logic Functioning bit
 (45 6)  (1243 486)  (1243 486)  LC_3 Logic Functioning bit
 (46 6)  (1244 486)  (1244 486)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (36 7)  (1234 487)  (1234 487)  LC_3 Logic Functioning bit
 (37 7)  (1235 487)  (1235 487)  LC_3 Logic Functioning bit
 (38 7)  (1236 487)  (1236 487)  LC_3 Logic Functioning bit
 (39 7)  (1237 487)  (1237 487)  LC_3 Logic Functioning bit
 (41 7)  (1239 487)  (1239 487)  LC_3 Logic Functioning bit
 (43 7)  (1241 487)  (1241 487)  LC_3 Logic Functioning bit
 (14 8)  (1212 488)  (1212 488)  routing T_23_30.sp4_h_r_40 <X> T_23_30.lc_trk_g2_0
 (14 9)  (1212 489)  (1212 489)  routing T_23_30.sp4_h_r_40 <X> T_23_30.lc_trk_g2_0
 (15 9)  (1213 489)  (1213 489)  routing T_23_30.sp4_h_r_40 <X> T_23_30.lc_trk_g2_0
 (16 9)  (1214 489)  (1214 489)  routing T_23_30.sp4_h_r_40 <X> T_23_30.lc_trk_g2_0
 (17 9)  (1215 489)  (1215 489)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (17 11)  (1215 491)  (1215 491)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4


LogicTile_26_30

 (12 0)  (1360 480)  (1360 480)  routing T_26_30.sp4_h_l_46 <X> T_26_30.sp4_h_r_2
 (13 1)  (1361 481)  (1361 481)  routing T_26_30.sp4_h_l_46 <X> T_26_30.sp4_h_r_2


LogicTile_30_30

 (12 3)  (1576 483)  (1576 483)  routing T_30_30.sp4_h_l_39 <X> T_30_30.sp4_v_t_39


LogicTile_16_29

 (19 1)  (835 465)  (835 465)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (19 3)  (835 467)  (835 467)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_18_29

 (19 4)  (947 468)  (947 468)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_26_29

 (8 11)  (1356 475)  (1356 475)  routing T_26_29.sp4_v_b_4 <X> T_26_29.sp4_v_t_42
 (10 11)  (1358 475)  (1358 475)  routing T_26_29.sp4_v_b_4 <X> T_26_29.sp4_v_t_42


LogicTile_5_28

 (3 14)  (237 462)  (237 462)  routing T_5_28.sp12_v_b_1 <X> T_5_28.sp12_v_t_22


RAM_Tile_25_28

 (3 14)  (1309 462)  (1309 462)  routing T_25_28.sp12_v_b_1 <X> T_25_28.sp12_v_t_22


LogicTile_4_27

 (3 0)  (183 432)  (183 432)  routing T_4_27.sp12_h_r_0 <X> T_4_27.sp12_v_b_0
 (3 1)  (183 433)  (183 433)  routing T_4_27.sp12_h_r_0 <X> T_4_27.sp12_v_b_0


LogicTile_10_27

 (3 0)  (495 432)  (495 432)  routing T_10_27.sp12_v_t_23 <X> T_10_27.sp12_v_b_0


LogicTile_16_27

 (3 2)  (819 434)  (819 434)  routing T_16_27.sp12_h_r_0 <X> T_16_27.sp12_h_l_23
 (3 3)  (819 435)  (819 435)  routing T_16_27.sp12_h_r_0 <X> T_16_27.sp12_h_l_23


LogicTile_28_27

 (3 0)  (1459 432)  (1459 432)  routing T_28_27.sp12_v_t_23 <X> T_28_27.sp12_v_b_0
 (3 2)  (1459 434)  (1459 434)  routing T_28_27.sp12_v_t_23 <X> T_28_27.sp12_h_l_23


LogicTile_14_26

 (11 14)  (719 430)  (719 430)  routing T_14_26.sp4_v_b_3 <X> T_14_26.sp4_v_t_46
 (13 14)  (721 430)  (721 430)  routing T_14_26.sp4_v_b_3 <X> T_14_26.sp4_v_t_46


LogicTile_17_26

 (13 10)  (887 426)  (887 426)  routing T_17_26.sp4_v_b_8 <X> T_17_26.sp4_v_t_45


LogicTile_19_26

 (3 14)  (985 430)  (985 430)  routing T_19_26.sp12_v_b_1 <X> T_19_26.sp12_v_t_22


IO_Tile_0_25



LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25



LogicTile_5_25



LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25



LogicTile_13_25



LogicTile_14_25



LogicTile_15_25

 (7 8)  (769 408)  (769 408)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (769 410)  (769 410)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_16_25

 (7 8)  (823 408)  (823 408)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (823 410)  (823 410)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_17_25



LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25

 (7 8)  (1205 408)  (1205 408)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (1205 410)  (1205 410)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25

 (36 4)  (1384 404)  (1384 404)  LC_2 Logic Functioning bit
 (37 4)  (1385 404)  (1385 404)  LC_2 Logic Functioning bit
 (38 4)  (1386 404)  (1386 404)  LC_2 Logic Functioning bit
 (39 4)  (1387 404)  (1387 404)  LC_2 Logic Functioning bit
 (40 4)  (1388 404)  (1388 404)  LC_2 Logic Functioning bit
 (41 4)  (1389 404)  (1389 404)  LC_2 Logic Functioning bit
 (42 4)  (1390 404)  (1390 404)  LC_2 Logic Functioning bit
 (43 4)  (1391 404)  (1391 404)  LC_2 Logic Functioning bit
 (47 4)  (1395 404)  (1395 404)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (36 5)  (1384 405)  (1384 405)  LC_2 Logic Functioning bit
 (37 5)  (1385 405)  (1385 405)  LC_2 Logic Functioning bit
 (38 5)  (1386 405)  (1386 405)  LC_2 Logic Functioning bit
 (39 5)  (1387 405)  (1387 405)  LC_2 Logic Functioning bit
 (40 5)  (1388 405)  (1388 405)  LC_2 Logic Functioning bit
 (41 5)  (1389 405)  (1389 405)  LC_2 Logic Functioning bit
 (42 5)  (1390 405)  (1390 405)  LC_2 Logic Functioning bit
 (43 5)  (1391 405)  (1391 405)  LC_2 Logic Functioning bit
 (46 5)  (1394 405)  (1394 405)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (8 7)  (1356 407)  (1356 407)  routing T_26_25.sp4_h_r_4 <X> T_26_25.sp4_v_t_41
 (9 7)  (1357 407)  (1357 407)  routing T_26_25.sp4_h_r_4 <X> T_26_25.sp4_v_t_41


LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25

 (3 1)  (1675 401)  (1675 401)  routing T_32_25.sp12_h_l_23 <X> T_32_25.sp12_v_b_0


IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24



LogicTile_12_24



LogicTile_13_24



LogicTile_14_24



LogicTile_15_24

 (26 0)  (788 384)  (788 384)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 384)  (789 384)  routing T_15_24.lc_trk_g3_0 <X> T_15_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 384)  (790 384)  routing T_15_24.lc_trk_g3_0 <X> T_15_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 384)  (791 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 384)  (794 384)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (799 384)  (799 384)  LC_0 Logic Functioning bit
 (39 0)  (801 384)  (801 384)  LC_0 Logic Functioning bit
 (44 0)  (806 384)  (806 384)  LC_0 Logic Functioning bit
 (45 0)  (807 384)  (807 384)  LC_0 Logic Functioning bit
 (27 1)  (789 385)  (789 385)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 385)  (791 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (41 1)  (803 385)  (803 385)  LC_0 Logic Functioning bit
 (43 1)  (805 385)  (805 385)  LC_0 Logic Functioning bit
 (49 1)  (811 385)  (811 385)  Carry_In_Mux bit 

 (0 2)  (762 386)  (762 386)  routing T_15_24.glb_netwk_3 <X> T_15_24.wire_logic_cluster/lc_7/clk
 (2 2)  (764 386)  (764 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (779 386)  (779 386)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (780 386)  (780 386)  routing T_15_24.bnr_op_5 <X> T_15_24.lc_trk_g0_5
 (26 2)  (788 386)  (788 386)  routing T_15_24.lc_trk_g0_5 <X> T_15_24.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 386)  (789 386)  routing T_15_24.lc_trk_g3_1 <X> T_15_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 386)  (790 386)  routing T_15_24.lc_trk_g3_1 <X> T_15_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 386)  (791 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 386)  (794 386)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (799 386)  (799 386)  LC_1 Logic Functioning bit
 (39 2)  (801 386)  (801 386)  LC_1 Logic Functioning bit
 (44 2)  (806 386)  (806 386)  LC_1 Logic Functioning bit
 (45 2)  (807 386)  (807 386)  LC_1 Logic Functioning bit
 (0 3)  (762 387)  (762 387)  routing T_15_24.glb_netwk_3 <X> T_15_24.wire_logic_cluster/lc_7/clk
 (18 3)  (780 387)  (780 387)  routing T_15_24.bnr_op_5 <X> T_15_24.lc_trk_g0_5
 (29 3)  (791 387)  (791 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (41 3)  (803 387)  (803 387)  LC_1 Logic Functioning bit
 (43 3)  (805 387)  (805 387)  LC_1 Logic Functioning bit
 (21 4)  (783 388)  (783 388)  routing T_15_24.wire_logic_cluster/lc_3/out <X> T_15_24.lc_trk_g1_3
 (22 4)  (784 388)  (784 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (787 388)  (787 388)  routing T_15_24.wire_logic_cluster/lc_2/out <X> T_15_24.lc_trk_g1_2
 (26 4)  (788 388)  (788 388)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 388)  (789 388)  routing T_15_24.lc_trk_g1_2 <X> T_15_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 388)  (791 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 388)  (794 388)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (799 388)  (799 388)  LC_2 Logic Functioning bit
 (39 4)  (801 388)  (801 388)  LC_2 Logic Functioning bit
 (44 4)  (806 388)  (806 388)  LC_2 Logic Functioning bit
 (45 4)  (807 388)  (807 388)  LC_2 Logic Functioning bit
 (22 5)  (784 389)  (784 389)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (789 389)  (789 389)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 389)  (791 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 389)  (792 389)  routing T_15_24.lc_trk_g1_2 <X> T_15_24.wire_logic_cluster/lc_2/in_1
 (41 5)  (803 389)  (803 389)  LC_2 Logic Functioning bit
 (43 5)  (805 389)  (805 389)  LC_2 Logic Functioning bit
 (17 6)  (779 390)  (779 390)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (780 390)  (780 390)  routing T_15_24.bnr_op_5 <X> T_15_24.lc_trk_g1_5
 (26 6)  (788 390)  (788 390)  routing T_15_24.lc_trk_g0_5 <X> T_15_24.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 390)  (789 390)  routing T_15_24.lc_trk_g1_3 <X> T_15_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 390)  (791 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 390)  (794 390)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (799 390)  (799 390)  LC_3 Logic Functioning bit
 (39 6)  (801 390)  (801 390)  LC_3 Logic Functioning bit
 (44 6)  (806 390)  (806 390)  LC_3 Logic Functioning bit
 (45 6)  (807 390)  (807 390)  LC_3 Logic Functioning bit
 (18 7)  (780 391)  (780 391)  routing T_15_24.bnr_op_5 <X> T_15_24.lc_trk_g1_5
 (29 7)  (791 391)  (791 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 391)  (792 391)  routing T_15_24.lc_trk_g1_3 <X> T_15_24.wire_logic_cluster/lc_3/in_1
 (41 7)  (803 391)  (803 391)  LC_3 Logic Functioning bit
 (43 7)  (805 391)  (805 391)  LC_3 Logic Functioning bit
 (7 8)  (769 392)  (769 392)  Column buffer control bit: LH_colbuf_cntl_1

 (26 8)  (788 392)  (788 392)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 392)  (789 392)  routing T_15_24.lc_trk_g3_4 <X> T_15_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 392)  (790 392)  routing T_15_24.lc_trk_g3_4 <X> T_15_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 392)  (791 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 392)  (792 392)  routing T_15_24.lc_trk_g3_4 <X> T_15_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 392)  (794 392)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (799 392)  (799 392)  LC_4 Logic Functioning bit
 (39 8)  (801 392)  (801 392)  LC_4 Logic Functioning bit
 (44 8)  (806 392)  (806 392)  LC_4 Logic Functioning bit
 (45 8)  (807 392)  (807 392)  LC_4 Logic Functioning bit
 (27 9)  (789 393)  (789 393)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 393)  (791 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (41 9)  (803 393)  (803 393)  LC_4 Logic Functioning bit
 (43 9)  (805 393)  (805 393)  LC_4 Logic Functioning bit
 (7 10)  (769 394)  (769 394)  Column buffer control bit: LH_colbuf_cntl_3

 (26 10)  (788 394)  (788 394)  routing T_15_24.lc_trk_g0_5 <X> T_15_24.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 394)  (789 394)  routing T_15_24.lc_trk_g3_5 <X> T_15_24.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 394)  (790 394)  routing T_15_24.lc_trk_g3_5 <X> T_15_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 394)  (791 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 394)  (792 394)  routing T_15_24.lc_trk_g3_5 <X> T_15_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 394)  (794 394)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (799 394)  (799 394)  LC_5 Logic Functioning bit
 (39 10)  (801 394)  (801 394)  LC_5 Logic Functioning bit
 (45 10)  (807 394)  (807 394)  LC_5 Logic Functioning bit
 (29 11)  (791 395)  (791 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (41 11)  (803 395)  (803 395)  LC_5 Logic Functioning bit
 (43 11)  (805 395)  (805 395)  LC_5 Logic Functioning bit
 (14 12)  (776 396)  (776 396)  routing T_15_24.wire_logic_cluster/lc_0/out <X> T_15_24.lc_trk_g3_0
 (17 12)  (779 396)  (779 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 396)  (780 396)  routing T_15_24.wire_logic_cluster/lc_1/out <X> T_15_24.lc_trk_g3_1
 (17 13)  (779 397)  (779 397)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (0 14)  (762 398)  (762 398)  routing T_15_24.glb_netwk_6 <X> T_15_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 398)  (763 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 398)  (776 398)  routing T_15_24.wire_logic_cluster/lc_4/out <X> T_15_24.lc_trk_g3_4
 (17 14)  (779 398)  (779 398)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (780 398)  (780 398)  routing T_15_24.wire_logic_cluster/lc_5/out <X> T_15_24.lc_trk_g3_5
 (0 15)  (762 399)  (762 399)  routing T_15_24.glb_netwk_6 <X> T_15_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6

 (17 15)  (779 399)  (779 399)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_16_24

 (0 2)  (816 386)  (816 386)  routing T_16_24.glb_netwk_3 <X> T_16_24.wire_logic_cluster/lc_7/clk
 (2 2)  (818 386)  (818 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (816 387)  (816 387)  routing T_16_24.glb_netwk_3 <X> T_16_24.wire_logic_cluster/lc_7/clk
 (15 6)  (831 390)  (831 390)  routing T_16_24.bot_op_5 <X> T_16_24.lc_trk_g1_5
 (17 6)  (833 390)  (833 390)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (837 390)  (837 390)  routing T_16_24.wire_logic_cluster/lc_7/out <X> T_16_24.lc_trk_g1_7
 (22 6)  (838 390)  (838 390)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (7 8)  (823 392)  (823 392)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (823 394)  (823 394)  Column buffer control bit: LH_colbuf_cntl_3

 (0 14)  (816 398)  (816 398)  routing T_16_24.glb_netwk_6 <X> T_16_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 398)  (817 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (27 14)  (843 398)  (843 398)  routing T_16_24.lc_trk_g1_5 <X> T_16_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 398)  (845 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 398)  (846 398)  routing T_16_24.lc_trk_g1_5 <X> T_16_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 398)  (847 398)  routing T_16_24.lc_trk_g1_7 <X> T_16_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 398)  (848 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 398)  (850 398)  routing T_16_24.lc_trk_g1_7 <X> T_16_24.wire_logic_cluster/lc_7/in_3
 (40 14)  (856 398)  (856 398)  LC_7 Logic Functioning bit
 (42 14)  (858 398)  (858 398)  LC_7 Logic Functioning bit
 (45 14)  (861 398)  (861 398)  LC_7 Logic Functioning bit
 (0 15)  (816 399)  (816 399)  routing T_16_24.glb_netwk_6 <X> T_16_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6

 (31 15)  (847 399)  (847 399)  routing T_16_24.lc_trk_g1_7 <X> T_16_24.wire_logic_cluster/lc_7/in_3
 (40 15)  (856 399)  (856 399)  LC_7 Logic Functioning bit
 (42 15)  (858 399)  (858 399)  LC_7 Logic Functioning bit
 (44 15)  (860 399)  (860 399)  LC_7 Logic Functioning bit


LogicTile_17_24



LogicTile_18_24

 (7 8)  (935 392)  (935 392)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (935 394)  (935 394)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_19_24

 (7 8)  (989 392)  (989 392)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (989 394)  (989 394)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_20_24

 (7 8)  (1043 392)  (1043 392)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (1043 394)  (1043 394)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_21_24

 (7 8)  (1097 392)  (1097 392)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (1097 394)  (1097 394)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_22_24



LogicTile_23_24

 (7 8)  (1205 392)  (1205 392)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (1205 394)  (1205 394)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_24_24

 (7 8)  (1259 392)  (1259 392)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (1259 394)  (1259 394)  Column buffer control bit: LH_colbuf_cntl_3



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24

 (7 8)  (1463 392)  (1463 392)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (1463 394)  (1463 394)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



LogicTile_15_23

 (28 0)  (790 368)  (790 368)  routing T_15_23.lc_trk_g2_7 <X> T_15_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 368)  (791 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 368)  (792 368)  routing T_15_23.lc_trk_g2_7 <X> T_15_23.wire_logic_cluster/lc_0/in_1
 (44 0)  (806 368)  (806 368)  LC_0 Logic Functioning bit
 (30 1)  (792 369)  (792 369)  routing T_15_23.lc_trk_g2_7 <X> T_15_23.wire_logic_cluster/lc_0/in_1
 (32 1)  (794 369)  (794 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (796 369)  (796 369)  routing T_15_23.lc_trk_g1_3 <X> T_15_23.input_2_0
 (35 1)  (797 369)  (797 369)  routing T_15_23.lc_trk_g1_3 <X> T_15_23.input_2_0
 (0 2)  (762 370)  (762 370)  routing T_15_23.glb_netwk_3 <X> T_15_23.wire_logic_cluster/lc_7/clk
 (2 2)  (764 370)  (764 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (788 370)  (788 370)  routing T_15_23.lc_trk_g2_5 <X> T_15_23.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 370)  (789 370)  routing T_15_23.lc_trk_g3_1 <X> T_15_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 370)  (790 370)  routing T_15_23.lc_trk_g3_1 <X> T_15_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 370)  (791 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 370)  (794 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (799 370)  (799 370)  LC_1 Logic Functioning bit
 (39 2)  (801 370)  (801 370)  LC_1 Logic Functioning bit
 (44 2)  (806 370)  (806 370)  LC_1 Logic Functioning bit
 (45 2)  (807 370)  (807 370)  LC_1 Logic Functioning bit
 (0 3)  (762 371)  (762 371)  routing T_15_23.glb_netwk_3 <X> T_15_23.wire_logic_cluster/lc_7/clk
 (28 3)  (790 371)  (790 371)  routing T_15_23.lc_trk_g2_5 <X> T_15_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 371)  (791 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (41 3)  (803 371)  (803 371)  LC_1 Logic Functioning bit
 (43 3)  (805 371)  (805 371)  LC_1 Logic Functioning bit
 (22 4)  (784 372)  (784 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (785 372)  (785 372)  routing T_15_23.sp4_h_r_3 <X> T_15_23.lc_trk_g1_3
 (24 4)  (786 372)  (786 372)  routing T_15_23.sp4_h_r_3 <X> T_15_23.lc_trk_g1_3
 (25 4)  (787 372)  (787 372)  routing T_15_23.wire_logic_cluster/lc_2/out <X> T_15_23.lc_trk_g1_2
 (26 4)  (788 372)  (788 372)  routing T_15_23.lc_trk_g3_5 <X> T_15_23.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 372)  (789 372)  routing T_15_23.lc_trk_g1_2 <X> T_15_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 372)  (791 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 372)  (794 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (799 372)  (799 372)  LC_2 Logic Functioning bit
 (39 4)  (801 372)  (801 372)  LC_2 Logic Functioning bit
 (44 4)  (806 372)  (806 372)  LC_2 Logic Functioning bit
 (45 4)  (807 372)  (807 372)  LC_2 Logic Functioning bit
 (21 5)  (783 373)  (783 373)  routing T_15_23.sp4_h_r_3 <X> T_15_23.lc_trk_g1_3
 (22 5)  (784 373)  (784 373)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (789 373)  (789 373)  routing T_15_23.lc_trk_g3_5 <X> T_15_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 373)  (790 373)  routing T_15_23.lc_trk_g3_5 <X> T_15_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 373)  (791 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 373)  (792 373)  routing T_15_23.lc_trk_g1_2 <X> T_15_23.wire_logic_cluster/lc_2/in_1
 (41 5)  (803 373)  (803 373)  LC_2 Logic Functioning bit
 (43 5)  (805 373)  (805 373)  LC_2 Logic Functioning bit
 (17 6)  (779 374)  (779 374)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 374)  (780 374)  routing T_15_23.wire_logic_cluster/lc_5/out <X> T_15_23.lc_trk_g1_5
 (25 6)  (787 374)  (787 374)  routing T_15_23.wire_logic_cluster/lc_6/out <X> T_15_23.lc_trk_g1_6
 (26 6)  (788 374)  (788 374)  routing T_15_23.lc_trk_g2_5 <X> T_15_23.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 374)  (789 374)  routing T_15_23.lc_trk_g3_3 <X> T_15_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 374)  (790 374)  routing T_15_23.lc_trk_g3_3 <X> T_15_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 374)  (791 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 374)  (794 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (799 374)  (799 374)  LC_3 Logic Functioning bit
 (39 6)  (801 374)  (801 374)  LC_3 Logic Functioning bit
 (44 6)  (806 374)  (806 374)  LC_3 Logic Functioning bit
 (45 6)  (807 374)  (807 374)  LC_3 Logic Functioning bit
 (22 7)  (784 375)  (784 375)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (790 375)  (790 375)  routing T_15_23.lc_trk_g2_5 <X> T_15_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 375)  (791 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 375)  (792 375)  routing T_15_23.lc_trk_g3_3 <X> T_15_23.wire_logic_cluster/lc_3/in_1
 (41 7)  (803 375)  (803 375)  LC_3 Logic Functioning bit
 (43 7)  (805 375)  (805 375)  LC_3 Logic Functioning bit
 (44 7)  (806 375)  (806 375)  LC_3 Logic Functioning bit
 (26 8)  (788 376)  (788 376)  routing T_15_23.lc_trk_g3_5 <X> T_15_23.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 376)  (789 376)  routing T_15_23.lc_trk_g3_4 <X> T_15_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 376)  (790 376)  routing T_15_23.lc_trk_g3_4 <X> T_15_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 376)  (791 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 376)  (792 376)  routing T_15_23.lc_trk_g3_4 <X> T_15_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 376)  (794 376)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (799 376)  (799 376)  LC_4 Logic Functioning bit
 (39 8)  (801 376)  (801 376)  LC_4 Logic Functioning bit
 (44 8)  (806 376)  (806 376)  LC_4 Logic Functioning bit
 (45 8)  (807 376)  (807 376)  LC_4 Logic Functioning bit
 (27 9)  (789 377)  (789 377)  routing T_15_23.lc_trk_g3_5 <X> T_15_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 377)  (790 377)  routing T_15_23.lc_trk_g3_5 <X> T_15_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 377)  (791 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (41 9)  (803 377)  (803 377)  LC_4 Logic Functioning bit
 (43 9)  (805 377)  (805 377)  LC_4 Logic Functioning bit
 (46 9)  (808 377)  (808 377)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (15 10)  (777 378)  (777 378)  routing T_15_23.rgt_op_5 <X> T_15_23.lc_trk_g2_5
 (17 10)  (779 378)  (779 378)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (780 378)  (780 378)  routing T_15_23.rgt_op_5 <X> T_15_23.lc_trk_g2_5
 (22 10)  (784 378)  (784 378)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (786 378)  (786 378)  routing T_15_23.tnr_op_7 <X> T_15_23.lc_trk_g2_7
 (26 10)  (788 378)  (788 378)  routing T_15_23.lc_trk_g2_5 <X> T_15_23.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 378)  (789 378)  routing T_15_23.lc_trk_g1_5 <X> T_15_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 378)  (791 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 378)  (792 378)  routing T_15_23.lc_trk_g1_5 <X> T_15_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 378)  (794 378)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (799 378)  (799 378)  LC_5 Logic Functioning bit
 (39 10)  (801 378)  (801 378)  LC_5 Logic Functioning bit
 (44 10)  (806 378)  (806 378)  LC_5 Logic Functioning bit
 (45 10)  (807 378)  (807 378)  LC_5 Logic Functioning bit
 (28 11)  (790 379)  (790 379)  routing T_15_23.lc_trk_g2_5 <X> T_15_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 379)  (791 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (41 11)  (803 379)  (803 379)  LC_5 Logic Functioning bit
 (43 11)  (805 379)  (805 379)  LC_5 Logic Functioning bit
 (17 12)  (779 380)  (779 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 380)  (780 380)  routing T_15_23.wire_logic_cluster/lc_1/out <X> T_15_23.lc_trk_g3_1
 (21 12)  (783 380)  (783 380)  routing T_15_23.wire_logic_cluster/lc_3/out <X> T_15_23.lc_trk_g3_3
 (22 12)  (784 380)  (784 380)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (26 12)  (788 380)  (788 380)  routing T_15_23.lc_trk_g3_5 <X> T_15_23.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 380)  (789 380)  routing T_15_23.lc_trk_g1_6 <X> T_15_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 380)  (791 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 380)  (792 380)  routing T_15_23.lc_trk_g1_6 <X> T_15_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 380)  (794 380)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (799 380)  (799 380)  LC_6 Logic Functioning bit
 (39 12)  (801 380)  (801 380)  LC_6 Logic Functioning bit
 (44 12)  (806 380)  (806 380)  LC_6 Logic Functioning bit
 (45 12)  (807 380)  (807 380)  LC_6 Logic Functioning bit
 (27 13)  (789 381)  (789 381)  routing T_15_23.lc_trk_g3_5 <X> T_15_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 381)  (790 381)  routing T_15_23.lc_trk_g3_5 <X> T_15_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 381)  (791 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 381)  (792 381)  routing T_15_23.lc_trk_g1_6 <X> T_15_23.wire_logic_cluster/lc_6/in_1
 (41 13)  (803 381)  (803 381)  LC_6 Logic Functioning bit
 (43 13)  (805 381)  (805 381)  LC_6 Logic Functioning bit
 (0 14)  (762 382)  (762 382)  routing T_15_23.glb_netwk_6 <X> T_15_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 382)  (763 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 382)  (776 382)  routing T_15_23.wire_logic_cluster/lc_4/out <X> T_15_23.lc_trk_g3_4
 (15 14)  (777 382)  (777 382)  routing T_15_23.rgt_op_5 <X> T_15_23.lc_trk_g3_5
 (17 14)  (779 382)  (779 382)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (780 382)  (780 382)  routing T_15_23.rgt_op_5 <X> T_15_23.lc_trk_g3_5
 (21 14)  (783 382)  (783 382)  routing T_15_23.wire_logic_cluster/lc_7/out <X> T_15_23.lc_trk_g3_7
 (22 14)  (784 382)  (784 382)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (788 382)  (788 382)  routing T_15_23.lc_trk_g2_5 <X> T_15_23.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 382)  (789 382)  routing T_15_23.lc_trk_g3_7 <X> T_15_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 382)  (790 382)  routing T_15_23.lc_trk_g3_7 <X> T_15_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 382)  (791 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 382)  (792 382)  routing T_15_23.lc_trk_g3_7 <X> T_15_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 382)  (794 382)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (799 382)  (799 382)  LC_7 Logic Functioning bit
 (39 14)  (801 382)  (801 382)  LC_7 Logic Functioning bit
 (44 14)  (806 382)  (806 382)  LC_7 Logic Functioning bit
 (45 14)  (807 382)  (807 382)  LC_7 Logic Functioning bit
 (0 15)  (762 383)  (762 383)  routing T_15_23.glb_netwk_6 <X> T_15_23.wire_logic_cluster/lc_7/s_r
 (17 15)  (779 383)  (779 383)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (28 15)  (790 383)  (790 383)  routing T_15_23.lc_trk_g2_5 <X> T_15_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 383)  (791 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 383)  (792 383)  routing T_15_23.lc_trk_g3_7 <X> T_15_23.wire_logic_cluster/lc_7/in_1
 (41 15)  (803 383)  (803 383)  LC_7 Logic Functioning bit
 (43 15)  (805 383)  (805 383)  LC_7 Logic Functioning bit


LogicTile_16_23

 (15 0)  (831 368)  (831 368)  routing T_16_23.lft_op_1 <X> T_16_23.lc_trk_g0_1
 (17 0)  (833 368)  (833 368)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (834 368)  (834 368)  routing T_16_23.lft_op_1 <X> T_16_23.lc_trk_g0_1
 (21 0)  (837 368)  (837 368)  routing T_16_23.lft_op_3 <X> T_16_23.lc_trk_g0_3
 (22 0)  (838 368)  (838 368)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (840 368)  (840 368)  routing T_16_23.lft_op_3 <X> T_16_23.lc_trk_g0_3
 (25 0)  (841 368)  (841 368)  routing T_16_23.lft_op_2 <X> T_16_23.lc_trk_g0_2
 (22 1)  (838 369)  (838 369)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (840 369)  (840 369)  routing T_16_23.lft_op_2 <X> T_16_23.lc_trk_g0_2
 (0 2)  (816 370)  (816 370)  routing T_16_23.glb_netwk_3 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (2 2)  (818 370)  (818 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (831 370)  (831 370)  routing T_16_23.sp4_h_r_21 <X> T_16_23.lc_trk_g0_5
 (16 2)  (832 370)  (832 370)  routing T_16_23.sp4_h_r_21 <X> T_16_23.lc_trk_g0_5
 (17 2)  (833 370)  (833 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (834 370)  (834 370)  routing T_16_23.sp4_h_r_21 <X> T_16_23.lc_trk_g0_5
 (22 2)  (838 370)  (838 370)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (840 370)  (840 370)  routing T_16_23.top_op_7 <X> T_16_23.lc_trk_g0_7
 (26 2)  (842 370)  (842 370)  routing T_16_23.lc_trk_g1_6 <X> T_16_23.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 370)  (843 370)  routing T_16_23.lc_trk_g1_5 <X> T_16_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 370)  (845 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 370)  (846 370)  routing T_16_23.lc_trk_g1_5 <X> T_16_23.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 370)  (847 370)  routing T_16_23.lc_trk_g1_7 <X> T_16_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 370)  (848 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 370)  (850 370)  routing T_16_23.lc_trk_g1_7 <X> T_16_23.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 370)  (851 370)  routing T_16_23.lc_trk_g0_5 <X> T_16_23.input_2_1
 (40 2)  (856 370)  (856 370)  LC_1 Logic Functioning bit
 (0 3)  (816 371)  (816 371)  routing T_16_23.glb_netwk_3 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (18 3)  (834 371)  (834 371)  routing T_16_23.sp4_h_r_21 <X> T_16_23.lc_trk_g0_5
 (21 3)  (837 371)  (837 371)  routing T_16_23.top_op_7 <X> T_16_23.lc_trk_g0_7
 (26 3)  (842 371)  (842 371)  routing T_16_23.lc_trk_g1_6 <X> T_16_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 371)  (843 371)  routing T_16_23.lc_trk_g1_6 <X> T_16_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 371)  (845 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 371)  (847 371)  routing T_16_23.lc_trk_g1_7 <X> T_16_23.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 371)  (848 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (14 4)  (830 372)  (830 372)  routing T_16_23.sp12_h_r_0 <X> T_16_23.lc_trk_g1_0
 (29 4)  (845 372)  (845 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 372)  (847 372)  routing T_16_23.lc_trk_g0_7 <X> T_16_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 372)  (848 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (852 372)  (852 372)  LC_2 Logic Functioning bit
 (38 4)  (854 372)  (854 372)  LC_2 Logic Functioning bit
 (14 5)  (830 373)  (830 373)  routing T_16_23.sp12_h_r_0 <X> T_16_23.lc_trk_g1_0
 (15 5)  (831 373)  (831 373)  routing T_16_23.sp12_h_r_0 <X> T_16_23.lc_trk_g1_0
 (17 5)  (833 373)  (833 373)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (26 5)  (842 373)  (842 373)  routing T_16_23.lc_trk_g0_2 <X> T_16_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 373)  (845 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 373)  (847 373)  routing T_16_23.lc_trk_g0_7 <X> T_16_23.wire_logic_cluster/lc_2/in_3
 (14 6)  (830 374)  (830 374)  routing T_16_23.sp4_h_l_1 <X> T_16_23.lc_trk_g1_4
 (15 6)  (831 374)  (831 374)  routing T_16_23.lft_op_5 <X> T_16_23.lc_trk_g1_5
 (17 6)  (833 374)  (833 374)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (834 374)  (834 374)  routing T_16_23.lft_op_5 <X> T_16_23.lc_trk_g1_5
 (21 6)  (837 374)  (837 374)  routing T_16_23.lft_op_7 <X> T_16_23.lc_trk_g1_7
 (22 6)  (838 374)  (838 374)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (840 374)  (840 374)  routing T_16_23.lft_op_7 <X> T_16_23.lc_trk_g1_7
 (25 6)  (841 374)  (841 374)  routing T_16_23.lft_op_6 <X> T_16_23.lc_trk_g1_6
 (27 6)  (843 374)  (843 374)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 374)  (844 374)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 374)  (845 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 374)  (846 374)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 374)  (848 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 374)  (849 374)  routing T_16_23.lc_trk_g3_1 <X> T_16_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 374)  (850 374)  routing T_16_23.lc_trk_g3_1 <X> T_16_23.wire_logic_cluster/lc_3/in_3
 (37 6)  (853 374)  (853 374)  LC_3 Logic Functioning bit
 (38 6)  (854 374)  (854 374)  LC_3 Logic Functioning bit
 (39 6)  (855 374)  (855 374)  LC_3 Logic Functioning bit
 (50 6)  (866 374)  (866 374)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (831 375)  (831 375)  routing T_16_23.sp4_h_l_1 <X> T_16_23.lc_trk_g1_4
 (16 7)  (832 375)  (832 375)  routing T_16_23.sp4_h_l_1 <X> T_16_23.lc_trk_g1_4
 (17 7)  (833 375)  (833 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (838 375)  (838 375)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (840 375)  (840 375)  routing T_16_23.lft_op_6 <X> T_16_23.lc_trk_g1_6
 (26 7)  (842 375)  (842 375)  routing T_16_23.lc_trk_g0_3 <X> T_16_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 375)  (845 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 375)  (846 375)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.wire_logic_cluster/lc_3/in_1
 (36 7)  (852 375)  (852 375)  LC_3 Logic Functioning bit
 (37 7)  (853 375)  (853 375)  LC_3 Logic Functioning bit
 (38 7)  (854 375)  (854 375)  LC_3 Logic Functioning bit
 (39 7)  (855 375)  (855 375)  LC_3 Logic Functioning bit
 (15 8)  (831 376)  (831 376)  routing T_16_23.tnl_op_1 <X> T_16_23.lc_trk_g2_1
 (17 8)  (833 376)  (833 376)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (28 8)  (844 376)  (844 376)  routing T_16_23.lc_trk_g2_1 <X> T_16_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 376)  (845 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 376)  (848 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 376)  (849 376)  routing T_16_23.lc_trk_g3_0 <X> T_16_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 376)  (850 376)  routing T_16_23.lc_trk_g3_0 <X> T_16_23.wire_logic_cluster/lc_4/in_3
 (38 8)  (854 376)  (854 376)  LC_4 Logic Functioning bit
 (50 8)  (866 376)  (866 376)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (834 377)  (834 377)  routing T_16_23.tnl_op_1 <X> T_16_23.lc_trk_g2_1
 (22 9)  (838 377)  (838 377)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (840 377)  (840 377)  routing T_16_23.tnl_op_2 <X> T_16_23.lc_trk_g2_2
 (25 9)  (841 377)  (841 377)  routing T_16_23.tnl_op_2 <X> T_16_23.lc_trk_g2_2
 (26 9)  (842 377)  (842 377)  routing T_16_23.lc_trk_g2_2 <X> T_16_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 377)  (844 377)  routing T_16_23.lc_trk_g2_2 <X> T_16_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 377)  (845 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (15 10)  (831 378)  (831 378)  routing T_16_23.tnl_op_5 <X> T_16_23.lc_trk_g2_5
 (17 10)  (833 378)  (833 378)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (26 10)  (842 378)  (842 378)  routing T_16_23.lc_trk_g2_5 <X> T_16_23.wire_logic_cluster/lc_5/in_0
 (28 10)  (844 378)  (844 378)  routing T_16_23.lc_trk_g2_4 <X> T_16_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 378)  (845 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 378)  (846 378)  routing T_16_23.lc_trk_g2_4 <X> T_16_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 378)  (848 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 378)  (849 378)  routing T_16_23.lc_trk_g3_3 <X> T_16_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 378)  (850 378)  routing T_16_23.lc_trk_g3_3 <X> T_16_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 378)  (852 378)  LC_5 Logic Functioning bit
 (38 10)  (854 378)  (854 378)  LC_5 Logic Functioning bit
 (41 10)  (857 378)  (857 378)  LC_5 Logic Functioning bit
 (43 10)  (859 378)  (859 378)  LC_5 Logic Functioning bit
 (50 10)  (866 378)  (866 378)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (830 379)  (830 379)  routing T_16_23.tnl_op_4 <X> T_16_23.lc_trk_g2_4
 (15 11)  (831 379)  (831 379)  routing T_16_23.tnl_op_4 <X> T_16_23.lc_trk_g2_4
 (17 11)  (833 379)  (833 379)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (834 379)  (834 379)  routing T_16_23.tnl_op_5 <X> T_16_23.lc_trk_g2_5
 (28 11)  (844 379)  (844 379)  routing T_16_23.lc_trk_g2_5 <X> T_16_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 379)  (845 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 379)  (847 379)  routing T_16_23.lc_trk_g3_3 <X> T_16_23.wire_logic_cluster/lc_5/in_3
 (37 11)  (853 379)  (853 379)  LC_5 Logic Functioning bit
 (39 11)  (855 379)  (855 379)  LC_5 Logic Functioning bit
 (42 11)  (858 379)  (858 379)  LC_5 Logic Functioning bit
 (48 11)  (864 379)  (864 379)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (17 12)  (833 380)  (833 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 380)  (834 380)  routing T_16_23.wire_logic_cluster/lc_1/out <X> T_16_23.lc_trk_g3_1
 (22 12)  (838 380)  (838 380)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (840 380)  (840 380)  routing T_16_23.tnl_op_3 <X> T_16_23.lc_trk_g3_3
 (27 12)  (843 380)  (843 380)  routing T_16_23.lc_trk_g1_0 <X> T_16_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 380)  (845 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 380)  (847 380)  routing T_16_23.lc_trk_g1_4 <X> T_16_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 380)  (848 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 380)  (850 380)  routing T_16_23.lc_trk_g1_4 <X> T_16_23.wire_logic_cluster/lc_6/in_3
 (43 12)  (859 380)  (859 380)  LC_6 Logic Functioning bit
 (50 12)  (866 380)  (866 380)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (830 381)  (830 381)  routing T_16_23.tnl_op_0 <X> T_16_23.lc_trk_g3_0
 (15 13)  (831 381)  (831 381)  routing T_16_23.tnl_op_0 <X> T_16_23.lc_trk_g3_0
 (17 13)  (833 381)  (833 381)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (21 13)  (837 381)  (837 381)  routing T_16_23.tnl_op_3 <X> T_16_23.lc_trk_g3_3
 (43 13)  (859 381)  (859 381)  LC_6 Logic Functioning bit
 (53 13)  (869 381)  (869 381)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (816 382)  (816 382)  routing T_16_23.glb_netwk_6 <X> T_16_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 382)  (817 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (833 382)  (833 382)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (834 382)  (834 382)  routing T_16_23.wire_logic_cluster/lc_5/out <X> T_16_23.lc_trk_g3_5
 (21 14)  (837 382)  (837 382)  routing T_16_23.wire_logic_cluster/lc_7/out <X> T_16_23.lc_trk_g3_7
 (22 14)  (838 382)  (838 382)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (842 382)  (842 382)  routing T_16_23.lc_trk_g0_7 <X> T_16_23.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 382)  (843 382)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 382)  (844 382)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 382)  (845 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 382)  (846 382)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 382)  (847 382)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 382)  (848 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 382)  (849 382)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 382)  (850 382)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.wire_logic_cluster/lc_7/in_3
 (37 14)  (853 382)  (853 382)  LC_7 Logic Functioning bit
 (39 14)  (855 382)  (855 382)  LC_7 Logic Functioning bit
 (45 14)  (861 382)  (861 382)  LC_7 Logic Functioning bit
 (0 15)  (816 383)  (816 383)  routing T_16_23.glb_netwk_6 <X> T_16_23.wire_logic_cluster/lc_7/s_r
 (26 15)  (842 383)  (842 383)  routing T_16_23.lc_trk_g0_7 <X> T_16_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 383)  (845 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 383)  (847 383)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.wire_logic_cluster/lc_7/in_3
 (40 15)  (856 383)  (856 383)  LC_7 Logic Functioning bit
 (42 15)  (858 383)  (858 383)  LC_7 Logic Functioning bit
 (44 15)  (860 383)  (860 383)  LC_7 Logic Functioning bit
 (46 15)  (862 383)  (862 383)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_19_23

 (9 2)  (991 370)  (991 370)  routing T_19_23.sp4_v_b_1 <X> T_19_23.sp4_h_l_36
 (12 5)  (994 373)  (994 373)  routing T_19_23.sp4_h_r_5 <X> T_19_23.sp4_v_b_5


LogicTile_20_23

 (2 0)  (1038 368)  (1038 368)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_28_23

 (3 2)  (1459 370)  (1459 370)  routing T_28_23.sp12_v_t_23 <X> T_28_23.sp12_h_l_23


LogicTile_14_22

 (6 6)  (714 358)  (714 358)  routing T_14_22.sp4_v_b_0 <X> T_14_22.sp4_v_t_38
 (5 7)  (713 359)  (713 359)  routing T_14_22.sp4_v_b_0 <X> T_14_22.sp4_v_t_38


LogicTile_18_22

 (3 6)  (931 358)  (931 358)  routing T_18_22.sp12_v_b_0 <X> T_18_22.sp12_v_t_23


LogicTile_26_21

 (3 4)  (1351 340)  (1351 340)  routing T_26_21.sp12_v_t_23 <X> T_26_21.sp12_h_r_0
 (19 13)  (1367 349)  (1367 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_29_21

 (8 1)  (1518 337)  (1518 337)  routing T_29_21.sp4_h_l_36 <X> T_29_21.sp4_v_b_1
 (9 1)  (1519 337)  (1519 337)  routing T_29_21.sp4_h_l_36 <X> T_29_21.sp4_v_b_1


LogicTile_6_20

 (3 14)  (291 334)  (291 334)  routing T_6_20.sp12_h_r_1 <X> T_6_20.sp12_v_t_22
 (3 15)  (291 335)  (291 335)  routing T_6_20.sp12_h_r_1 <X> T_6_20.sp12_v_t_22


LogicTile_18_20

 (3 11)  (931 331)  (931 331)  routing T_18_20.sp12_v_b_1 <X> T_18_20.sp12_h_l_22


LogicTile_19_20

 (0 2)  (982 322)  (982 322)  routing T_19_20.glb_netwk_3 <X> T_19_20.wire_logic_cluster/lc_7/clk
 (2 2)  (984 322)  (984 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (982 323)  (982 323)  routing T_19_20.glb_netwk_3 <X> T_19_20.wire_logic_cluster/lc_7/clk
 (26 4)  (1008 324)  (1008 324)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (1009 324)  (1009 324)  routing T_19_20.lc_trk_g3_0 <X> T_19_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (1010 324)  (1010 324)  routing T_19_20.lc_trk_g3_0 <X> T_19_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 324)  (1011 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 324)  (1014 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 324)  (1015 324)  routing T_19_20.lc_trk_g3_2 <X> T_19_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 324)  (1016 324)  routing T_19_20.lc_trk_g3_2 <X> T_19_20.wire_logic_cluster/lc_2/in_3
 (41 4)  (1023 324)  (1023 324)  LC_2 Logic Functioning bit
 (43 4)  (1025 324)  (1025 324)  LC_2 Logic Functioning bit
 (45 4)  (1027 324)  (1027 324)  LC_2 Logic Functioning bit
 (26 5)  (1008 325)  (1008 325)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 325)  (1009 325)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 325)  (1010 325)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 325)  (1011 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 325)  (1013 325)  routing T_19_20.lc_trk_g3_2 <X> T_19_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (1018 325)  (1018 325)  LC_2 Logic Functioning bit
 (38 5)  (1020 325)  (1020 325)  LC_2 Logic Functioning bit
 (51 5)  (1033 325)  (1033 325)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (25 12)  (1007 332)  (1007 332)  routing T_19_20.wire_logic_cluster/lc_2/out <X> T_19_20.lc_trk_g3_2
 (15 13)  (997 333)  (997 333)  routing T_19_20.sp4_v_t_29 <X> T_19_20.lc_trk_g3_0
 (16 13)  (998 333)  (998 333)  routing T_19_20.sp4_v_t_29 <X> T_19_20.lc_trk_g3_0
 (17 13)  (999 333)  (999 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (1004 333)  (1004 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (22 14)  (1004 334)  (1004 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (1003 335)  (1003 335)  routing T_19_20.sp4_r_v_b_47 <X> T_19_20.lc_trk_g3_7


LogicTile_20_20

 (19 3)  (1055 323)  (1055 323)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_11_19

 (3 4)  (549 308)  (549 308)  routing T_11_19.sp12_v_t_23 <X> T_11_19.sp12_h_r_0


LogicTile_15_19

 (3 6)  (765 310)  (765 310)  routing T_15_19.sp12_h_r_0 <X> T_15_19.sp12_v_t_23
 (3 7)  (765 311)  (765 311)  routing T_15_19.sp12_h_r_0 <X> T_15_19.sp12_v_t_23


LogicTile_16_19

 (12 5)  (828 309)  (828 309)  routing T_16_19.sp4_h_r_5 <X> T_16_19.sp4_v_b_5
 (9 12)  (825 316)  (825 316)  routing T_16_19.sp4_v_t_47 <X> T_16_19.sp4_h_r_10
 (3 14)  (819 318)  (819 318)  routing T_16_19.sp12_h_r_1 <X> T_16_19.sp12_v_t_22
 (3 15)  (819 319)  (819 319)  routing T_16_19.sp12_h_r_1 <X> T_16_19.sp12_v_t_22


LogicTile_18_19

 (5 5)  (933 309)  (933 309)  routing T_18_19.sp4_h_r_3 <X> T_18_19.sp4_v_b_3
 (10 13)  (938 317)  (938 317)  routing T_18_19.sp4_h_r_5 <X> T_18_19.sp4_v_b_10


LogicTile_19_19

 (21 0)  (1003 304)  (1003 304)  routing T_19_19.sp4_h_r_19 <X> T_19_19.lc_trk_g0_3
 (22 0)  (1004 304)  (1004 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (1005 304)  (1005 304)  routing T_19_19.sp4_h_r_19 <X> T_19_19.lc_trk_g0_3
 (24 0)  (1006 304)  (1006 304)  routing T_19_19.sp4_h_r_19 <X> T_19_19.lc_trk_g0_3
 (26 0)  (1008 304)  (1008 304)  routing T_19_19.lc_trk_g1_7 <X> T_19_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 304)  (1009 304)  routing T_19_19.lc_trk_g3_0 <X> T_19_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 304)  (1010 304)  routing T_19_19.lc_trk_g3_0 <X> T_19_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 304)  (1011 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 304)  (1013 304)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 304)  (1014 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 304)  (1015 304)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 304)  (1016 304)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 304)  (1018 304)  LC_0 Logic Functioning bit
 (38 0)  (1020 304)  (1020 304)  LC_0 Logic Functioning bit
 (41 0)  (1023 304)  (1023 304)  LC_0 Logic Functioning bit
 (43 0)  (1025 304)  (1025 304)  LC_0 Logic Functioning bit
 (45 0)  (1027 304)  (1027 304)  LC_0 Logic Functioning bit
 (46 0)  (1028 304)  (1028 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (1029 304)  (1029 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (48 0)  (1030 304)  (1030 304)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (14 1)  (996 305)  (996 305)  routing T_19_19.sp12_h_r_16 <X> T_19_19.lc_trk_g0_0
 (16 1)  (998 305)  (998 305)  routing T_19_19.sp12_h_r_16 <X> T_19_19.lc_trk_g0_0
 (17 1)  (999 305)  (999 305)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (21 1)  (1003 305)  (1003 305)  routing T_19_19.sp4_h_r_19 <X> T_19_19.lc_trk_g0_3
 (22 1)  (1004 305)  (1004 305)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (1006 305)  (1006 305)  routing T_19_19.top_op_2 <X> T_19_19.lc_trk_g0_2
 (25 1)  (1007 305)  (1007 305)  routing T_19_19.top_op_2 <X> T_19_19.lc_trk_g0_2
 (26 1)  (1008 305)  (1008 305)  routing T_19_19.lc_trk_g1_7 <X> T_19_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (1009 305)  (1009 305)  routing T_19_19.lc_trk_g1_7 <X> T_19_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 305)  (1011 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 305)  (1013 305)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 305)  (1014 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (1017 305)  (1017 305)  routing T_19_19.lc_trk_g0_2 <X> T_19_19.input_2_0
 (36 1)  (1018 305)  (1018 305)  LC_0 Logic Functioning bit
 (38 1)  (1020 305)  (1020 305)  LC_0 Logic Functioning bit
 (41 1)  (1023 305)  (1023 305)  LC_0 Logic Functioning bit
 (42 1)  (1024 305)  (1024 305)  LC_0 Logic Functioning bit
 (52 1)  (1034 305)  (1034 305)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (982 306)  (982 306)  routing T_19_19.glb_netwk_3 <X> T_19_19.wire_logic_cluster/lc_7/clk
 (2 2)  (984 306)  (984 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (19 2)  (1001 306)  (1001 306)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (21 2)  (1003 306)  (1003 306)  routing T_19_19.sp12_h_l_4 <X> T_19_19.lc_trk_g0_7
 (22 2)  (1004 306)  (1004 306)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (1006 306)  (1006 306)  routing T_19_19.sp12_h_l_4 <X> T_19_19.lc_trk_g0_7
 (25 2)  (1007 306)  (1007 306)  routing T_19_19.sp4_h_r_14 <X> T_19_19.lc_trk_g0_6
 (0 3)  (982 307)  (982 307)  routing T_19_19.glb_netwk_3 <X> T_19_19.wire_logic_cluster/lc_7/clk
 (21 3)  (1003 307)  (1003 307)  routing T_19_19.sp12_h_l_4 <X> T_19_19.lc_trk_g0_7
 (22 3)  (1004 307)  (1004 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (1005 307)  (1005 307)  routing T_19_19.sp4_h_r_14 <X> T_19_19.lc_trk_g0_6
 (24 3)  (1006 307)  (1006 307)  routing T_19_19.sp4_h_r_14 <X> T_19_19.lc_trk_g0_6
 (17 4)  (999 308)  (999 308)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (1000 308)  (1000 308)  routing T_19_19.bnr_op_1 <X> T_19_19.lc_trk_g1_1
 (8 5)  (990 309)  (990 309)  routing T_19_19.sp4_h_r_4 <X> T_19_19.sp4_v_b_4
 (18 5)  (1000 309)  (1000 309)  routing T_19_19.bnr_op_1 <X> T_19_19.lc_trk_g1_1
 (22 5)  (1004 309)  (1004 309)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (1006 309)  (1006 309)  routing T_19_19.top_op_2 <X> T_19_19.lc_trk_g1_2
 (25 5)  (1007 309)  (1007 309)  routing T_19_19.top_op_2 <X> T_19_19.lc_trk_g1_2
 (14 6)  (996 310)  (996 310)  routing T_19_19.wire_logic_cluster/lc_4/out <X> T_19_19.lc_trk_g1_4
 (22 6)  (1004 310)  (1004 310)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (1006 310)  (1006 310)  routing T_19_19.bot_op_7 <X> T_19_19.lc_trk_g1_7
 (27 6)  (1009 310)  (1009 310)  routing T_19_19.lc_trk_g1_1 <X> T_19_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 310)  (1011 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 310)  (1013 310)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 310)  (1014 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 310)  (1015 310)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 310)  (1016 310)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 310)  (1017 310)  routing T_19_19.lc_trk_g0_7 <X> T_19_19.input_2_3
 (17 7)  (999 311)  (999 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (1008 311)  (1008 311)  routing T_19_19.lc_trk_g1_2 <X> T_19_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (1009 311)  (1009 311)  routing T_19_19.lc_trk_g1_2 <X> T_19_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 311)  (1011 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 311)  (1013 311)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (1014 311)  (1014 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (1017 311)  (1017 311)  routing T_19_19.lc_trk_g0_7 <X> T_19_19.input_2_3
 (36 7)  (1018 311)  (1018 311)  LC_3 Logic Functioning bit
 (29 8)  (1011 312)  (1011 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 312)  (1013 312)  routing T_19_19.lc_trk_g1_4 <X> T_19_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 312)  (1014 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 312)  (1016 312)  routing T_19_19.lc_trk_g1_4 <X> T_19_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 312)  (1018 312)  LC_4 Logic Functioning bit
 (38 8)  (1020 312)  (1020 312)  LC_4 Logic Functioning bit
 (39 8)  (1021 312)  (1021 312)  LC_4 Logic Functioning bit
 (43 8)  (1025 312)  (1025 312)  LC_4 Logic Functioning bit
 (45 8)  (1027 312)  (1027 312)  LC_4 Logic Functioning bit
 (50 8)  (1032 312)  (1032 312)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (1034 312)  (1034 312)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (29 9)  (1011 313)  (1011 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 313)  (1012 313)  routing T_19_19.lc_trk_g0_3 <X> T_19_19.wire_logic_cluster/lc_4/in_1
 (38 9)  (1020 313)  (1020 313)  LC_4 Logic Functioning bit
 (39 9)  (1021 313)  (1021 313)  LC_4 Logic Functioning bit
 (6 12)  (988 316)  (988 316)  routing T_19_19.sp4_h_r_4 <X> T_19_19.sp4_v_b_9
 (14 12)  (996 316)  (996 316)  routing T_19_19.wire_logic_cluster/lc_0/out <X> T_19_19.lc_trk_g3_0
 (26 12)  (1008 316)  (1008 316)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_6/in_0
 (29 12)  (1011 316)  (1011 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 316)  (1012 316)  routing T_19_19.lc_trk_g0_7 <X> T_19_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 316)  (1014 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 316)  (1016 316)  routing T_19_19.lc_trk_g1_2 <X> T_19_19.wire_logic_cluster/lc_6/in_3
 (41 12)  (1023 316)  (1023 316)  LC_6 Logic Functioning bit
 (43 12)  (1025 316)  (1025 316)  LC_6 Logic Functioning bit
 (17 13)  (999 317)  (999 317)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (26 13)  (1008 317)  (1008 317)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 317)  (1009 317)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 317)  (1010 317)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 317)  (1011 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 317)  (1012 317)  routing T_19_19.lc_trk_g0_7 <X> T_19_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (1013 317)  (1013 317)  routing T_19_19.lc_trk_g1_2 <X> T_19_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 317)  (1018 317)  LC_6 Logic Functioning bit
 (38 13)  (1020 317)  (1020 317)  LC_6 Logic Functioning bit
 (21 14)  (1003 318)  (1003 318)  routing T_19_19.sp4_h_l_34 <X> T_19_19.lc_trk_g3_7
 (22 14)  (1004 318)  (1004 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (1005 318)  (1005 318)  routing T_19_19.sp4_h_l_34 <X> T_19_19.lc_trk_g3_7
 (24 14)  (1006 318)  (1006 318)  routing T_19_19.sp4_h_l_34 <X> T_19_19.lc_trk_g3_7
 (25 14)  (1007 318)  (1007 318)  routing T_19_19.wire_logic_cluster/lc_6/out <X> T_19_19.lc_trk_g3_6
 (31 14)  (1013 318)  (1013 318)  routing T_19_19.lc_trk_g0_6 <X> T_19_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 318)  (1014 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 318)  (1018 318)  LC_7 Logic Functioning bit
 (37 14)  (1019 318)  (1019 318)  LC_7 Logic Functioning bit
 (39 14)  (1021 318)  (1021 318)  LC_7 Logic Functioning bit
 (41 14)  (1023 318)  (1023 318)  LC_7 Logic Functioning bit
 (45 14)  (1027 318)  (1027 318)  LC_7 Logic Functioning bit
 (47 14)  (1029 318)  (1029 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (1032 318)  (1032 318)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (1033 318)  (1033 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (53 14)  (1035 318)  (1035 318)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (21 15)  (1003 319)  (1003 319)  routing T_19_19.sp4_h_l_34 <X> T_19_19.lc_trk_g3_7
 (22 15)  (1004 319)  (1004 319)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (1008 319)  (1008 319)  routing T_19_19.lc_trk_g1_2 <X> T_19_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (1009 319)  (1009 319)  routing T_19_19.lc_trk_g1_2 <X> T_19_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 319)  (1011 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 319)  (1013 319)  routing T_19_19.lc_trk_g0_6 <X> T_19_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (1018 319)  (1018 319)  LC_7 Logic Functioning bit
 (37 15)  (1019 319)  (1019 319)  LC_7 Logic Functioning bit
 (38 15)  (1020 319)  (1020 319)  LC_7 Logic Functioning bit
 (40 15)  (1022 319)  (1022 319)  LC_7 Logic Functioning bit
 (46 15)  (1028 319)  (1028 319)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_20_19

 (1 3)  (1037 307)  (1037 307)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (11 7)  (1047 311)  (1047 311)  routing T_20_19.sp4_h_r_5 <X> T_20_19.sp4_h_l_40
 (8 15)  (1044 319)  (1044 319)  routing T_20_19.sp4_h_l_47 <X> T_20_19.sp4_v_t_47


LogicTile_21_19

 (27 0)  (1117 304)  (1117 304)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 304)  (1118 304)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 304)  (1119 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 304)  (1120 304)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 304)  (1122 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 304)  (1124 304)  routing T_21_19.lc_trk_g1_0 <X> T_21_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 304)  (1126 304)  LC_0 Logic Functioning bit
 (39 0)  (1129 304)  (1129 304)  LC_0 Logic Functioning bit
 (41 0)  (1131 304)  (1131 304)  LC_0 Logic Functioning bit
 (42 0)  (1132 304)  (1132 304)  LC_0 Logic Functioning bit
 (45 0)  (1135 304)  (1135 304)  LC_0 Logic Functioning bit
 (46 0)  (1136 304)  (1136 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (30 1)  (1120 305)  (1120 305)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_0/in_1
 (36 1)  (1126 305)  (1126 305)  LC_0 Logic Functioning bit
 (39 1)  (1129 305)  (1129 305)  LC_0 Logic Functioning bit
 (41 1)  (1131 305)  (1131 305)  LC_0 Logic Functioning bit
 (42 1)  (1132 305)  (1132 305)  LC_0 Logic Functioning bit
 (0 2)  (1090 306)  (1090 306)  routing T_21_19.glb_netwk_3 <X> T_21_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 306)  (1092 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1090 307)  (1090 307)  routing T_21_19.glb_netwk_3 <X> T_21_19.wire_logic_cluster/lc_7/clk
 (1 4)  (1091 308)  (1091 308)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (14 4)  (1104 308)  (1104 308)  routing T_21_19.sp4_h_l_5 <X> T_21_19.lc_trk_g1_0
 (14 5)  (1104 309)  (1104 309)  routing T_21_19.sp4_h_l_5 <X> T_21_19.lc_trk_g1_0
 (15 5)  (1105 309)  (1105 309)  routing T_21_19.sp4_h_l_5 <X> T_21_19.lc_trk_g1_0
 (16 5)  (1106 309)  (1106 309)  routing T_21_19.sp4_h_l_5 <X> T_21_19.lc_trk_g1_0
 (17 5)  (1107 309)  (1107 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 15)  (1112 319)  (1112 319)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (1113 319)  (1113 319)  routing T_21_19.sp12_v_t_21 <X> T_21_19.lc_trk_g3_6
 (25 15)  (1115 319)  (1115 319)  routing T_21_19.sp12_v_t_21 <X> T_21_19.lc_trk_g3_6


LogicTile_22_19

 (4 4)  (1148 308)  (1148 308)  routing T_22_19.sp4_h_l_38 <X> T_22_19.sp4_v_b_3
 (5 5)  (1149 309)  (1149 309)  routing T_22_19.sp4_h_l_38 <X> T_22_19.sp4_v_b_3
 (5 10)  (1149 314)  (1149 314)  routing T_22_19.sp4_v_b_6 <X> T_22_19.sp4_h_l_43


LogicTile_27_19

 (3 11)  (1405 315)  (1405 315)  routing T_27_19.sp12_v_b_1 <X> T_27_19.sp12_h_l_22


LogicTile_28_19

 (3 0)  (1459 304)  (1459 304)  routing T_28_19.sp12_v_t_23 <X> T_28_19.sp12_v_b_0
 (3 2)  (1459 306)  (1459 306)  routing T_28_19.sp12_v_t_23 <X> T_28_19.sp12_h_l_23


LogicTile_4_18

 (19 8)  (199 296)  (199 296)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_14_18

 (4 2)  (712 290)  (712 290)  routing T_14_18.sp4_h_r_6 <X> T_14_18.sp4_v_t_37
 (6 2)  (714 290)  (714 290)  routing T_14_18.sp4_h_r_6 <X> T_14_18.sp4_v_t_37
 (5 3)  (713 291)  (713 291)  routing T_14_18.sp4_h_r_6 <X> T_14_18.sp4_v_t_37


LogicTile_15_18

 (21 0)  (783 288)  (783 288)  routing T_15_18.wire_logic_cluster/lc_3/out <X> T_15_18.lc_trk_g0_3
 (22 0)  (784 288)  (784 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (789 288)  (789 288)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 288)  (790 288)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 288)  (791 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (44 0)  (806 288)  (806 288)  LC_0 Logic Functioning bit
 (32 1)  (794 289)  (794 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (795 289)  (795 289)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.input_2_0
 (34 1)  (796 289)  (796 289)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.input_2_0
 (35 1)  (797 289)  (797 289)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.input_2_0
 (0 2)  (762 290)  (762 290)  routing T_15_18.glb_netwk_3 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (28 2)  (790 290)  (790 290)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 290)  (791 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 290)  (794 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 290)  (798 290)  LC_1 Logic Functioning bit
 (37 2)  (799 290)  (799 290)  LC_1 Logic Functioning bit
 (38 2)  (800 290)  (800 290)  LC_1 Logic Functioning bit
 (39 2)  (801 290)  (801 290)  LC_1 Logic Functioning bit
 (44 2)  (806 290)  (806 290)  LC_1 Logic Functioning bit
 (0 3)  (762 291)  (762 291)  routing T_15_18.glb_netwk_3 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (30 3)  (792 291)  (792 291)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (40 3)  (802 291)  (802 291)  LC_1 Logic Functioning bit
 (41 3)  (803 291)  (803 291)  LC_1 Logic Functioning bit
 (42 3)  (804 291)  (804 291)  LC_1 Logic Functioning bit
 (43 3)  (805 291)  (805 291)  LC_1 Logic Functioning bit
 (1 4)  (763 292)  (763 292)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (25 4)  (787 292)  (787 292)  routing T_15_18.wire_logic_cluster/lc_2/out <X> T_15_18.lc_trk_g1_2
 (27 4)  (789 292)  (789 292)  routing T_15_18.lc_trk_g1_2 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 292)  (791 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 292)  (794 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 292)  (798 292)  LC_2 Logic Functioning bit
 (37 4)  (799 292)  (799 292)  LC_2 Logic Functioning bit
 (38 4)  (800 292)  (800 292)  LC_2 Logic Functioning bit
 (39 4)  (801 292)  (801 292)  LC_2 Logic Functioning bit
 (44 4)  (806 292)  (806 292)  LC_2 Logic Functioning bit
 (45 4)  (807 292)  (807 292)  LC_2 Logic Functioning bit
 (22 5)  (784 293)  (784 293)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (792 293)  (792 293)  routing T_15_18.lc_trk_g1_2 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (40 5)  (802 293)  (802 293)  LC_2 Logic Functioning bit
 (41 5)  (803 293)  (803 293)  LC_2 Logic Functioning bit
 (42 5)  (804 293)  (804 293)  LC_2 Logic Functioning bit
 (43 5)  (805 293)  (805 293)  LC_2 Logic Functioning bit
 (28 6)  (790 294)  (790 294)  routing T_15_18.lc_trk_g2_0 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 294)  (791 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 294)  (794 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (39 6)  (801 294)  (801 294)  LC_3 Logic Functioning bit
 (41 6)  (803 294)  (803 294)  LC_3 Logic Functioning bit
 (45 6)  (807 294)  (807 294)  LC_3 Logic Functioning bit
 (46 6)  (808 294)  (808 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (26 7)  (788 295)  (788 295)  routing T_15_18.lc_trk_g0_3 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 295)  (791 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (794 295)  (794 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (795 295)  (795 295)  routing T_15_18.lc_trk_g2_1 <X> T_15_18.input_2_3
 (38 7)  (800 295)  (800 295)  LC_3 Logic Functioning bit
 (14 8)  (776 296)  (776 296)  routing T_15_18.rgt_op_0 <X> T_15_18.lc_trk_g2_0
 (15 8)  (777 296)  (777 296)  routing T_15_18.rgt_op_1 <X> T_15_18.lc_trk_g2_1
 (17 8)  (779 296)  (779 296)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (780 296)  (780 296)  routing T_15_18.rgt_op_1 <X> T_15_18.lc_trk_g2_1
 (25 8)  (787 296)  (787 296)  routing T_15_18.rgt_op_2 <X> T_15_18.lc_trk_g2_2
 (15 9)  (777 297)  (777 297)  routing T_15_18.rgt_op_0 <X> T_15_18.lc_trk_g2_0
 (17 9)  (779 297)  (779 297)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (784 297)  (784 297)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (786 297)  (786 297)  routing T_15_18.rgt_op_2 <X> T_15_18.lc_trk_g2_2
 (21 12)  (783 300)  (783 300)  routing T_15_18.rgt_op_3 <X> T_15_18.lc_trk_g3_3
 (22 12)  (784 300)  (784 300)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (786 300)  (786 300)  routing T_15_18.rgt_op_3 <X> T_15_18.lc_trk_g3_3
 (17 13)  (779 301)  (779 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0


LogicTile_16_18

 (15 0)  (831 288)  (831 288)  routing T_16_18.lft_op_1 <X> T_16_18.lc_trk_g0_1
 (17 0)  (833 288)  (833 288)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (834 288)  (834 288)  routing T_16_18.lft_op_1 <X> T_16_18.lc_trk_g0_1
 (21 0)  (837 288)  (837 288)  routing T_16_18.sp4_h_r_11 <X> T_16_18.lc_trk_g0_3
 (22 0)  (838 288)  (838 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (839 288)  (839 288)  routing T_16_18.sp4_h_r_11 <X> T_16_18.lc_trk_g0_3
 (24 0)  (840 288)  (840 288)  routing T_16_18.sp4_h_r_11 <X> T_16_18.lc_trk_g0_3
 (27 0)  (843 288)  (843 288)  routing T_16_18.lc_trk_g1_2 <X> T_16_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 288)  (845 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 288)  (848 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 288)  (849 288)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 288)  (850 288)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_0/in_3
 (40 0)  (856 288)  (856 288)  LC_0 Logic Functioning bit
 (42 0)  (858 288)  (858 288)  LC_0 Logic Functioning bit
 (15 1)  (831 289)  (831 289)  routing T_16_18.sp4_v_t_5 <X> T_16_18.lc_trk_g0_0
 (16 1)  (832 289)  (832 289)  routing T_16_18.sp4_v_t_5 <X> T_16_18.lc_trk_g0_0
 (17 1)  (833 289)  (833 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (30 1)  (846 289)  (846 289)  routing T_16_18.lc_trk_g1_2 <X> T_16_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 289)  (847 289)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_0/in_3
 (40 1)  (856 289)  (856 289)  LC_0 Logic Functioning bit
 (42 1)  (858 289)  (858 289)  LC_0 Logic Functioning bit
 (0 2)  (816 290)  (816 290)  routing T_16_18.glb_netwk_3 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 2)  (818 290)  (818 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (830 290)  (830 290)  routing T_16_18.sp4_h_l_9 <X> T_16_18.lc_trk_g0_4
 (29 2)  (845 290)  (845 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 290)  (848 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 290)  (850 290)  routing T_16_18.lc_trk_g1_3 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (42 2)  (858 290)  (858 290)  LC_1 Logic Functioning bit
 (47 2)  (863 290)  (863 290)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (866 290)  (866 290)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (816 291)  (816 291)  routing T_16_18.glb_netwk_3 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (14 3)  (830 291)  (830 291)  routing T_16_18.sp4_h_l_9 <X> T_16_18.lc_trk_g0_4
 (15 3)  (831 291)  (831 291)  routing T_16_18.sp4_h_l_9 <X> T_16_18.lc_trk_g0_4
 (16 3)  (832 291)  (832 291)  routing T_16_18.sp4_h_l_9 <X> T_16_18.lc_trk_g0_4
 (17 3)  (833 291)  (833 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (26 3)  (842 291)  (842 291)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 291)  (844 291)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 291)  (845 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 291)  (847 291)  routing T_16_18.lc_trk_g1_3 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (1 4)  (817 292)  (817 292)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (14 4)  (830 292)  (830 292)  routing T_16_18.sp4_h_l_5 <X> T_16_18.lc_trk_g1_0
 (21 4)  (837 292)  (837 292)  routing T_16_18.wire_logic_cluster/lc_3/out <X> T_16_18.lc_trk_g1_3
 (22 4)  (838 292)  (838 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (841 292)  (841 292)  routing T_16_18.lft_op_2 <X> T_16_18.lc_trk_g1_2
 (29 4)  (845 292)  (845 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 292)  (848 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 292)  (849 292)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (38 4)  (854 292)  (854 292)  LC_2 Logic Functioning bit
 (41 4)  (857 292)  (857 292)  LC_2 Logic Functioning bit
 (45 4)  (861 292)  (861 292)  LC_2 Logic Functioning bit
 (50 4)  (866 292)  (866 292)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (830 293)  (830 293)  routing T_16_18.sp4_h_l_5 <X> T_16_18.lc_trk_g1_0
 (15 5)  (831 293)  (831 293)  routing T_16_18.sp4_h_l_5 <X> T_16_18.lc_trk_g1_0
 (16 5)  (832 293)  (832 293)  routing T_16_18.sp4_h_l_5 <X> T_16_18.lc_trk_g1_0
 (17 5)  (833 293)  (833 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (838 293)  (838 293)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (840 293)  (840 293)  routing T_16_18.lft_op_2 <X> T_16_18.lc_trk_g1_2
 (28 5)  (844 293)  (844 293)  routing T_16_18.lc_trk_g2_0 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 293)  (845 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 293)  (847 293)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (41 5)  (857 293)  (857 293)  LC_2 Logic Functioning bit
 (28 6)  (844 294)  (844 294)  routing T_16_18.lc_trk_g2_0 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 294)  (845 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 294)  (848 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 294)  (850 294)  routing T_16_18.lc_trk_g1_3 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (40 6)  (856 294)  (856 294)  LC_3 Logic Functioning bit
 (41 6)  (857 294)  (857 294)  LC_3 Logic Functioning bit
 (42 6)  (858 294)  (858 294)  LC_3 Logic Functioning bit
 (43 6)  (859 294)  (859 294)  LC_3 Logic Functioning bit
 (45 6)  (861 294)  (861 294)  LC_3 Logic Functioning bit
 (47 6)  (863 294)  (863 294)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (17 7)  (833 295)  (833 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (26 7)  (842 295)  (842 295)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 295)  (844 295)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 295)  (845 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 295)  (847 295)  routing T_16_18.lc_trk_g1_3 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (41 7)  (857 295)  (857 295)  LC_3 Logic Functioning bit
 (43 7)  (859 295)  (859 295)  LC_3 Logic Functioning bit
 (14 8)  (830 296)  (830 296)  routing T_16_18.wire_logic_cluster/lc_0/out <X> T_16_18.lc_trk_g2_0
 (21 8)  (837 296)  (837 296)  routing T_16_18.sp4_h_r_35 <X> T_16_18.lc_trk_g2_3
 (22 8)  (838 296)  (838 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (839 296)  (839 296)  routing T_16_18.sp4_h_r_35 <X> T_16_18.lc_trk_g2_3
 (24 8)  (840 296)  (840 296)  routing T_16_18.sp4_h_r_35 <X> T_16_18.lc_trk_g2_3
 (25 8)  (841 296)  (841 296)  routing T_16_18.rgt_op_2 <X> T_16_18.lc_trk_g2_2
 (17 9)  (833 297)  (833 297)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (838 297)  (838 297)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (840 297)  (840 297)  routing T_16_18.rgt_op_2 <X> T_16_18.lc_trk_g2_2
 (14 10)  (830 298)  (830 298)  routing T_16_18.rgt_op_4 <X> T_16_18.lc_trk_g2_4
 (15 11)  (831 299)  (831 299)  routing T_16_18.rgt_op_4 <X> T_16_18.lc_trk_g2_4
 (17 11)  (833 299)  (833 299)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (25 12)  (841 300)  (841 300)  routing T_16_18.wire_logic_cluster/lc_2/out <X> T_16_18.lc_trk_g3_2
 (26 12)  (842 300)  (842 300)  routing T_16_18.lc_trk_g0_4 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 300)  (843 300)  routing T_16_18.lc_trk_g1_0 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 300)  (845 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 300)  (848 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (851 300)  (851 300)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.input_2_6
 (36 12)  (852 300)  (852 300)  LC_6 Logic Functioning bit
 (37 12)  (853 300)  (853 300)  LC_6 Logic Functioning bit
 (39 12)  (855 300)  (855 300)  LC_6 Logic Functioning bit
 (41 12)  (857 300)  (857 300)  LC_6 Logic Functioning bit
 (43 12)  (859 300)  (859 300)  LC_6 Logic Functioning bit
 (22 13)  (838 301)  (838 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (845 301)  (845 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 301)  (847 301)  routing T_16_18.lc_trk_g0_3 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 301)  (848 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (849 301)  (849 301)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.input_2_6
 (34 13)  (850 301)  (850 301)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.input_2_6
 (36 13)  (852 301)  (852 301)  LC_6 Logic Functioning bit
 (38 13)  (854 301)  (854 301)  LC_6 Logic Functioning bit
 (40 13)  (856 301)  (856 301)  LC_6 Logic Functioning bit
 (17 14)  (833 302)  (833 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (26 14)  (842 302)  (842 302)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (28 14)  (844 302)  (844 302)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 302)  (845 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 302)  (846 302)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 302)  (848 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 302)  (849 302)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 302)  (852 302)  LC_7 Logic Functioning bit
 (38 14)  (854 302)  (854 302)  LC_7 Logic Functioning bit
 (40 14)  (856 302)  (856 302)  LC_7 Logic Functioning bit
 (42 14)  (858 302)  (858 302)  LC_7 Logic Functioning bit
 (43 14)  (859 302)  (859 302)  LC_7 Logic Functioning bit
 (45 14)  (861 302)  (861 302)  LC_7 Logic Functioning bit
 (46 14)  (862 302)  (862 302)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (50 14)  (866 302)  (866 302)  Cascade bit: LH_LC07_inmux02_5

 (27 15)  (843 303)  (843 303)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 303)  (845 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 303)  (847 303)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (41 15)  (857 303)  (857 303)  LC_7 Logic Functioning bit
 (42 15)  (858 303)  (858 303)  LC_7 Logic Functioning bit
 (43 15)  (859 303)  (859 303)  LC_7 Logic Functioning bit


LogicTile_17_18

 (15 0)  (889 288)  (889 288)  routing T_17_18.sp4_h_l_4 <X> T_17_18.lc_trk_g0_1
 (16 0)  (890 288)  (890 288)  routing T_17_18.sp4_h_l_4 <X> T_17_18.lc_trk_g0_1
 (17 0)  (891 288)  (891 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (892 288)  (892 288)  routing T_17_18.sp4_h_l_4 <X> T_17_18.lc_trk_g0_1
 (18 1)  (892 289)  (892 289)  routing T_17_18.sp4_h_l_4 <X> T_17_18.lc_trk_g0_1
 (27 2)  (901 290)  (901 290)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 290)  (902 290)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 290)  (903 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 290)  (904 290)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (905 290)  (905 290)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 290)  (906 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 290)  (907 290)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 290)  (910 290)  LC_1 Logic Functioning bit
 (38 2)  (912 290)  (912 290)  LC_1 Logic Functioning bit
 (41 2)  (915 290)  (915 290)  LC_1 Logic Functioning bit
 (42 2)  (916 290)  (916 290)  LC_1 Logic Functioning bit
 (28 3)  (902 291)  (902 291)  routing T_17_18.lc_trk_g2_1 <X> T_17_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 291)  (903 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 291)  (904 291)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 291)  (905 291)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 291)  (906 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (907 291)  (907 291)  routing T_17_18.lc_trk_g3_0 <X> T_17_18.input_2_1
 (34 3)  (908 291)  (908 291)  routing T_17_18.lc_trk_g3_0 <X> T_17_18.input_2_1
 (39 3)  (913 291)  (913 291)  LC_1 Logic Functioning bit
 (40 3)  (914 291)  (914 291)  LC_1 Logic Functioning bit
 (42 3)  (916 291)  (916 291)  LC_1 Logic Functioning bit
 (43 3)  (917 291)  (917 291)  LC_1 Logic Functioning bit
 (29 4)  (903 292)  (903 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 292)  (905 292)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 292)  (906 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 292)  (907 292)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_2/in_3
 (39 4)  (913 292)  (913 292)  LC_2 Logic Functioning bit
 (40 4)  (914 292)  (914 292)  LC_2 Logic Functioning bit
 (50 4)  (924 292)  (924 292)  Cascade bit: LH_LC02_inmux02_5

 (28 5)  (902 293)  (902 293)  routing T_17_18.lc_trk_g2_0 <X> T_17_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 293)  (903 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 293)  (905 293)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_2/in_3
 (37 5)  (911 293)  (911 293)  LC_2 Logic Functioning bit
 (39 5)  (913 293)  (913 293)  LC_2 Logic Functioning bit
 (40 5)  (914 293)  (914 293)  LC_2 Logic Functioning bit
 (41 5)  (915 293)  (915 293)  LC_2 Logic Functioning bit
 (42 5)  (916 293)  (916 293)  LC_2 Logic Functioning bit
 (43 5)  (917 293)  (917 293)  LC_2 Logic Functioning bit
 (15 8)  (889 296)  (889 296)  routing T_17_18.sp4_h_r_33 <X> T_17_18.lc_trk_g2_1
 (16 8)  (890 296)  (890 296)  routing T_17_18.sp4_h_r_33 <X> T_17_18.lc_trk_g2_1
 (17 8)  (891 296)  (891 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (892 296)  (892 296)  routing T_17_18.sp4_h_r_33 <X> T_17_18.lc_trk_g2_1
 (26 8)  (900 296)  (900 296)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 296)  (901 296)  routing T_17_18.lc_trk_g3_0 <X> T_17_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 296)  (902 296)  routing T_17_18.lc_trk_g3_0 <X> T_17_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 296)  (903 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 296)  (906 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 296)  (907 296)  routing T_17_18.lc_trk_g2_1 <X> T_17_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (909 296)  (909 296)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.input_2_4
 (16 9)  (890 297)  (890 297)  routing T_17_18.sp12_v_b_8 <X> T_17_18.lc_trk_g2_0
 (17 9)  (891 297)  (891 297)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (26 9)  (900 297)  (900 297)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 297)  (902 297)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 297)  (903 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (906 297)  (906 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (907 297)  (907 297)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.input_2_4
 (34 9)  (908 297)  (908 297)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.input_2_4
 (35 9)  (909 297)  (909 297)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.input_2_4
 (39 9)  (913 297)  (913 297)  LC_4 Logic Functioning bit
 (41 9)  (915 297)  (915 297)  LC_4 Logic Functioning bit
 (21 10)  (895 298)  (895 298)  routing T_17_18.rgt_op_7 <X> T_17_18.lc_trk_g2_7
 (22 10)  (896 298)  (896 298)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (898 298)  (898 298)  routing T_17_18.rgt_op_7 <X> T_17_18.lc_trk_g2_7
 (22 11)  (896 299)  (896 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (17 13)  (891 301)  (891 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 14)  (896 302)  (896 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7


LogicTile_18_18

 (22 1)  (950 289)  (950 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (27 4)  (955 292)  (955 292)  routing T_18_18.lc_trk_g3_0 <X> T_18_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 292)  (956 292)  routing T_18_18.lc_trk_g3_0 <X> T_18_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 292)  (957 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (959 292)  (959 292)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 292)  (960 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 292)  (961 292)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_2/in_3
 (37 4)  (965 292)  (965 292)  LC_2 Logic Functioning bit
 (38 4)  (966 292)  (966 292)  LC_2 Logic Functioning bit
 (39 4)  (967 292)  (967 292)  LC_2 Logic Functioning bit
 (43 4)  (971 292)  (971 292)  LC_2 Logic Functioning bit
 (19 5)  (947 293)  (947 293)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (27 5)  (955 293)  (955 293)  routing T_18_18.lc_trk_g3_1 <X> T_18_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 293)  (956 293)  routing T_18_18.lc_trk_g3_1 <X> T_18_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 293)  (957 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 293)  (959 293)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 293)  (960 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (961 293)  (961 293)  routing T_18_18.lc_trk_g2_2 <X> T_18_18.input_2_2
 (35 5)  (963 293)  (963 293)  routing T_18_18.lc_trk_g2_2 <X> T_18_18.input_2_2
 (36 5)  (964 293)  (964 293)  LC_2 Logic Functioning bit
 (39 5)  (967 293)  (967 293)  LC_2 Logic Functioning bit
 (42 5)  (970 293)  (970 293)  LC_2 Logic Functioning bit
 (16 8)  (944 296)  (944 296)  routing T_18_18.sp12_v_t_6 <X> T_18_18.lc_trk_g2_1
 (17 8)  (945 296)  (945 296)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (27 8)  (955 296)  (955 296)  routing T_18_18.lc_trk_g3_0 <X> T_18_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 296)  (956 296)  routing T_18_18.lc_trk_g3_0 <X> T_18_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 296)  (957 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 296)  (959 296)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 296)  (960 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 296)  (961 296)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (39 8)  (967 296)  (967 296)  LC_4 Logic Functioning bit
 (43 8)  (971 296)  (971 296)  LC_4 Logic Functioning bit
 (15 9)  (943 297)  (943 297)  routing T_18_18.tnr_op_0 <X> T_18_18.lc_trk_g2_0
 (17 9)  (945 297)  (945 297)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (950 297)  (950 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (27 9)  (955 297)  (955 297)  routing T_18_18.lc_trk_g3_1 <X> T_18_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 297)  (956 297)  routing T_18_18.lc_trk_g3_1 <X> T_18_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 297)  (957 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 297)  (959 297)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (960 297)  (960 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (961 297)  (961 297)  routing T_18_18.lc_trk_g2_2 <X> T_18_18.input_2_4
 (35 9)  (963 297)  (963 297)  routing T_18_18.lc_trk_g2_2 <X> T_18_18.input_2_4
 (39 9)  (967 297)  (967 297)  LC_4 Logic Functioning bit
 (41 9)  (969 297)  (969 297)  LC_4 Logic Functioning bit
 (22 10)  (950 298)  (950 298)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (952 298)  (952 298)  routing T_18_18.tnr_op_7 <X> T_18_18.lc_trk_g2_7
 (17 12)  (945 300)  (945 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (15 13)  (943 301)  (943 301)  routing T_18_18.tnr_op_0 <X> T_18_18.lc_trk_g3_0
 (17 13)  (945 301)  (945 301)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (26 14)  (954 302)  (954 302)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_7/in_0
 (29 14)  (957 302)  (957 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (960 302)  (960 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 302)  (961 302)  routing T_18_18.lc_trk_g2_0 <X> T_18_18.wire_logic_cluster/lc_7/in_3
 (26 15)  (954 303)  (954 303)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 303)  (956 303)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 303)  (957 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 303)  (958 303)  routing T_18_18.lc_trk_g0_2 <X> T_18_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (960 303)  (960 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (961 303)  (961 303)  routing T_18_18.lc_trk_g2_1 <X> T_18_18.input_2_7
 (43 15)  (971 303)  (971 303)  LC_7 Logic Functioning bit


LogicTile_19_18

 (14 1)  (996 289)  (996 289)  routing T_19_18.top_op_0 <X> T_19_18.lc_trk_g0_0
 (15 1)  (997 289)  (997 289)  routing T_19_18.top_op_0 <X> T_19_18.lc_trk_g0_0
 (17 1)  (999 289)  (999 289)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (14 2)  (996 290)  (996 290)  routing T_19_18.lft_op_4 <X> T_19_18.lc_trk_g0_4
 (15 3)  (997 291)  (997 291)  routing T_19_18.lft_op_4 <X> T_19_18.lc_trk_g0_4
 (17 3)  (999 291)  (999 291)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (25 4)  (1007 292)  (1007 292)  routing T_19_18.lft_op_2 <X> T_19_18.lc_trk_g1_2
 (22 5)  (1004 293)  (1004 293)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (1006 293)  (1006 293)  routing T_19_18.lft_op_2 <X> T_19_18.lc_trk_g1_2
 (12 6)  (994 294)  (994 294)  routing T_19_18.sp4_v_t_46 <X> T_19_18.sp4_h_l_40
 (22 6)  (1004 294)  (1004 294)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (1006 294)  (1006 294)  routing T_19_18.top_op_7 <X> T_19_18.lc_trk_g1_7
 (29 6)  (1011 294)  (1011 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 294)  (1013 294)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 294)  (1014 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 294)  (1016 294)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 294)  (1017 294)  routing T_19_18.lc_trk_g1_4 <X> T_19_18.input_2_3
 (37 6)  (1019 294)  (1019 294)  LC_3 Logic Functioning bit
 (39 6)  (1021 294)  (1021 294)  LC_3 Logic Functioning bit
 (40 6)  (1022 294)  (1022 294)  LC_3 Logic Functioning bit
 (42 6)  (1024 294)  (1024 294)  LC_3 Logic Functioning bit
 (43 6)  (1025 294)  (1025 294)  LC_3 Logic Functioning bit
 (11 7)  (993 295)  (993 295)  routing T_19_18.sp4_v_t_46 <X> T_19_18.sp4_h_l_40
 (13 7)  (995 295)  (995 295)  routing T_19_18.sp4_v_t_46 <X> T_19_18.sp4_h_l_40
 (17 7)  (999 295)  (999 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (21 7)  (1003 295)  (1003 295)  routing T_19_18.top_op_7 <X> T_19_18.lc_trk_g1_7
 (22 7)  (1004 295)  (1004 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (27 7)  (1009 295)  (1009 295)  routing T_19_18.lc_trk_g3_0 <X> T_19_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 295)  (1010 295)  routing T_19_18.lc_trk_g3_0 <X> T_19_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 295)  (1011 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 295)  (1013 295)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (1014 295)  (1014 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (1016 295)  (1016 295)  routing T_19_18.lc_trk_g1_4 <X> T_19_18.input_2_3
 (36 7)  (1018 295)  (1018 295)  LC_3 Logic Functioning bit
 (37 7)  (1019 295)  (1019 295)  LC_3 Logic Functioning bit
 (38 7)  (1020 295)  (1020 295)  LC_3 Logic Functioning bit
 (41 7)  (1023 295)  (1023 295)  LC_3 Logic Functioning bit
 (42 7)  (1024 295)  (1024 295)  LC_3 Logic Functioning bit
 (43 7)  (1025 295)  (1025 295)  LC_3 Logic Functioning bit
 (26 8)  (1008 296)  (1008 296)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (1009 296)  (1009 296)  routing T_19_18.lc_trk_g1_4 <X> T_19_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 296)  (1011 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 296)  (1012 296)  routing T_19_18.lc_trk_g1_4 <X> T_19_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 296)  (1013 296)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 296)  (1014 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 296)  (1015 296)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.wire_logic_cluster/lc_4/in_3
 (39 8)  (1021 296)  (1021 296)  LC_4 Logic Functioning bit
 (40 8)  (1022 296)  (1022 296)  LC_4 Logic Functioning bit
 (50 8)  (1032 296)  (1032 296)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (1008 297)  (1008 297)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 297)  (1009 297)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 297)  (1010 297)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 297)  (1011 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 297)  (1013 297)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.wire_logic_cluster/lc_4/in_3
 (37 9)  (1019 297)  (1019 297)  LC_4 Logic Functioning bit
 (38 9)  (1020 297)  (1020 297)  LC_4 Logic Functioning bit
 (39 9)  (1021 297)  (1021 297)  LC_4 Logic Functioning bit
 (41 9)  (1023 297)  (1023 297)  LC_4 Logic Functioning bit
 (21 10)  (1003 298)  (1003 298)  routing T_19_18.wire_logic_cluster/lc_7/out <X> T_19_18.lc_trk_g2_7
 (22 10)  (1004 298)  (1004 298)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (28 10)  (1010 298)  (1010 298)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 298)  (1011 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 298)  (1012 298)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 298)  (1013 298)  routing T_19_18.lc_trk_g0_4 <X> T_19_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 298)  (1014 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (1017 298)  (1017 298)  routing T_19_18.lc_trk_g1_6 <X> T_19_18.input_2_5
 (37 10)  (1019 298)  (1019 298)  LC_5 Logic Functioning bit
 (40 10)  (1022 298)  (1022 298)  LC_5 Logic Functioning bit
 (42 10)  (1024 298)  (1024 298)  LC_5 Logic Functioning bit
 (22 11)  (1004 299)  (1004 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1007 299)  (1007 299)  routing T_19_18.sp4_r_v_b_38 <X> T_19_18.lc_trk_g2_6
 (26 11)  (1008 299)  (1008 299)  routing T_19_18.lc_trk_g1_2 <X> T_19_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (1009 299)  (1009 299)  routing T_19_18.lc_trk_g1_2 <X> T_19_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 299)  (1011 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 299)  (1012 299)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (1014 299)  (1014 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (1016 299)  (1016 299)  routing T_19_18.lc_trk_g1_6 <X> T_19_18.input_2_5
 (35 11)  (1017 299)  (1017 299)  routing T_19_18.lc_trk_g1_6 <X> T_19_18.input_2_5
 (37 11)  (1019 299)  (1019 299)  LC_5 Logic Functioning bit
 (38 11)  (1020 299)  (1020 299)  LC_5 Logic Functioning bit
 (40 11)  (1022 299)  (1022 299)  LC_5 Logic Functioning bit
 (41 11)  (1023 299)  (1023 299)  LC_5 Logic Functioning bit
 (42 11)  (1024 299)  (1024 299)  LC_5 Logic Functioning bit
 (16 13)  (998 301)  (998 301)  routing T_19_18.sp12_v_b_8 <X> T_19_18.lc_trk_g3_0
 (17 13)  (999 301)  (999 301)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (21 14)  (1003 302)  (1003 302)  routing T_19_18.sp4_v_t_26 <X> T_19_18.lc_trk_g3_7
 (22 14)  (1004 302)  (1004 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1005 302)  (1005 302)  routing T_19_18.sp4_v_t_26 <X> T_19_18.lc_trk_g3_7
 (29 14)  (1011 302)  (1011 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 302)  (1013 302)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 302)  (1014 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 302)  (1016 302)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.wire_logic_cluster/lc_7/in_3
 (37 14)  (1019 302)  (1019 302)  LC_7 Logic Functioning bit
 (39 14)  (1021 302)  (1021 302)  LC_7 Logic Functioning bit
 (41 14)  (1023 302)  (1023 302)  LC_7 Logic Functioning bit
 (43 14)  (1025 302)  (1025 302)  LC_7 Logic Functioning bit
 (52 14)  (1034 302)  (1034 302)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (4 15)  (986 303)  (986 303)  routing T_19_18.sp4_v_b_4 <X> T_19_18.sp4_h_l_44
 (21 15)  (1003 303)  (1003 303)  routing T_19_18.sp4_v_t_26 <X> T_19_18.lc_trk_g3_7
 (31 15)  (1013 303)  (1013 303)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.wire_logic_cluster/lc_7/in_3
 (37 15)  (1019 303)  (1019 303)  LC_7 Logic Functioning bit
 (39 15)  (1021 303)  (1021 303)  LC_7 Logic Functioning bit
 (41 15)  (1023 303)  (1023 303)  LC_7 Logic Functioning bit
 (43 15)  (1025 303)  (1025 303)  LC_7 Logic Functioning bit
 (47 15)  (1029 303)  (1029 303)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_20_18

 (22 0)  (1058 288)  (1058 288)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (1060 288)  (1060 288)  routing T_20_18.bot_op_3 <X> T_20_18.lc_trk_g0_3
 (27 0)  (1063 288)  (1063 288)  routing T_20_18.lc_trk_g1_2 <X> T_20_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 288)  (1065 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 288)  (1067 288)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 288)  (1068 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 288)  (1069 288)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 288)  (1070 288)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_0/in_3
 (40 0)  (1076 288)  (1076 288)  LC_0 Logic Functioning bit
 (42 0)  (1078 288)  (1078 288)  LC_0 Logic Functioning bit
 (30 1)  (1066 289)  (1066 289)  routing T_20_18.lc_trk_g1_2 <X> T_20_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (1067 289)  (1067 289)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_0/in_3
 (40 1)  (1076 289)  (1076 289)  LC_0 Logic Functioning bit
 (42 1)  (1078 289)  (1078 289)  LC_0 Logic Functioning bit
 (21 2)  (1057 290)  (1057 290)  routing T_20_18.lft_op_7 <X> T_20_18.lc_trk_g0_7
 (22 2)  (1058 290)  (1058 290)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (1060 290)  (1060 290)  routing T_20_18.lft_op_7 <X> T_20_18.lc_trk_g0_7
 (27 2)  (1063 290)  (1063 290)  routing T_20_18.lc_trk_g3_5 <X> T_20_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 290)  (1064 290)  routing T_20_18.lc_trk_g3_5 <X> T_20_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 290)  (1065 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 290)  (1066 290)  routing T_20_18.lc_trk_g3_5 <X> T_20_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 290)  (1067 290)  routing T_20_18.lc_trk_g2_4 <X> T_20_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 290)  (1068 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 290)  (1069 290)  routing T_20_18.lc_trk_g2_4 <X> T_20_18.wire_logic_cluster/lc_1/in_3
 (42 2)  (1078 290)  (1078 290)  LC_1 Logic Functioning bit
 (50 2)  (1086 290)  (1086 290)  Cascade bit: LH_LC01_inmux02_5

 (26 3)  (1062 291)  (1062 291)  routing T_20_18.lc_trk_g0_3 <X> T_20_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 291)  (1065 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (21 4)  (1057 292)  (1057 292)  routing T_20_18.sp4_h_r_19 <X> T_20_18.lc_trk_g1_3
 (22 4)  (1058 292)  (1058 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1059 292)  (1059 292)  routing T_20_18.sp4_h_r_19 <X> T_20_18.lc_trk_g1_3
 (24 4)  (1060 292)  (1060 292)  routing T_20_18.sp4_h_r_19 <X> T_20_18.lc_trk_g1_3
 (28 4)  (1064 292)  (1064 292)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 292)  (1065 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 292)  (1066 292)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 292)  (1067 292)  routing T_20_18.lc_trk_g0_7 <X> T_20_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 292)  (1068 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (35 4)  (1071 292)  (1071 292)  routing T_20_18.lc_trk_g1_7 <X> T_20_18.input_2_2
 (36 4)  (1072 292)  (1072 292)  LC_2 Logic Functioning bit
 (38 4)  (1074 292)  (1074 292)  LC_2 Logic Functioning bit
 (39 4)  (1075 292)  (1075 292)  LC_2 Logic Functioning bit
 (42 4)  (1078 292)  (1078 292)  LC_2 Logic Functioning bit
 (43 4)  (1079 292)  (1079 292)  LC_2 Logic Functioning bit
 (19 5)  (1055 293)  (1055 293)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (21 5)  (1057 293)  (1057 293)  routing T_20_18.sp4_h_r_19 <X> T_20_18.lc_trk_g1_3
 (22 5)  (1058 293)  (1058 293)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1060 293)  (1060 293)  routing T_20_18.bot_op_2 <X> T_20_18.lc_trk_g1_2
 (26 5)  (1062 293)  (1062 293)  routing T_20_18.lc_trk_g1_3 <X> T_20_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 293)  (1063 293)  routing T_20_18.lc_trk_g1_3 <X> T_20_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 293)  (1065 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 293)  (1066 293)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 293)  (1067 293)  routing T_20_18.lc_trk_g0_7 <X> T_20_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (1068 293)  (1068 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (1070 293)  (1070 293)  routing T_20_18.lc_trk_g1_7 <X> T_20_18.input_2_2
 (35 5)  (1071 293)  (1071 293)  routing T_20_18.lc_trk_g1_7 <X> T_20_18.input_2_2
 (38 5)  (1074 293)  (1074 293)  LC_2 Logic Functioning bit
 (39 5)  (1075 293)  (1075 293)  LC_2 Logic Functioning bit
 (43 5)  (1079 293)  (1079 293)  LC_2 Logic Functioning bit
 (48 5)  (1084 293)  (1084 293)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (9 6)  (1045 294)  (1045 294)  routing T_20_18.sp4_v_b_4 <X> T_20_18.sp4_h_l_41
 (21 6)  (1057 294)  (1057 294)  routing T_20_18.sp4_v_b_7 <X> T_20_18.lc_trk_g1_7
 (22 6)  (1058 294)  (1058 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (1059 294)  (1059 294)  routing T_20_18.sp4_v_b_7 <X> T_20_18.lc_trk_g1_7
 (14 10)  (1050 298)  (1050 298)  routing T_20_18.bnl_op_4 <X> T_20_18.lc_trk_g2_4
 (22 10)  (1058 298)  (1058 298)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (1060 298)  (1060 298)  routing T_20_18.tnl_op_7 <X> T_20_18.lc_trk_g2_7
 (14 11)  (1050 299)  (1050 299)  routing T_20_18.bnl_op_4 <X> T_20_18.lc_trk_g2_4
 (17 11)  (1053 299)  (1053 299)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (21 11)  (1057 299)  (1057 299)  routing T_20_18.tnl_op_7 <X> T_20_18.lc_trk_g2_7
 (17 14)  (1053 302)  (1053 302)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (1054 302)  (1054 302)  routing T_20_18.bnl_op_5 <X> T_20_18.lc_trk_g3_5
 (25 14)  (1061 302)  (1061 302)  routing T_20_18.bnl_op_6 <X> T_20_18.lc_trk_g3_6
 (18 15)  (1054 303)  (1054 303)  routing T_20_18.bnl_op_5 <X> T_20_18.lc_trk_g3_5
 (22 15)  (1058 303)  (1058 303)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (1061 303)  (1061 303)  routing T_20_18.bnl_op_6 <X> T_20_18.lc_trk_g3_6


LogicTile_21_18

 (3 15)  (1093 303)  (1093 303)  routing T_21_18.sp12_h_l_22 <X> T_21_18.sp12_v_t_22


LogicTile_22_18

 (19 6)  (1163 294)  (1163 294)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_23_18

 (21 0)  (1219 288)  (1219 288)  routing T_23_18.bnr_op_3 <X> T_23_18.lc_trk_g0_3
 (22 0)  (1220 288)  (1220 288)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (21 1)  (1219 289)  (1219 289)  routing T_23_18.bnr_op_3 <X> T_23_18.lc_trk_g0_3
 (0 2)  (1198 290)  (1198 290)  routing T_23_18.glb_netwk_3 <X> T_23_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 290)  (1200 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1198 291)  (1198 291)  routing T_23_18.glb_netwk_3 <X> T_23_18.wire_logic_cluster/lc_7/clk
 (1 4)  (1199 292)  (1199 292)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (26 4)  (1224 292)  (1224 292)  routing T_23_18.lc_trk_g2_4 <X> T_23_18.wire_logic_cluster/lc_2/in_0
 (29 4)  (1227 292)  (1227 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 292)  (1230 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 292)  (1231 292)  routing T_23_18.lc_trk_g3_2 <X> T_23_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 292)  (1232 292)  routing T_23_18.lc_trk_g3_2 <X> T_23_18.wire_logic_cluster/lc_2/in_3
 (40 4)  (1238 292)  (1238 292)  LC_2 Logic Functioning bit
 (41 4)  (1239 292)  (1239 292)  LC_2 Logic Functioning bit
 (42 4)  (1240 292)  (1240 292)  LC_2 Logic Functioning bit
 (43 4)  (1241 292)  (1241 292)  LC_2 Logic Functioning bit
 (45 4)  (1243 292)  (1243 292)  LC_2 Logic Functioning bit
 (53 4)  (1251 292)  (1251 292)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (28 5)  (1226 293)  (1226 293)  routing T_23_18.lc_trk_g2_4 <X> T_23_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 293)  (1227 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1228 293)  (1228 293)  routing T_23_18.lc_trk_g0_3 <X> T_23_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (1229 293)  (1229 293)  routing T_23_18.lc_trk_g3_2 <X> T_23_18.wire_logic_cluster/lc_2/in_3
 (40 5)  (1238 293)  (1238 293)  LC_2 Logic Functioning bit
 (42 5)  (1240 293)  (1240 293)  LC_2 Logic Functioning bit
 (5 10)  (1203 298)  (1203 298)  routing T_23_18.sp4_h_r_3 <X> T_23_18.sp4_h_l_43
 (4 11)  (1202 299)  (1202 299)  routing T_23_18.sp4_h_r_3 <X> T_23_18.sp4_h_l_43
 (17 11)  (1215 299)  (1215 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (25 12)  (1223 300)  (1223 300)  routing T_23_18.wire_logic_cluster/lc_2/out <X> T_23_18.lc_trk_g3_2
 (3 13)  (1201 301)  (1201 301)  routing T_23_18.sp12_h_l_22 <X> T_23_18.sp12_h_r_1
 (22 13)  (1220 301)  (1220 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2


LogicTile_24_18

 (0 2)  (1252 290)  (1252 290)  routing T_24_18.glb_netwk_3 <X> T_24_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 290)  (1254 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1252 291)  (1252 291)  routing T_24_18.glb_netwk_3 <X> T_24_18.wire_logic_cluster/lc_7/clk
 (1 4)  (1253 292)  (1253 292)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (25 4)  (1277 292)  (1277 292)  routing T_24_18.lft_op_2 <X> T_24_18.lc_trk_g1_2
 (22 5)  (1274 293)  (1274 293)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (1276 293)  (1276 293)  routing T_24_18.lft_op_2 <X> T_24_18.lc_trk_g1_2
 (14 6)  (1266 294)  (1266 294)  routing T_24_18.wire_logic_cluster/lc_4/out <X> T_24_18.lc_trk_g1_4
 (17 7)  (1269 295)  (1269 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 8)  (1279 296)  (1279 296)  routing T_24_18.lc_trk_g1_2 <X> T_24_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 296)  (1281 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1283 296)  (1283 296)  routing T_24_18.lc_trk_g1_4 <X> T_24_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (1284 296)  (1284 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1286 296)  (1286 296)  routing T_24_18.lc_trk_g1_4 <X> T_24_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (1288 296)  (1288 296)  LC_4 Logic Functioning bit
 (39 8)  (1291 296)  (1291 296)  LC_4 Logic Functioning bit
 (41 8)  (1293 296)  (1293 296)  LC_4 Logic Functioning bit
 (42 8)  (1294 296)  (1294 296)  LC_4 Logic Functioning bit
 (45 8)  (1297 296)  (1297 296)  LC_4 Logic Functioning bit
 (30 9)  (1282 297)  (1282 297)  routing T_24_18.lc_trk_g1_2 <X> T_24_18.wire_logic_cluster/lc_4/in_1
 (36 9)  (1288 297)  (1288 297)  LC_4 Logic Functioning bit
 (39 9)  (1291 297)  (1291 297)  LC_4 Logic Functioning bit
 (41 9)  (1293 297)  (1293 297)  LC_4 Logic Functioning bit
 (42 9)  (1294 297)  (1294 297)  LC_4 Logic Functioning bit
 (52 9)  (1304 297)  (1304 297)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9


LogicTile_27_18

 (5 6)  (1407 294)  (1407 294)  routing T_27_18.sp4_v_b_3 <X> T_27_18.sp4_h_l_38


LogicTile_28_18

 (0 2)  (1456 290)  (1456 290)  routing T_28_18.glb_netwk_3 <X> T_28_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1458 290)  (1458 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1456 291)  (1456 291)  routing T_28_18.glb_netwk_3 <X> T_28_18.wire_logic_cluster/lc_7/clk
 (22 3)  (1478 291)  (1478 291)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (22 5)  (1478 293)  (1478 293)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (1479 293)  (1479 293)  routing T_28_18.sp12_h_r_10 <X> T_28_18.lc_trk_g1_2
 (1 10)  (1457 298)  (1457 298)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_1 glb2local_2
 (17 10)  (1473 298)  (1473 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1474 298)  (1474 298)  routing T_28_18.wire_logic_cluster/lc_5/out <X> T_28_18.lc_trk_g2_5
 (28 10)  (1484 298)  (1484 298)  routing T_28_18.lc_trk_g2_4 <X> T_28_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1485 298)  (1485 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1486 298)  (1486 298)  routing T_28_18.lc_trk_g2_4 <X> T_28_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (1487 298)  (1487 298)  routing T_28_18.lc_trk_g0_6 <X> T_28_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (1488 298)  (1488 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (1491 298)  (1491 298)  routing T_28_18.lc_trk_g2_5 <X> T_28_18.input_2_5
 (36 10)  (1492 298)  (1492 298)  LC_5 Logic Functioning bit
 (37 10)  (1493 298)  (1493 298)  LC_5 Logic Functioning bit
 (38 10)  (1494 298)  (1494 298)  LC_5 Logic Functioning bit
 (42 10)  (1498 298)  (1498 298)  LC_5 Logic Functioning bit
 (43 10)  (1499 298)  (1499 298)  LC_5 Logic Functioning bit
 (45 10)  (1501 298)  (1501 298)  LC_5 Logic Functioning bit
 (52 10)  (1508 298)  (1508 298)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (0 11)  (1456 299)  (1456 299)  routing T_28_18.glb_netwk_1 <X> T_28_18.glb2local_2
 (14 11)  (1470 299)  (1470 299)  routing T_28_18.sp4_r_v_b_36 <X> T_28_18.lc_trk_g2_4
 (17 11)  (1473 299)  (1473 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (26 11)  (1482 299)  (1482 299)  routing T_28_18.lc_trk_g1_2 <X> T_28_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (1483 299)  (1483 299)  routing T_28_18.lc_trk_g1_2 <X> T_28_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1485 299)  (1485 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (1487 299)  (1487 299)  routing T_28_18.lc_trk_g0_6 <X> T_28_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (1488 299)  (1488 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (1489 299)  (1489 299)  routing T_28_18.lc_trk_g2_5 <X> T_28_18.input_2_5
 (36 11)  (1492 299)  (1492 299)  LC_5 Logic Functioning bit
 (42 11)  (1498 299)  (1498 299)  LC_5 Logic Functioning bit
 (43 11)  (1499 299)  (1499 299)  LC_5 Logic Functioning bit


LogicTile_16_17

 (3 14)  (819 286)  (819 286)  routing T_16_17.sp12_h_r_1 <X> T_16_17.sp12_v_t_22
 (3 15)  (819 287)  (819 287)  routing T_16_17.sp12_h_r_1 <X> T_16_17.sp12_v_t_22


LogicTile_17_17

 (19 4)  (893 276)  (893 276)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_18_17

 (17 0)  (945 272)  (945 272)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (946 272)  (946 272)  routing T_18_17.bnr_op_1 <X> T_18_17.lc_trk_g0_1
 (18 1)  (946 273)  (946 273)  routing T_18_17.bnr_op_1 <X> T_18_17.lc_trk_g0_1
 (0 2)  (928 274)  (928 274)  routing T_18_17.glb_netwk_3 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (2 2)  (930 274)  (930 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (928 275)  (928 275)  routing T_18_17.glb_netwk_3 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (1 4)  (929 276)  (929 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (25 6)  (953 278)  (953 278)  routing T_18_17.sp12_h_l_5 <X> T_18_17.lc_trk_g1_6
 (28 6)  (956 278)  (956 278)  routing T_18_17.lc_trk_g2_0 <X> T_18_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 278)  (957 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 278)  (959 278)  routing T_18_17.lc_trk_g2_4 <X> T_18_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 278)  (960 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 278)  (961 278)  routing T_18_17.lc_trk_g2_4 <X> T_18_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (963 278)  (963 278)  routing T_18_17.lc_trk_g1_6 <X> T_18_17.input_2_3
 (37 6)  (965 278)  (965 278)  LC_3 Logic Functioning bit
 (39 6)  (967 278)  (967 278)  LC_3 Logic Functioning bit
 (45 6)  (973 278)  (973 278)  LC_3 Logic Functioning bit
 (51 6)  (979 278)  (979 278)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (22 7)  (950 279)  (950 279)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (952 279)  (952 279)  routing T_18_17.sp12_h_l_5 <X> T_18_17.lc_trk_g1_6
 (25 7)  (953 279)  (953 279)  routing T_18_17.sp12_h_l_5 <X> T_18_17.lc_trk_g1_6
 (29 7)  (957 279)  (957 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (960 279)  (960 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (962 279)  (962 279)  routing T_18_17.lc_trk_g1_6 <X> T_18_17.input_2_3
 (35 7)  (963 279)  (963 279)  routing T_18_17.lc_trk_g1_6 <X> T_18_17.input_2_3
 (37 7)  (965 279)  (965 279)  LC_3 Logic Functioning bit
 (38 7)  (966 279)  (966 279)  LC_3 Logic Functioning bit
 (39 7)  (967 279)  (967 279)  LC_3 Logic Functioning bit
 (41 7)  (969 279)  (969 279)  LC_3 Logic Functioning bit
 (14 8)  (942 280)  (942 280)  routing T_18_17.sp4_h_r_40 <X> T_18_17.lc_trk_g2_0
 (14 9)  (942 281)  (942 281)  routing T_18_17.sp4_h_r_40 <X> T_18_17.lc_trk_g2_0
 (15 9)  (943 281)  (943 281)  routing T_18_17.sp4_h_r_40 <X> T_18_17.lc_trk_g2_0
 (16 9)  (944 281)  (944 281)  routing T_18_17.sp4_h_r_40 <X> T_18_17.lc_trk_g2_0
 (17 9)  (945 281)  (945 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (15 11)  (943 283)  (943 283)  routing T_18_17.tnr_op_4 <X> T_18_17.lc_trk_g2_4
 (17 11)  (945 283)  (945 283)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4


LogicTile_19_17

 (0 2)  (982 274)  (982 274)  routing T_19_17.glb_netwk_3 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (2 2)  (984 274)  (984 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (11 2)  (993 274)  (993 274)  routing T_19_17.sp4_v_b_6 <X> T_19_17.sp4_v_t_39
 (13 2)  (995 274)  (995 274)  routing T_19_17.sp4_v_b_6 <X> T_19_17.sp4_v_t_39
 (15 2)  (997 274)  (997 274)  routing T_19_17.top_op_5 <X> T_19_17.lc_trk_g0_5
 (17 2)  (999 274)  (999 274)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (1004 274)  (1004 274)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (1006 274)  (1006 274)  routing T_19_17.bot_op_7 <X> T_19_17.lc_trk_g0_7
 (26 2)  (1008 274)  (1008 274)  routing T_19_17.lc_trk_g0_5 <X> T_19_17.wire_logic_cluster/lc_1/in_0
 (29 2)  (1011 274)  (1011 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 274)  (1012 274)  routing T_19_17.lc_trk_g0_6 <X> T_19_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 274)  (1014 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 274)  (1015 274)  routing T_19_17.lc_trk_g3_3 <X> T_19_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 274)  (1016 274)  routing T_19_17.lc_trk_g3_3 <X> T_19_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (1017 274)  (1017 274)  routing T_19_17.lc_trk_g0_7 <X> T_19_17.input_2_1
 (36 2)  (1018 274)  (1018 274)  LC_1 Logic Functioning bit
 (37 2)  (1019 274)  (1019 274)  LC_1 Logic Functioning bit
 (38 2)  (1020 274)  (1020 274)  LC_1 Logic Functioning bit
 (40 2)  (1022 274)  (1022 274)  LC_1 Logic Functioning bit
 (42 2)  (1024 274)  (1024 274)  LC_1 Logic Functioning bit
 (45 2)  (1027 274)  (1027 274)  LC_1 Logic Functioning bit
 (52 2)  (1034 274)  (1034 274)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (982 275)  (982 275)  routing T_19_17.glb_netwk_3 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (18 3)  (1000 275)  (1000 275)  routing T_19_17.top_op_5 <X> T_19_17.lc_trk_g0_5
 (22 3)  (1004 275)  (1004 275)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (1006 275)  (1006 275)  routing T_19_17.bot_op_6 <X> T_19_17.lc_trk_g0_6
 (29 3)  (1011 275)  (1011 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 275)  (1012 275)  routing T_19_17.lc_trk_g0_6 <X> T_19_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (1013 275)  (1013 275)  routing T_19_17.lc_trk_g3_3 <X> T_19_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (1014 275)  (1014 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (1017 275)  (1017 275)  routing T_19_17.lc_trk_g0_7 <X> T_19_17.input_2_1
 (36 3)  (1018 275)  (1018 275)  LC_1 Logic Functioning bit
 (41 3)  (1023 275)  (1023 275)  LC_1 Logic Functioning bit
 (43 3)  (1025 275)  (1025 275)  LC_1 Logic Functioning bit
 (1 4)  (983 276)  (983 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (19 4)  (1001 276)  (1001 276)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (22 5)  (1004 277)  (1004 277)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1006 277)  (1006 277)  routing T_19_17.bot_op_2 <X> T_19_17.lc_trk_g1_2
 (14 6)  (996 278)  (996 278)  routing T_19_17.wire_logic_cluster/lc_4/out <X> T_19_17.lc_trk_g1_4
 (17 6)  (999 278)  (999 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1000 278)  (1000 278)  routing T_19_17.wire_logic_cluster/lc_5/out <X> T_19_17.lc_trk_g1_5
 (22 6)  (1004 278)  (1004 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (11 7)  (993 279)  (993 279)  routing T_19_17.sp4_h_r_5 <X> T_19_17.sp4_h_l_40
 (17 7)  (999 279)  (999 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (15 8)  (997 280)  (997 280)  routing T_19_17.tnr_op_1 <X> T_19_17.lc_trk_g2_1
 (17 8)  (999 280)  (999 280)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (21 8)  (1003 280)  (1003 280)  routing T_19_17.rgt_op_3 <X> T_19_17.lc_trk_g2_3
 (22 8)  (1004 280)  (1004 280)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (1006 280)  (1006 280)  routing T_19_17.rgt_op_3 <X> T_19_17.lc_trk_g2_3
 (28 8)  (1010 280)  (1010 280)  routing T_19_17.lc_trk_g2_3 <X> T_19_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 280)  (1011 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 280)  (1013 280)  routing T_19_17.lc_trk_g1_4 <X> T_19_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 280)  (1014 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 280)  (1016 280)  routing T_19_17.lc_trk_g1_4 <X> T_19_17.wire_logic_cluster/lc_4/in_3
 (40 8)  (1022 280)  (1022 280)  LC_4 Logic Functioning bit
 (41 8)  (1023 280)  (1023 280)  LC_4 Logic Functioning bit
 (42 8)  (1024 280)  (1024 280)  LC_4 Logic Functioning bit
 (43 8)  (1025 280)  (1025 280)  LC_4 Logic Functioning bit
 (45 8)  (1027 280)  (1027 280)  LC_4 Logic Functioning bit
 (5 9)  (987 281)  (987 281)  routing T_19_17.sp4_h_r_6 <X> T_19_17.sp4_v_b_6
 (15 9)  (997 281)  (997 281)  routing T_19_17.tnr_op_0 <X> T_19_17.lc_trk_g2_0
 (17 9)  (999 281)  (999 281)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (28 9)  (1010 281)  (1010 281)  routing T_19_17.lc_trk_g2_0 <X> T_19_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 281)  (1011 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 281)  (1012 281)  routing T_19_17.lc_trk_g2_3 <X> T_19_17.wire_logic_cluster/lc_4/in_1
 (40 9)  (1022 281)  (1022 281)  LC_4 Logic Functioning bit
 (42 9)  (1024 281)  (1024 281)  LC_4 Logic Functioning bit
 (21 10)  (1003 282)  (1003 282)  routing T_19_17.bnl_op_7 <X> T_19_17.lc_trk_g2_7
 (22 10)  (1004 282)  (1004 282)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (1008 282)  (1008 282)  routing T_19_17.lc_trk_g1_4 <X> T_19_17.wire_logic_cluster/lc_5/in_0
 (31 10)  (1013 282)  (1013 282)  routing T_19_17.lc_trk_g1_5 <X> T_19_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 282)  (1014 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 282)  (1016 282)  routing T_19_17.lc_trk_g1_5 <X> T_19_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 282)  (1018 282)  LC_5 Logic Functioning bit
 (39 10)  (1021 282)  (1021 282)  LC_5 Logic Functioning bit
 (41 10)  (1023 282)  (1023 282)  LC_5 Logic Functioning bit
 (42 10)  (1024 282)  (1024 282)  LC_5 Logic Functioning bit
 (45 10)  (1027 282)  (1027 282)  LC_5 Logic Functioning bit
 (21 11)  (1003 283)  (1003 283)  routing T_19_17.bnl_op_7 <X> T_19_17.lc_trk_g2_7
 (27 11)  (1009 283)  (1009 283)  routing T_19_17.lc_trk_g1_4 <X> T_19_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 283)  (1011 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (37 11)  (1019 283)  (1019 283)  LC_5 Logic Functioning bit
 (38 11)  (1020 283)  (1020 283)  LC_5 Logic Functioning bit
 (40 11)  (1022 283)  (1022 283)  LC_5 Logic Functioning bit
 (43 11)  (1025 283)  (1025 283)  LC_5 Logic Functioning bit
 (15 12)  (997 284)  (997 284)  routing T_19_17.rgt_op_1 <X> T_19_17.lc_trk_g3_1
 (17 12)  (999 284)  (999 284)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (1000 284)  (1000 284)  routing T_19_17.rgt_op_1 <X> T_19_17.lc_trk_g3_1
 (22 12)  (1004 284)  (1004 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (28 12)  (1010 284)  (1010 284)  routing T_19_17.lc_trk_g2_3 <X> T_19_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 284)  (1011 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 284)  (1014 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 284)  (1015 284)  routing T_19_17.lc_trk_g2_1 <X> T_19_17.wire_logic_cluster/lc_6/in_3
 (43 12)  (1025 284)  (1025 284)  LC_6 Logic Functioning bit
 (45 12)  (1027 284)  (1027 284)  LC_6 Logic Functioning bit
 (27 13)  (1009 285)  (1009 285)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 285)  (1010 285)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 285)  (1011 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 285)  (1012 285)  routing T_19_17.lc_trk_g2_3 <X> T_19_17.wire_logic_cluster/lc_6/in_1
 (32 13)  (1014 285)  (1014 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (1015 285)  (1015 285)  routing T_19_17.lc_trk_g2_0 <X> T_19_17.input_2_6
 (40 13)  (1022 285)  (1022 285)  LC_6 Logic Functioning bit
 (42 13)  (1024 285)  (1024 285)  LC_6 Logic Functioning bit
 (26 14)  (1008 286)  (1008 286)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (1009 286)  (1009 286)  routing T_19_17.lc_trk_g3_3 <X> T_19_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 286)  (1010 286)  routing T_19_17.lc_trk_g3_3 <X> T_19_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 286)  (1011 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 286)  (1013 286)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 286)  (1014 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 286)  (1016 286)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_7/in_3
 (37 14)  (1019 286)  (1019 286)  LC_7 Logic Functioning bit
 (42 14)  (1024 286)  (1024 286)  LC_7 Logic Functioning bit
 (45 14)  (1027 286)  (1027 286)  LC_7 Logic Functioning bit
 (47 14)  (1029 286)  (1029 286)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (26 15)  (1008 287)  (1008 287)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 287)  (1010 287)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 287)  (1011 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 287)  (1012 287)  routing T_19_17.lc_trk_g3_3 <X> T_19_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (1013 287)  (1013 287)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (1014 287)  (1014 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (1016 287)  (1016 287)  routing T_19_17.lc_trk_g1_2 <X> T_19_17.input_2_7
 (35 15)  (1017 287)  (1017 287)  routing T_19_17.lc_trk_g1_2 <X> T_19_17.input_2_7
 (37 15)  (1019 287)  (1019 287)  LC_7 Logic Functioning bit
 (41 15)  (1023 287)  (1023 287)  LC_7 Logic Functioning bit
 (42 15)  (1024 287)  (1024 287)  LC_7 Logic Functioning bit
 (43 15)  (1025 287)  (1025 287)  LC_7 Logic Functioning bit


LogicTile_20_17

 (15 0)  (1051 272)  (1051 272)  routing T_20_17.top_op_1 <X> T_20_17.lc_trk_g0_1
 (17 0)  (1053 272)  (1053 272)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (27 0)  (1063 272)  (1063 272)  routing T_20_17.lc_trk_g1_4 <X> T_20_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 272)  (1065 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 272)  (1066 272)  routing T_20_17.lc_trk_g1_4 <X> T_20_17.wire_logic_cluster/lc_0/in_1
 (35 0)  (1071 272)  (1071 272)  routing T_20_17.lc_trk_g1_5 <X> T_20_17.input_2_0
 (44 0)  (1080 272)  (1080 272)  LC_0 Logic Functioning bit
 (18 1)  (1054 273)  (1054 273)  routing T_20_17.top_op_1 <X> T_20_17.lc_trk_g0_1
 (32 1)  (1068 273)  (1068 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (1070 273)  (1070 273)  routing T_20_17.lc_trk_g1_5 <X> T_20_17.input_2_0
 (0 2)  (1036 274)  (1036 274)  routing T_20_17.glb_netwk_3 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 274)  (1038 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (25 2)  (1061 274)  (1061 274)  routing T_20_17.lft_op_6 <X> T_20_17.lc_trk_g0_6
 (29 2)  (1065 274)  (1065 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 274)  (1066 274)  routing T_20_17.lc_trk_g0_6 <X> T_20_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 274)  (1068 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 274)  (1072 274)  LC_1 Logic Functioning bit
 (37 2)  (1073 274)  (1073 274)  LC_1 Logic Functioning bit
 (38 2)  (1074 274)  (1074 274)  LC_1 Logic Functioning bit
 (39 2)  (1075 274)  (1075 274)  LC_1 Logic Functioning bit
 (44 2)  (1080 274)  (1080 274)  LC_1 Logic Functioning bit
 (0 3)  (1036 275)  (1036 275)  routing T_20_17.glb_netwk_3 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (22 3)  (1058 275)  (1058 275)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1060 275)  (1060 275)  routing T_20_17.lft_op_6 <X> T_20_17.lc_trk_g0_6
 (30 3)  (1066 275)  (1066 275)  routing T_20_17.lc_trk_g0_6 <X> T_20_17.wire_logic_cluster/lc_1/in_1
 (40 3)  (1076 275)  (1076 275)  LC_1 Logic Functioning bit
 (41 3)  (1077 275)  (1077 275)  LC_1 Logic Functioning bit
 (42 3)  (1078 275)  (1078 275)  LC_1 Logic Functioning bit
 (43 3)  (1079 275)  (1079 275)  LC_1 Logic Functioning bit
 (1 4)  (1037 276)  (1037 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (21 4)  (1057 276)  (1057 276)  routing T_20_17.wire_logic_cluster/lc_3/out <X> T_20_17.lc_trk_g1_3
 (22 4)  (1058 276)  (1058 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1061 276)  (1061 276)  routing T_20_17.wire_logic_cluster/lc_2/out <X> T_20_17.lc_trk_g1_2
 (27 4)  (1063 276)  (1063 276)  routing T_20_17.lc_trk_g1_2 <X> T_20_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 276)  (1065 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 276)  (1068 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 276)  (1072 276)  LC_2 Logic Functioning bit
 (37 4)  (1073 276)  (1073 276)  LC_2 Logic Functioning bit
 (38 4)  (1074 276)  (1074 276)  LC_2 Logic Functioning bit
 (39 4)  (1075 276)  (1075 276)  LC_2 Logic Functioning bit
 (44 4)  (1080 276)  (1080 276)  LC_2 Logic Functioning bit
 (45 4)  (1081 276)  (1081 276)  LC_2 Logic Functioning bit
 (14 5)  (1050 277)  (1050 277)  routing T_20_17.top_op_0 <X> T_20_17.lc_trk_g1_0
 (15 5)  (1051 277)  (1051 277)  routing T_20_17.top_op_0 <X> T_20_17.lc_trk_g1_0
 (17 5)  (1053 277)  (1053 277)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (1058 277)  (1058 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1066 277)  (1066 277)  routing T_20_17.lc_trk_g1_2 <X> T_20_17.wire_logic_cluster/lc_2/in_1
 (40 5)  (1076 277)  (1076 277)  LC_2 Logic Functioning bit
 (41 5)  (1077 277)  (1077 277)  LC_2 Logic Functioning bit
 (42 5)  (1078 277)  (1078 277)  LC_2 Logic Functioning bit
 (43 5)  (1079 277)  (1079 277)  LC_2 Logic Functioning bit
 (14 6)  (1050 278)  (1050 278)  routing T_20_17.lft_op_4 <X> T_20_17.lc_trk_g1_4
 (15 6)  (1051 278)  (1051 278)  routing T_20_17.lft_op_5 <X> T_20_17.lc_trk_g1_5
 (17 6)  (1053 278)  (1053 278)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (1054 278)  (1054 278)  routing T_20_17.lft_op_5 <X> T_20_17.lc_trk_g1_5
 (27 6)  (1063 278)  (1063 278)  routing T_20_17.lc_trk_g1_3 <X> T_20_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 278)  (1065 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 278)  (1068 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (39 6)  (1075 278)  (1075 278)  LC_3 Logic Functioning bit
 (41 6)  (1077 278)  (1077 278)  LC_3 Logic Functioning bit
 (45 6)  (1081 278)  (1081 278)  LC_3 Logic Functioning bit
 (15 7)  (1051 279)  (1051 279)  routing T_20_17.lft_op_4 <X> T_20_17.lc_trk_g1_4
 (17 7)  (1053 279)  (1053 279)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (27 7)  (1063 279)  (1063 279)  routing T_20_17.lc_trk_g1_0 <X> T_20_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 279)  (1065 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 279)  (1066 279)  routing T_20_17.lc_trk_g1_3 <X> T_20_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (1068 279)  (1068 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (39 7)  (1075 279)  (1075 279)  LC_3 Logic Functioning bit
 (9 8)  (1045 280)  (1045 280)  routing T_20_17.sp4_v_t_42 <X> T_20_17.sp4_h_r_7
 (8 13)  (1044 285)  (1044 285)  routing T_20_17.sp4_v_t_42 <X> T_20_17.sp4_v_b_10
 (10 13)  (1046 285)  (1046 285)  routing T_20_17.sp4_v_t_42 <X> T_20_17.sp4_v_b_10


LogicTile_23_17

 (14 0)  (1212 272)  (1212 272)  routing T_23_17.sp4_h_r_8 <X> T_23_17.lc_trk_g0_0
 (10 1)  (1208 273)  (1208 273)  routing T_23_17.sp4_h_r_8 <X> T_23_17.sp4_v_b_1
 (15 1)  (1213 273)  (1213 273)  routing T_23_17.sp4_h_r_8 <X> T_23_17.lc_trk_g0_0
 (16 1)  (1214 273)  (1214 273)  routing T_23_17.sp4_h_r_8 <X> T_23_17.lc_trk_g0_0
 (17 1)  (1215 273)  (1215 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (21 2)  (1219 274)  (1219 274)  routing T_23_17.wire_logic_cluster/lc_7/out <X> T_23_17.lc_trk_g0_7
 (22 2)  (1220 274)  (1220 274)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (22 4)  (1220 276)  (1220 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (1221 276)  (1221 276)  routing T_23_17.sp4_h_r_3 <X> T_23_17.lc_trk_g1_3
 (24 4)  (1222 276)  (1222 276)  routing T_23_17.sp4_h_r_3 <X> T_23_17.lc_trk_g1_3
 (21 5)  (1219 277)  (1219 277)  routing T_23_17.sp4_h_r_3 <X> T_23_17.lc_trk_g1_3
 (15 6)  (1213 278)  (1213 278)  routing T_23_17.sp4_h_r_5 <X> T_23_17.lc_trk_g1_5
 (16 6)  (1214 278)  (1214 278)  routing T_23_17.sp4_h_r_5 <X> T_23_17.lc_trk_g1_5
 (17 6)  (1215 278)  (1215 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (11 7)  (1209 279)  (1209 279)  routing T_23_17.sp4_h_r_5 <X> T_23_17.sp4_h_l_40
 (18 7)  (1216 279)  (1216 279)  routing T_23_17.sp4_h_r_5 <X> T_23_17.lc_trk_g1_5
 (28 8)  (1226 280)  (1226 280)  routing T_23_17.lc_trk_g2_5 <X> T_23_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 280)  (1227 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1228 280)  (1228 280)  routing T_23_17.lc_trk_g2_5 <X> T_23_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 280)  (1230 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1231 280)  (1231 280)  routing T_23_17.lc_trk_g3_2 <X> T_23_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (1232 280)  (1232 280)  routing T_23_17.lc_trk_g3_2 <X> T_23_17.wire_logic_cluster/lc_4/in_3
 (37 8)  (1235 280)  (1235 280)  LC_4 Logic Functioning bit
 (39 8)  (1237 280)  (1237 280)  LC_4 Logic Functioning bit
 (43 8)  (1241 280)  (1241 280)  LC_4 Logic Functioning bit
 (29 9)  (1227 281)  (1227 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (1229 281)  (1229 281)  routing T_23_17.lc_trk_g3_2 <X> T_23_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (1230 281)  (1230 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (1232 281)  (1232 281)  routing T_23_17.lc_trk_g1_3 <X> T_23_17.input_2_4
 (35 9)  (1233 281)  (1233 281)  routing T_23_17.lc_trk_g1_3 <X> T_23_17.input_2_4
 (41 9)  (1239 281)  (1239 281)  LC_4 Logic Functioning bit
 (5 10)  (1203 282)  (1203 282)  routing T_23_17.sp4_h_r_3 <X> T_23_17.sp4_h_l_43
 (16 10)  (1214 282)  (1214 282)  routing T_23_17.sp4_v_t_16 <X> T_23_17.lc_trk_g2_5
 (17 10)  (1215 282)  (1215 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (1216 282)  (1216 282)  routing T_23_17.sp4_v_t_16 <X> T_23_17.lc_trk_g2_5
 (26 10)  (1224 282)  (1224 282)  routing T_23_17.lc_trk_g0_7 <X> T_23_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (1225 282)  (1225 282)  routing T_23_17.lc_trk_g1_5 <X> T_23_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 282)  (1227 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1228 282)  (1228 282)  routing T_23_17.lc_trk_g1_5 <X> T_23_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (1229 282)  (1229 282)  routing T_23_17.lc_trk_g3_5 <X> T_23_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (1230 282)  (1230 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1231 282)  (1231 282)  routing T_23_17.lc_trk_g3_5 <X> T_23_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (1232 282)  (1232 282)  routing T_23_17.lc_trk_g3_5 <X> T_23_17.wire_logic_cluster/lc_5/in_3
 (37 10)  (1235 282)  (1235 282)  LC_5 Logic Functioning bit
 (39 10)  (1237 282)  (1237 282)  LC_5 Logic Functioning bit
 (40 10)  (1238 282)  (1238 282)  LC_5 Logic Functioning bit
 (41 10)  (1239 282)  (1239 282)  LC_5 Logic Functioning bit
 (43 10)  (1241 282)  (1241 282)  LC_5 Logic Functioning bit
 (50 10)  (1248 282)  (1248 282)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (1202 283)  (1202 283)  routing T_23_17.sp4_h_r_3 <X> T_23_17.sp4_h_l_43
 (26 11)  (1224 283)  (1224 283)  routing T_23_17.lc_trk_g0_7 <X> T_23_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 283)  (1227 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (40 11)  (1238 283)  (1238 283)  LC_5 Logic Functioning bit
 (41 11)  (1239 283)  (1239 283)  LC_5 Logic Functioning bit
 (43 11)  (1241 283)  (1241 283)  LC_5 Logic Functioning bit
 (25 12)  (1223 284)  (1223 284)  routing T_23_17.sp4_h_r_42 <X> T_23_17.lc_trk_g3_2
 (22 13)  (1220 285)  (1220 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1221 285)  (1221 285)  routing T_23_17.sp4_h_r_42 <X> T_23_17.lc_trk_g3_2
 (24 13)  (1222 285)  (1222 285)  routing T_23_17.sp4_h_r_42 <X> T_23_17.lc_trk_g3_2
 (25 13)  (1223 285)  (1223 285)  routing T_23_17.sp4_h_r_42 <X> T_23_17.lc_trk_g3_2
 (17 14)  (1215 286)  (1215 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (29 14)  (1227 286)  (1227 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1230 286)  (1230 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (1232 286)  (1232 286)  routing T_23_17.lc_trk_g1_3 <X> T_23_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (1233 286)  (1233 286)  routing T_23_17.lc_trk_g2_5 <X> T_23_17.input_2_7
 (41 14)  (1239 286)  (1239 286)  LC_7 Logic Functioning bit
 (43 14)  (1241 286)  (1241 286)  LC_7 Logic Functioning bit
 (26 15)  (1224 287)  (1224 287)  routing T_23_17.lc_trk_g3_2 <X> T_23_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (1225 287)  (1225 287)  routing T_23_17.lc_trk_g3_2 <X> T_23_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (1226 287)  (1226 287)  routing T_23_17.lc_trk_g3_2 <X> T_23_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 287)  (1227 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (1229 287)  (1229 287)  routing T_23_17.lc_trk_g1_3 <X> T_23_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (1230 287)  (1230 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (1231 287)  (1231 287)  routing T_23_17.lc_trk_g2_5 <X> T_23_17.input_2_7
 (36 15)  (1234 287)  (1234 287)  LC_7 Logic Functioning bit
 (37 15)  (1235 287)  (1235 287)  LC_7 Logic Functioning bit
 (38 15)  (1236 287)  (1236 287)  LC_7 Logic Functioning bit
 (39 15)  (1237 287)  (1237 287)  LC_7 Logic Functioning bit
 (40 15)  (1238 287)  (1238 287)  LC_7 Logic Functioning bit


LogicTile_24_17

 (21 0)  (1273 272)  (1273 272)  routing T_24_17.wire_logic_cluster/lc_3/out <X> T_24_17.lc_trk_g0_3
 (22 0)  (1274 272)  (1274 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (1279 272)  (1279 272)  routing T_24_17.lc_trk_g1_4 <X> T_24_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 272)  (1281 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1282 272)  (1282 272)  routing T_24_17.lc_trk_g1_4 <X> T_24_17.wire_logic_cluster/lc_0/in_1
 (44 0)  (1296 272)  (1296 272)  LC_0 Logic Functioning bit
 (32 1)  (1284 273)  (1284 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (1285 273)  (1285 273)  routing T_24_17.lc_trk_g2_2 <X> T_24_17.input_2_0
 (35 1)  (1287 273)  (1287 273)  routing T_24_17.lc_trk_g2_2 <X> T_24_17.input_2_0
 (0 2)  (1252 274)  (1252 274)  routing T_24_17.glb_netwk_3 <X> T_24_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 274)  (1254 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (29 2)  (1281 274)  (1281 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1282 274)  (1282 274)  routing T_24_17.lc_trk_g0_4 <X> T_24_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (1284 274)  (1284 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 274)  (1288 274)  LC_1 Logic Functioning bit
 (37 2)  (1289 274)  (1289 274)  LC_1 Logic Functioning bit
 (38 2)  (1290 274)  (1290 274)  LC_1 Logic Functioning bit
 (39 2)  (1291 274)  (1291 274)  LC_1 Logic Functioning bit
 (44 2)  (1296 274)  (1296 274)  LC_1 Logic Functioning bit
 (0 3)  (1252 275)  (1252 275)  routing T_24_17.glb_netwk_3 <X> T_24_17.wire_logic_cluster/lc_7/clk
 (15 3)  (1267 275)  (1267 275)  routing T_24_17.bot_op_4 <X> T_24_17.lc_trk_g0_4
 (17 3)  (1269 275)  (1269 275)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (40 3)  (1292 275)  (1292 275)  LC_1 Logic Functioning bit
 (41 3)  (1293 275)  (1293 275)  LC_1 Logic Functioning bit
 (42 3)  (1294 275)  (1294 275)  LC_1 Logic Functioning bit
 (43 3)  (1295 275)  (1295 275)  LC_1 Logic Functioning bit
 (1 4)  (1253 276)  (1253 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (22 4)  (1274 276)  (1274 276)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (1276 276)  (1276 276)  routing T_24_17.bot_op_3 <X> T_24_17.lc_trk_g1_3
 (25 4)  (1277 276)  (1277 276)  routing T_24_17.wire_logic_cluster/lc_2/out <X> T_24_17.lc_trk_g1_2
 (27 4)  (1279 276)  (1279 276)  routing T_24_17.lc_trk_g1_2 <X> T_24_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 276)  (1281 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1284 276)  (1284 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 276)  (1288 276)  LC_2 Logic Functioning bit
 (37 4)  (1289 276)  (1289 276)  LC_2 Logic Functioning bit
 (38 4)  (1290 276)  (1290 276)  LC_2 Logic Functioning bit
 (39 4)  (1291 276)  (1291 276)  LC_2 Logic Functioning bit
 (44 4)  (1296 276)  (1296 276)  LC_2 Logic Functioning bit
 (45 4)  (1297 276)  (1297 276)  LC_2 Logic Functioning bit
 (22 5)  (1274 277)  (1274 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1282 277)  (1282 277)  routing T_24_17.lc_trk_g1_2 <X> T_24_17.wire_logic_cluster/lc_2/in_1
 (40 5)  (1292 277)  (1292 277)  LC_2 Logic Functioning bit
 (41 5)  (1293 277)  (1293 277)  LC_2 Logic Functioning bit
 (42 5)  (1294 277)  (1294 277)  LC_2 Logic Functioning bit
 (43 5)  (1295 277)  (1295 277)  LC_2 Logic Functioning bit
 (27 6)  (1279 278)  (1279 278)  routing T_24_17.lc_trk_g1_3 <X> T_24_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 278)  (1281 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1284 278)  (1284 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (1289 278)  (1289 278)  LC_3 Logic Functioning bit
 (39 6)  (1291 278)  (1291 278)  LC_3 Logic Functioning bit
 (45 6)  (1297 278)  (1297 278)  LC_3 Logic Functioning bit
 (14 7)  (1266 279)  (1266 279)  routing T_24_17.top_op_4 <X> T_24_17.lc_trk_g1_4
 (15 7)  (1267 279)  (1267 279)  routing T_24_17.top_op_4 <X> T_24_17.lc_trk_g1_4
 (17 7)  (1269 279)  (1269 279)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (26 7)  (1278 279)  (1278 279)  routing T_24_17.lc_trk_g0_3 <X> T_24_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 279)  (1281 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (1282 279)  (1282 279)  routing T_24_17.lc_trk_g1_3 <X> T_24_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (1284 279)  (1284 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (1285 279)  (1285 279)  routing T_24_17.lc_trk_g2_1 <X> T_24_17.input_2_3
 (42 7)  (1294 279)  (1294 279)  LC_3 Logic Functioning bit
 (16 8)  (1268 280)  (1268 280)  routing T_24_17.sp4_v_t_12 <X> T_24_17.lc_trk_g2_1
 (17 8)  (1269 280)  (1269 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (1270 280)  (1270 280)  routing T_24_17.sp4_v_t_12 <X> T_24_17.lc_trk_g2_1
 (22 9)  (1274 281)  (1274 281)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (1276 281)  (1276 281)  routing T_24_17.tnl_op_2 <X> T_24_17.lc_trk_g2_2
 (25 9)  (1277 281)  (1277 281)  routing T_24_17.tnl_op_2 <X> T_24_17.lc_trk_g2_2


LogicTile_27_17

 (19 3)  (1421 275)  (1421 275)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (4 7)  (1406 279)  (1406 279)  routing T_27_17.sp4_v_b_10 <X> T_27_17.sp4_h_l_38
 (13 7)  (1415 279)  (1415 279)  routing T_27_17.sp4_v_b_0 <X> T_27_17.sp4_h_l_40
 (12 10)  (1414 282)  (1414 282)  routing T_27_17.sp4_v_b_8 <X> T_27_17.sp4_h_l_45
 (3 11)  (1405 283)  (1405 283)  routing T_27_17.sp12_v_b_1 <X> T_27_17.sp12_h_l_22


IO_Tile_0_16

 (6 0)  (11 256)  (11 256)  routing T_0_16.span4_horz_9 <X> T_0_16.lc_trk_g0_1
 (7 0)  (10 256)  (10 256)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_9 lc_trk_g0_1
 (8 0)  (9 256)  (9 256)  routing T_0_16.span4_horz_9 <X> T_0_16.lc_trk_g0_1
 (8 1)  (9 257)  (9 257)  routing T_0_16.span4_horz_9 <X> T_0_16.lc_trk_g0_1
 (15 4)  (2 260)  (2 260)  Enable bit of Mux _fablink/Mux => lc_trk_g0_1 wire_gbuf/in


LogicTile_3_16

 (26 12)  (152 268)  (152 268)  routing T_3_16.lc_trk_g3_5 <X> T_3_16.wire_logic_cluster/lc_6/in_0
 (37 12)  (163 268)  (163 268)  LC_6 Logic Functioning bit
 (39 12)  (165 268)  (165 268)  LC_6 Logic Functioning bit
 (40 12)  (166 268)  (166 268)  LC_6 Logic Functioning bit
 (42 12)  (168 268)  (168 268)  LC_6 Logic Functioning bit
 (27 13)  (153 269)  (153 269)  routing T_3_16.lc_trk_g3_5 <X> T_3_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (154 269)  (154 269)  routing T_3_16.lc_trk_g3_5 <X> T_3_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 269)  (155 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (36 13)  (162 269)  (162 269)  LC_6 Logic Functioning bit
 (38 13)  (164 269)  (164 269)  LC_6 Logic Functioning bit
 (41 13)  (167 269)  (167 269)  LC_6 Logic Functioning bit
 (43 13)  (169 269)  (169 269)  LC_6 Logic Functioning bit
 (47 13)  (173 269)  (173 269)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (17 14)  (143 270)  (143 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (144 271)  (144 271)  routing T_3_16.sp4_r_v_b_45 <X> T_3_16.lc_trk_g3_5


LogicTile_5_16

 (3 14)  (237 270)  (237 270)  routing T_5_16.sp12_h_r_1 <X> T_5_16.sp12_v_t_22
 (3 15)  (237 271)  (237 271)  routing T_5_16.sp12_h_r_1 <X> T_5_16.sp12_v_t_22


LogicTile_17_16

 (3 10)  (877 266)  (877 266)  routing T_17_16.sp12_h_r_1 <X> T_17_16.sp12_h_l_22
 (3 11)  (877 267)  (877 267)  routing T_17_16.sp12_h_r_1 <X> T_17_16.sp12_h_l_22


LogicTile_18_16

 (17 0)  (945 256)  (945 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (18 1)  (946 257)  (946 257)  routing T_18_16.sp4_r_v_b_34 <X> T_18_16.lc_trk_g0_1
 (25 10)  (953 266)  (953 266)  routing T_18_16.sp4_v_b_38 <X> T_18_16.lc_trk_g2_6
 (22 11)  (950 267)  (950 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (951 267)  (951 267)  routing T_18_16.sp4_v_b_38 <X> T_18_16.lc_trk_g2_6
 (25 11)  (953 267)  (953 267)  routing T_18_16.sp4_v_b_38 <X> T_18_16.lc_trk_g2_6
 (22 14)  (950 270)  (950 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (951 270)  (951 270)  routing T_18_16.sp4_v_b_47 <X> T_18_16.lc_trk_g3_7
 (24 14)  (952 270)  (952 270)  routing T_18_16.sp4_v_b_47 <X> T_18_16.lc_trk_g3_7
 (26 14)  (954 270)  (954 270)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (955 270)  (955 270)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 270)  (956 270)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 270)  (957 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 270)  (958 270)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (959 270)  (959 270)  routing T_18_16.lc_trk_g2_6 <X> T_18_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 270)  (960 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 270)  (961 270)  routing T_18_16.lc_trk_g2_6 <X> T_18_16.wire_logic_cluster/lc_7/in_3
 (37 14)  (965 270)  (965 270)  LC_7 Logic Functioning bit
 (38 14)  (966 270)  (966 270)  LC_7 Logic Functioning bit
 (39 14)  (967 270)  (967 270)  LC_7 Logic Functioning bit
 (40 14)  (968 270)  (968 270)  LC_7 Logic Functioning bit
 (41 14)  (969 270)  (969 270)  LC_7 Logic Functioning bit
 (42 14)  (970 270)  (970 270)  LC_7 Logic Functioning bit
 (14 15)  (942 271)  (942 271)  routing T_18_16.sp4_r_v_b_44 <X> T_18_16.lc_trk_g3_4
 (17 15)  (945 271)  (945 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (27 15)  (955 271)  (955 271)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 271)  (956 271)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 271)  (957 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 271)  (958 271)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (959 271)  (959 271)  routing T_18_16.lc_trk_g2_6 <X> T_18_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 271)  (960 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (964 271)  (964 271)  LC_7 Logic Functioning bit
 (39 15)  (967 271)  (967 271)  LC_7 Logic Functioning bit
 (40 15)  (968 271)  (968 271)  LC_7 Logic Functioning bit
 (41 15)  (969 271)  (969 271)  LC_7 Logic Functioning bit
 (42 15)  (970 271)  (970 271)  LC_7 Logic Functioning bit


LogicTile_19_16

 (22 0)  (1004 256)  (1004 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (1005 256)  (1005 256)  routing T_19_16.sp4_v_b_19 <X> T_19_16.lc_trk_g0_3
 (24 0)  (1006 256)  (1006 256)  routing T_19_16.sp4_v_b_19 <X> T_19_16.lc_trk_g0_3
 (26 2)  (1008 258)  (1008 258)  routing T_19_16.lc_trk_g3_4 <X> T_19_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (1009 258)  (1009 258)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 258)  (1010 258)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 258)  (1011 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 258)  (1012 258)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 258)  (1013 258)  routing T_19_16.lc_trk_g3_5 <X> T_19_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 258)  (1014 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 258)  (1015 258)  routing T_19_16.lc_trk_g3_5 <X> T_19_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 258)  (1016 258)  routing T_19_16.lc_trk_g3_5 <X> T_19_16.wire_logic_cluster/lc_1/in_3
 (37 2)  (1019 258)  (1019 258)  LC_1 Logic Functioning bit
 (38 2)  (1020 258)  (1020 258)  LC_1 Logic Functioning bit
 (39 2)  (1021 258)  (1021 258)  LC_1 Logic Functioning bit
 (40 2)  (1022 258)  (1022 258)  LC_1 Logic Functioning bit
 (41 2)  (1023 258)  (1023 258)  LC_1 Logic Functioning bit
 (42 2)  (1024 258)  (1024 258)  LC_1 Logic Functioning bit
 (27 3)  (1009 259)  (1009 259)  routing T_19_16.lc_trk_g3_4 <X> T_19_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 259)  (1010 259)  routing T_19_16.lc_trk_g3_4 <X> T_19_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 259)  (1011 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 259)  (1012 259)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.wire_logic_cluster/lc_1/in_1
 (32 3)  (1014 259)  (1014 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (1017 259)  (1017 259)  routing T_19_16.lc_trk_g0_3 <X> T_19_16.input_2_1
 (36 3)  (1018 259)  (1018 259)  LC_1 Logic Functioning bit
 (40 3)  (1022 259)  (1022 259)  LC_1 Logic Functioning bit
 (41 3)  (1023 259)  (1023 259)  LC_1 Logic Functioning bit
 (42 3)  (1024 259)  (1024 259)  LC_1 Logic Functioning bit
 (43 3)  (1025 259)  (1025 259)  LC_1 Logic Functioning bit
 (26 4)  (1008 260)  (1008 260)  routing T_19_16.lc_trk_g2_6 <X> T_19_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (1009 260)  (1009 260)  routing T_19_16.lc_trk_g3_0 <X> T_19_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (1010 260)  (1010 260)  routing T_19_16.lc_trk_g3_0 <X> T_19_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 260)  (1011 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 260)  (1014 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 260)  (1015 260)  routing T_19_16.lc_trk_g2_1 <X> T_19_16.wire_logic_cluster/lc_2/in_3
 (37 4)  (1019 260)  (1019 260)  LC_2 Logic Functioning bit
 (40 4)  (1022 260)  (1022 260)  LC_2 Logic Functioning bit
 (42 4)  (1024 260)  (1024 260)  LC_2 Logic Functioning bit
 (26 5)  (1008 261)  (1008 261)  routing T_19_16.lc_trk_g2_6 <X> T_19_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 261)  (1010 261)  routing T_19_16.lc_trk_g2_6 <X> T_19_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 261)  (1011 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (1014 261)  (1014 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (1015 261)  (1015 261)  routing T_19_16.lc_trk_g2_2 <X> T_19_16.input_2_2
 (35 5)  (1017 261)  (1017 261)  routing T_19_16.lc_trk_g2_2 <X> T_19_16.input_2_2
 (37 5)  (1019 261)  (1019 261)  LC_2 Logic Functioning bit
 (41 5)  (1023 261)  (1023 261)  LC_2 Logic Functioning bit
 (43 5)  (1025 261)  (1025 261)  LC_2 Logic Functioning bit
 (15 8)  (997 264)  (997 264)  routing T_19_16.sp4_v_t_28 <X> T_19_16.lc_trk_g2_1
 (16 8)  (998 264)  (998 264)  routing T_19_16.sp4_v_t_28 <X> T_19_16.lc_trk_g2_1
 (17 8)  (999 264)  (999 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 9)  (1004 265)  (1004 265)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (1005 265)  (1005 265)  routing T_19_16.sp12_v_b_18 <X> T_19_16.lc_trk_g2_2
 (25 9)  (1007 265)  (1007 265)  routing T_19_16.sp12_v_b_18 <X> T_19_16.lc_trk_g2_2
 (25 10)  (1007 266)  (1007 266)  routing T_19_16.rgt_op_6 <X> T_19_16.lc_trk_g2_6
 (27 10)  (1009 266)  (1009 266)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 266)  (1010 266)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 266)  (1011 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 266)  (1012 266)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 266)  (1013 266)  routing T_19_16.lc_trk_g3_5 <X> T_19_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 266)  (1014 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 266)  (1015 266)  routing T_19_16.lc_trk_g3_5 <X> T_19_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 266)  (1016 266)  routing T_19_16.lc_trk_g3_5 <X> T_19_16.wire_logic_cluster/lc_5/in_3
 (22 11)  (1004 267)  (1004 267)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (1006 267)  (1006 267)  routing T_19_16.rgt_op_6 <X> T_19_16.lc_trk_g2_6
 (28 11)  (1010 267)  (1010 267)  routing T_19_16.lc_trk_g2_1 <X> T_19_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 267)  (1011 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 267)  (1012 267)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.wire_logic_cluster/lc_5/in_1
 (32 11)  (1014 267)  (1014 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (1015 267)  (1015 267)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.input_2_5
 (34 11)  (1016 267)  (1016 267)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.input_2_5
 (35 11)  (1017 267)  (1017 267)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.input_2_5
 (40 11)  (1022 267)  (1022 267)  LC_5 Logic Functioning bit
 (43 11)  (1025 267)  (1025 267)  LC_5 Logic Functioning bit
 (25 12)  (1007 268)  (1007 268)  routing T_19_16.sp4_v_t_23 <X> T_19_16.lc_trk_g3_2
 (26 12)  (1008 268)  (1008 268)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.wire_logic_cluster/lc_6/in_0
 (28 12)  (1010 268)  (1010 268)  routing T_19_16.lc_trk_g2_1 <X> T_19_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 268)  (1011 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 268)  (1014 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 268)  (1015 268)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 268)  (1016 268)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (1017 268)  (1017 268)  routing T_19_16.lc_trk_g3_5 <X> T_19_16.input_2_6
 (36 12)  (1018 268)  (1018 268)  LC_6 Logic Functioning bit
 (38 12)  (1020 268)  (1020 268)  LC_6 Logic Functioning bit
 (40 12)  (1022 268)  (1022 268)  LC_6 Logic Functioning bit
 (14 13)  (996 269)  (996 269)  routing T_19_16.sp4_r_v_b_40 <X> T_19_16.lc_trk_g3_0
 (17 13)  (999 269)  (999 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (1004 269)  (1004 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (1005 269)  (1005 269)  routing T_19_16.sp4_v_t_23 <X> T_19_16.lc_trk_g3_2
 (25 13)  (1007 269)  (1007 269)  routing T_19_16.sp4_v_t_23 <X> T_19_16.lc_trk_g3_2
 (26 13)  (1008 269)  (1008 269)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 269)  (1009 269)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 269)  (1010 269)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 269)  (1011 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 269)  (1013 269)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (1014 269)  (1014 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (1015 269)  (1015 269)  routing T_19_16.lc_trk_g3_5 <X> T_19_16.input_2_6
 (34 13)  (1016 269)  (1016 269)  routing T_19_16.lc_trk_g3_5 <X> T_19_16.input_2_6
 (36 13)  (1018 269)  (1018 269)  LC_6 Logic Functioning bit
 (39 13)  (1021 269)  (1021 269)  LC_6 Logic Functioning bit
 (40 13)  (1022 269)  (1022 269)  LC_6 Logic Functioning bit
 (41 13)  (1023 269)  (1023 269)  LC_6 Logic Functioning bit
 (42 13)  (1024 269)  (1024 269)  LC_6 Logic Functioning bit
 (43 13)  (1025 269)  (1025 269)  LC_6 Logic Functioning bit
 (16 14)  (998 270)  (998 270)  routing T_19_16.sp4_v_b_37 <X> T_19_16.lc_trk_g3_5
 (17 14)  (999 270)  (999 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1000 270)  (1000 270)  routing T_19_16.sp4_v_b_37 <X> T_19_16.lc_trk_g3_5
 (22 14)  (1004 270)  (1004 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (27 14)  (1009 270)  (1009 270)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 270)  (1010 270)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 270)  (1011 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 270)  (1012 270)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 270)  (1013 270)  routing T_19_16.lc_trk_g3_5 <X> T_19_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 270)  (1014 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 270)  (1015 270)  routing T_19_16.lc_trk_g3_5 <X> T_19_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 270)  (1016 270)  routing T_19_16.lc_trk_g3_5 <X> T_19_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 270)  (1018 270)  LC_7 Logic Functioning bit
 (37 14)  (1019 270)  (1019 270)  LC_7 Logic Functioning bit
 (39 14)  (1021 270)  (1021 270)  LC_7 Logic Functioning bit
 (43 14)  (1025 270)  (1025 270)  LC_7 Logic Functioning bit
 (16 15)  (998 271)  (998 271)  routing T_19_16.sp12_v_b_12 <X> T_19_16.lc_trk_g3_4
 (17 15)  (999 271)  (999 271)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (18 15)  (1000 271)  (1000 271)  routing T_19_16.sp4_v_b_37 <X> T_19_16.lc_trk_g3_5
 (28 15)  (1010 271)  (1010 271)  routing T_19_16.lc_trk_g2_1 <X> T_19_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 271)  (1011 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 271)  (1012 271)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.wire_logic_cluster/lc_7/in_1
 (32 15)  (1014 271)  (1014 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (1015 271)  (1015 271)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.input_2_7
 (34 15)  (1016 271)  (1016 271)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.input_2_7
 (35 15)  (1017 271)  (1017 271)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.input_2_7
 (39 15)  (1021 271)  (1021 271)  LC_7 Logic Functioning bit
 (41 15)  (1023 271)  (1023 271)  LC_7 Logic Functioning bit
 (43 15)  (1025 271)  (1025 271)  LC_7 Logic Functioning bit


LogicTile_20_16

 (0 2)  (1036 258)  (1036 258)  routing T_20_16.glb_netwk_3 <X> T_20_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 258)  (1038 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (1051 258)  (1051 258)  routing T_20_16.lft_op_5 <X> T_20_16.lc_trk_g0_5
 (17 2)  (1053 258)  (1053 258)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1054 258)  (1054 258)  routing T_20_16.lft_op_5 <X> T_20_16.lc_trk_g0_5
 (22 2)  (1058 258)  (1058 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (1059 258)  (1059 258)  routing T_20_16.sp4_v_b_23 <X> T_20_16.lc_trk_g0_7
 (24 2)  (1060 258)  (1060 258)  routing T_20_16.sp4_v_b_23 <X> T_20_16.lc_trk_g0_7
 (0 3)  (1036 259)  (1036 259)  routing T_20_16.glb_netwk_3 <X> T_20_16.wire_logic_cluster/lc_7/clk
 (1 4)  (1037 260)  (1037 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (15 6)  (1051 262)  (1051 262)  routing T_20_16.sp4_h_r_13 <X> T_20_16.lc_trk_g1_5
 (16 6)  (1052 262)  (1052 262)  routing T_20_16.sp4_h_r_13 <X> T_20_16.lc_trk_g1_5
 (17 6)  (1053 262)  (1053 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1054 262)  (1054 262)  routing T_20_16.sp4_h_r_13 <X> T_20_16.lc_trk_g1_5
 (26 6)  (1062 262)  (1062 262)  routing T_20_16.lc_trk_g3_6 <X> T_20_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (1063 262)  (1063 262)  routing T_20_16.lc_trk_g1_5 <X> T_20_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 262)  (1065 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 262)  (1066 262)  routing T_20_16.lc_trk_g1_5 <X> T_20_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 262)  (1067 262)  routing T_20_16.lc_trk_g2_4 <X> T_20_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 262)  (1068 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 262)  (1069 262)  routing T_20_16.lc_trk_g2_4 <X> T_20_16.wire_logic_cluster/lc_3/in_3
 (35 6)  (1071 262)  (1071 262)  routing T_20_16.lc_trk_g0_5 <X> T_20_16.input_2_3
 (36 6)  (1072 262)  (1072 262)  LC_3 Logic Functioning bit
 (37 6)  (1073 262)  (1073 262)  LC_3 Logic Functioning bit
 (39 6)  (1075 262)  (1075 262)  LC_3 Logic Functioning bit
 (40 6)  (1076 262)  (1076 262)  LC_3 Logic Functioning bit
 (42 6)  (1078 262)  (1078 262)  LC_3 Logic Functioning bit
 (43 6)  (1079 262)  (1079 262)  LC_3 Logic Functioning bit
 (45 6)  (1081 262)  (1081 262)  LC_3 Logic Functioning bit
 (47 6)  (1083 262)  (1083 262)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (19 7)  (1055 263)  (1055 263)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (26 7)  (1062 263)  (1062 263)  routing T_20_16.lc_trk_g3_6 <X> T_20_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (1063 263)  (1063 263)  routing T_20_16.lc_trk_g3_6 <X> T_20_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 263)  (1064 263)  routing T_20_16.lc_trk_g3_6 <X> T_20_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 263)  (1065 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (1068 263)  (1068 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (37 7)  (1073 263)  (1073 263)  LC_3 Logic Functioning bit
 (39 7)  (1075 263)  (1075 263)  LC_3 Logic Functioning bit
 (15 11)  (1051 267)  (1051 267)  routing T_20_16.sp4_v_t_33 <X> T_20_16.lc_trk_g2_4
 (16 11)  (1052 267)  (1052 267)  routing T_20_16.sp4_v_t_33 <X> T_20_16.lc_trk_g2_4
 (17 11)  (1053 267)  (1053 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (15 12)  (1051 268)  (1051 268)  routing T_20_16.sp4_h_r_41 <X> T_20_16.lc_trk_g3_1
 (16 12)  (1052 268)  (1052 268)  routing T_20_16.sp4_h_r_41 <X> T_20_16.lc_trk_g3_1
 (17 12)  (1053 268)  (1053 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1054 268)  (1054 268)  routing T_20_16.sp4_h_r_41 <X> T_20_16.lc_trk_g3_1
 (27 12)  (1063 268)  (1063 268)  routing T_20_16.lc_trk_g3_4 <X> T_20_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (1064 268)  (1064 268)  routing T_20_16.lc_trk_g3_4 <X> T_20_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 268)  (1065 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 268)  (1066 268)  routing T_20_16.lc_trk_g3_4 <X> T_20_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 268)  (1067 268)  routing T_20_16.lc_trk_g0_7 <X> T_20_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 268)  (1068 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (1071 268)  (1071 268)  routing T_20_16.lc_trk_g3_5 <X> T_20_16.input_2_6
 (37 12)  (1073 268)  (1073 268)  LC_6 Logic Functioning bit
 (39 12)  (1075 268)  (1075 268)  LC_6 Logic Functioning bit
 (40 12)  (1076 268)  (1076 268)  LC_6 Logic Functioning bit
 (42 12)  (1078 268)  (1078 268)  LC_6 Logic Functioning bit
 (43 12)  (1079 268)  (1079 268)  LC_6 Logic Functioning bit
 (18 13)  (1054 269)  (1054 269)  routing T_20_16.sp4_h_r_41 <X> T_20_16.lc_trk_g3_1
 (27 13)  (1063 269)  (1063 269)  routing T_20_16.lc_trk_g3_1 <X> T_20_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 269)  (1064 269)  routing T_20_16.lc_trk_g3_1 <X> T_20_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 269)  (1065 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 269)  (1067 269)  routing T_20_16.lc_trk_g0_7 <X> T_20_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (1068 269)  (1068 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (1069 269)  (1069 269)  routing T_20_16.lc_trk_g3_5 <X> T_20_16.input_2_6
 (34 13)  (1070 269)  (1070 269)  routing T_20_16.lc_trk_g3_5 <X> T_20_16.input_2_6
 (36 13)  (1072 269)  (1072 269)  LC_6 Logic Functioning bit
 (37 13)  (1073 269)  (1073 269)  LC_6 Logic Functioning bit
 (38 13)  (1074 269)  (1074 269)  LC_6 Logic Functioning bit
 (41 13)  (1077 269)  (1077 269)  LC_6 Logic Functioning bit
 (42 13)  (1078 269)  (1078 269)  LC_6 Logic Functioning bit
 (43 13)  (1079 269)  (1079 269)  LC_6 Logic Functioning bit
 (14 14)  (1050 270)  (1050 270)  routing T_20_16.sp4_v_b_36 <X> T_20_16.lc_trk_g3_4
 (16 14)  (1052 270)  (1052 270)  routing T_20_16.sp12_v_t_10 <X> T_20_16.lc_trk_g3_5
 (17 14)  (1053 270)  (1053 270)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (25 14)  (1061 270)  (1061 270)  routing T_20_16.sp4_v_b_30 <X> T_20_16.lc_trk_g3_6
 (14 15)  (1050 271)  (1050 271)  routing T_20_16.sp4_v_b_36 <X> T_20_16.lc_trk_g3_4
 (16 15)  (1052 271)  (1052 271)  routing T_20_16.sp4_v_b_36 <X> T_20_16.lc_trk_g3_4
 (17 15)  (1053 271)  (1053 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (1058 271)  (1058 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (1059 271)  (1059 271)  routing T_20_16.sp4_v_b_30 <X> T_20_16.lc_trk_g3_6


LogicTile_21_16

 (25 4)  (1115 260)  (1115 260)  routing T_21_16.bnr_op_2 <X> T_21_16.lc_trk_g1_2
 (22 5)  (1112 261)  (1112 261)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (1115 261)  (1115 261)  routing T_21_16.bnr_op_2 <X> T_21_16.lc_trk_g1_2
 (9 6)  (1099 262)  (1099 262)  routing T_21_16.sp4_v_b_4 <X> T_21_16.sp4_h_l_41
 (25 6)  (1115 262)  (1115 262)  routing T_21_16.bnr_op_6 <X> T_21_16.lc_trk_g1_6
 (22 7)  (1112 263)  (1112 263)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (1115 263)  (1115 263)  routing T_21_16.bnr_op_6 <X> T_21_16.lc_trk_g1_6
 (27 8)  (1117 264)  (1117 264)  routing T_21_16.lc_trk_g1_2 <X> T_21_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 264)  (1119 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 264)  (1121 264)  routing T_21_16.lc_trk_g1_6 <X> T_21_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 264)  (1122 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 264)  (1124 264)  routing T_21_16.lc_trk_g1_6 <X> T_21_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (1125 264)  (1125 264)  routing T_21_16.lc_trk_g2_4 <X> T_21_16.input_2_4
 (37 8)  (1127 264)  (1127 264)  LC_4 Logic Functioning bit
 (40 8)  (1130 264)  (1130 264)  LC_4 Logic Functioning bit
 (42 8)  (1132 264)  (1132 264)  LC_4 Logic Functioning bit
 (46 8)  (1136 264)  (1136 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (1112 265)  (1112 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1115 265)  (1115 265)  routing T_21_16.sp4_r_v_b_34 <X> T_21_16.lc_trk_g2_2
 (26 9)  (1116 265)  (1116 265)  routing T_21_16.lc_trk_g2_2 <X> T_21_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (1118 265)  (1118 265)  routing T_21_16.lc_trk_g2_2 <X> T_21_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 265)  (1119 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (1120 265)  (1120 265)  routing T_21_16.lc_trk_g1_2 <X> T_21_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (1121 265)  (1121 265)  routing T_21_16.lc_trk_g1_6 <X> T_21_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (1122 265)  (1122 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (1123 265)  (1123 265)  routing T_21_16.lc_trk_g2_4 <X> T_21_16.input_2_4
 (36 9)  (1126 265)  (1126 265)  LC_4 Logic Functioning bit
 (39 9)  (1129 265)  (1129 265)  LC_4 Logic Functioning bit
 (40 9)  (1130 265)  (1130 265)  LC_4 Logic Functioning bit
 (41 9)  (1131 265)  (1131 265)  LC_4 Logic Functioning bit
 (43 9)  (1133 265)  (1133 265)  LC_4 Logic Functioning bit
 (16 11)  (1106 267)  (1106 267)  routing T_21_16.sp12_v_b_12 <X> T_21_16.lc_trk_g2_4
 (17 11)  (1107 267)  (1107 267)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4


LogicTile_22_16

 (26 0)  (1170 256)  (1170 256)  routing T_22_16.lc_trk_g2_4 <X> T_22_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (1171 256)  (1171 256)  routing T_22_16.lc_trk_g3_0 <X> T_22_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (1172 256)  (1172 256)  routing T_22_16.lc_trk_g3_0 <X> T_22_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 256)  (1173 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 256)  (1176 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 256)  (1177 256)  routing T_22_16.lc_trk_g3_2 <X> T_22_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 256)  (1178 256)  routing T_22_16.lc_trk_g3_2 <X> T_22_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (1179 256)  (1179 256)  routing T_22_16.lc_trk_g2_6 <X> T_22_16.input_2_0
 (36 0)  (1180 256)  (1180 256)  LC_0 Logic Functioning bit
 (41 0)  (1185 256)  (1185 256)  LC_0 Logic Functioning bit
 (42 0)  (1186 256)  (1186 256)  LC_0 Logic Functioning bit
 (28 1)  (1172 257)  (1172 257)  routing T_22_16.lc_trk_g2_4 <X> T_22_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 257)  (1173 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (1175 257)  (1175 257)  routing T_22_16.lc_trk_g3_2 <X> T_22_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (1176 257)  (1176 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (1177 257)  (1177 257)  routing T_22_16.lc_trk_g2_6 <X> T_22_16.input_2_0
 (35 1)  (1179 257)  (1179 257)  routing T_22_16.lc_trk_g2_6 <X> T_22_16.input_2_0
 (37 1)  (1181 257)  (1181 257)  LC_0 Logic Functioning bit
 (38 1)  (1182 257)  (1182 257)  LC_0 Logic Functioning bit
 (41 1)  (1185 257)  (1185 257)  LC_0 Logic Functioning bit
 (42 1)  (1186 257)  (1186 257)  LC_0 Logic Functioning bit
 (0 2)  (1144 258)  (1144 258)  routing T_22_16.glb_netwk_3 <X> T_22_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 258)  (1146 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (1166 258)  (1166 258)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (1167 258)  (1167 258)  routing T_22_16.sp12_h_l_12 <X> T_22_16.lc_trk_g0_7
 (26 2)  (1170 258)  (1170 258)  routing T_22_16.lc_trk_g0_7 <X> T_22_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (1171 258)  (1171 258)  routing T_22_16.lc_trk_g1_3 <X> T_22_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 258)  (1173 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1175 258)  (1175 258)  routing T_22_16.lc_trk_g3_5 <X> T_22_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 258)  (1176 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 258)  (1177 258)  routing T_22_16.lc_trk_g3_5 <X> T_22_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 258)  (1178 258)  routing T_22_16.lc_trk_g3_5 <X> T_22_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 258)  (1180 258)  LC_1 Logic Functioning bit
 (38 2)  (1182 258)  (1182 258)  LC_1 Logic Functioning bit
 (40 2)  (1184 258)  (1184 258)  LC_1 Logic Functioning bit
 (42 2)  (1186 258)  (1186 258)  LC_1 Logic Functioning bit
 (43 2)  (1187 258)  (1187 258)  LC_1 Logic Functioning bit
 (45 2)  (1189 258)  (1189 258)  LC_1 Logic Functioning bit
 (47 2)  (1191 258)  (1191 258)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (1194 258)  (1194 258)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (1144 259)  (1144 259)  routing T_22_16.glb_netwk_3 <X> T_22_16.wire_logic_cluster/lc_7/clk
 (26 3)  (1170 259)  (1170 259)  routing T_22_16.lc_trk_g0_7 <X> T_22_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 259)  (1173 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (1174 259)  (1174 259)  routing T_22_16.lc_trk_g1_3 <X> T_22_16.wire_logic_cluster/lc_1/in_1
 (41 3)  (1185 259)  (1185 259)  LC_1 Logic Functioning bit
 (42 3)  (1186 259)  (1186 259)  LC_1 Logic Functioning bit
 (43 3)  (1187 259)  (1187 259)  LC_1 Logic Functioning bit
 (1 4)  (1145 260)  (1145 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (22 4)  (1166 260)  (1166 260)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (1168 260)  (1168 260)  routing T_22_16.bot_op_3 <X> T_22_16.lc_trk_g1_3
 (25 10)  (1169 266)  (1169 266)  routing T_22_16.sp4_v_b_38 <X> T_22_16.lc_trk_g2_6
 (17 11)  (1161 267)  (1161 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (1166 267)  (1166 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (1167 267)  (1167 267)  routing T_22_16.sp4_v_b_38 <X> T_22_16.lc_trk_g2_6
 (25 11)  (1169 267)  (1169 267)  routing T_22_16.sp4_v_b_38 <X> T_22_16.lc_trk_g2_6
 (14 13)  (1158 269)  (1158 269)  routing T_22_16.sp4_r_v_b_40 <X> T_22_16.lc_trk_g3_0
 (17 13)  (1161 269)  (1161 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (1166 269)  (1166 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (15 14)  (1159 270)  (1159 270)  routing T_22_16.tnr_op_5 <X> T_22_16.lc_trk_g3_5
 (17 14)  (1161 270)  (1161 270)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5


LogicTile_24_16

 (15 0)  (1267 256)  (1267 256)  routing T_24_16.top_op_1 <X> T_24_16.lc_trk_g0_1
 (17 0)  (1269 256)  (1269 256)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (1274 256)  (1274 256)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (1276 256)  (1276 256)  routing T_24_16.top_op_3 <X> T_24_16.lc_trk_g0_3
 (18 1)  (1270 257)  (1270 257)  routing T_24_16.top_op_1 <X> T_24_16.lc_trk_g0_1
 (21 1)  (1273 257)  (1273 257)  routing T_24_16.top_op_3 <X> T_24_16.lc_trk_g0_3
 (22 1)  (1274 257)  (1274 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (1277 257)  (1277 257)  routing T_24_16.sp4_r_v_b_33 <X> T_24_16.lc_trk_g0_2
 (0 2)  (1252 258)  (1252 258)  routing T_24_16.glb_netwk_3 <X> T_24_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 258)  (1254 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1252 259)  (1252 259)  routing T_24_16.glb_netwk_3 <X> T_24_16.wire_logic_cluster/lc_7/clk
 (1 4)  (1253 260)  (1253 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (22 4)  (1274 260)  (1274 260)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (1276 260)  (1276 260)  routing T_24_16.top_op_3 <X> T_24_16.lc_trk_g1_3
 (27 4)  (1279 260)  (1279 260)  routing T_24_16.lc_trk_g1_2 <X> T_24_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 260)  (1281 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1283 260)  (1283 260)  routing T_24_16.lc_trk_g1_4 <X> T_24_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (1284 260)  (1284 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 260)  (1286 260)  routing T_24_16.lc_trk_g1_4 <X> T_24_16.wire_logic_cluster/lc_2/in_3
 (40 4)  (1292 260)  (1292 260)  LC_2 Logic Functioning bit
 (42 4)  (1294 260)  (1294 260)  LC_2 Logic Functioning bit
 (21 5)  (1273 261)  (1273 261)  routing T_24_16.top_op_3 <X> T_24_16.lc_trk_g1_3
 (22 5)  (1274 261)  (1274 261)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (1276 261)  (1276 261)  routing T_24_16.top_op_2 <X> T_24_16.lc_trk_g1_2
 (25 5)  (1277 261)  (1277 261)  routing T_24_16.top_op_2 <X> T_24_16.lc_trk_g1_2
 (30 5)  (1282 261)  (1282 261)  routing T_24_16.lc_trk_g1_2 <X> T_24_16.wire_logic_cluster/lc_2/in_1
 (40 5)  (1292 261)  (1292 261)  LC_2 Logic Functioning bit
 (42 5)  (1294 261)  (1294 261)  LC_2 Logic Functioning bit
 (51 5)  (1303 261)  (1303 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (1266 262)  (1266 262)  routing T_24_16.wire_logic_cluster/lc_4/out <X> T_24_16.lc_trk_g1_4
 (27 6)  (1279 262)  (1279 262)  routing T_24_16.lc_trk_g3_5 <X> T_24_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (1280 262)  (1280 262)  routing T_24_16.lc_trk_g3_5 <X> T_24_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 262)  (1281 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1282 262)  (1282 262)  routing T_24_16.lc_trk_g3_5 <X> T_24_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (1284 262)  (1284 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (42 6)  (1294 262)  (1294 262)  LC_3 Logic Functioning bit
 (48 6)  (1300 262)  (1300 262)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (1302 262)  (1302 262)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (1269 263)  (1269 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (1278 263)  (1278 263)  routing T_24_16.lc_trk_g0_3 <X> T_24_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 263)  (1281 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (1283 263)  (1283 263)  routing T_24_16.lc_trk_g0_2 <X> T_24_16.wire_logic_cluster/lc_3/in_3
 (29 8)  (1281 264)  (1281 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1284 264)  (1284 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1285 264)  (1285 264)  routing T_24_16.lc_trk_g3_2 <X> T_24_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (1286 264)  (1286 264)  routing T_24_16.lc_trk_g3_2 <X> T_24_16.wire_logic_cluster/lc_4/in_3
 (38 8)  (1290 264)  (1290 264)  LC_4 Logic Functioning bit
 (45 8)  (1297 264)  (1297 264)  LC_4 Logic Functioning bit
 (50 8)  (1302 264)  (1302 264)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (1278 265)  (1278 265)  routing T_24_16.lc_trk_g1_3 <X> T_24_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (1279 265)  (1279 265)  routing T_24_16.lc_trk_g1_3 <X> T_24_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 265)  (1281 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (1283 265)  (1283 265)  routing T_24_16.lc_trk_g3_2 <X> T_24_16.wire_logic_cluster/lc_4/in_3
 (38 9)  (1290 265)  (1290 265)  LC_4 Logic Functioning bit
 (41 9)  (1293 265)  (1293 265)  LC_4 Logic Functioning bit
 (25 12)  (1277 268)  (1277 268)  routing T_24_16.wire_logic_cluster/lc_2/out <X> T_24_16.lc_trk_g3_2
 (22 13)  (1274 269)  (1274 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (15 14)  (1267 270)  (1267 270)  routing T_24_16.sp4_v_t_32 <X> T_24_16.lc_trk_g3_5
 (16 14)  (1268 270)  (1268 270)  routing T_24_16.sp4_v_t_32 <X> T_24_16.lc_trk_g3_5
 (17 14)  (1269 270)  (1269 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5


RAM_Tile_25_16

 (3 15)  (1309 271)  (1309 271)  routing T_25_16.sp12_h_l_22 <X> T_25_16.sp12_v_t_22


LogicTile_27_16

 (3 3)  (1405 259)  (1405 259)  routing T_27_16.sp12_v_b_0 <X> T_27_16.sp12_h_l_23


LogicTile_32_16

 (19 8)  (1691 264)  (1691 264)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


IO_Tile_33_16

 (14 4)  (1740 260)  (1740 260)  routing T_33_16.lc_trk_g0_7 <X> T_33_16.wire_gbuf/in
 (15 4)  (1741 260)  (1741 260)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 wire_gbuf/in
 (15 5)  (1741 261)  (1741 261)  routing T_33_16.lc_trk_g0_7 <X> T_33_16.wire_gbuf/in
 (5 6)  (1731 262)  (1731 262)  routing T_33_16.span4_vert_b_15 <X> T_33_16.lc_trk_g0_7
 (7 6)  (1733 262)  (1733 262)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (1734 262)  (1734 262)  routing T_33_16.span4_vert_b_15 <X> T_33_16.lc_trk_g0_7


LogicTile_10_15

 (3 4)  (495 244)  (495 244)  routing T_10_15.sp12_v_t_23 <X> T_10_15.sp12_h_r_0


LogicTile_16_15

 (3 4)  (819 244)  (819 244)  routing T_16_15.sp12_v_b_0 <X> T_16_15.sp12_h_r_0
 (3 5)  (819 245)  (819 245)  routing T_16_15.sp12_v_b_0 <X> T_16_15.sp12_h_r_0


LogicTile_17_15

 (11 10)  (885 250)  (885 250)  routing T_17_15.sp4_h_r_2 <X> T_17_15.sp4_v_t_45
 (13 10)  (887 250)  (887 250)  routing T_17_15.sp4_h_r_2 <X> T_17_15.sp4_v_t_45
 (12 11)  (886 251)  (886 251)  routing T_17_15.sp4_h_r_2 <X> T_17_15.sp4_v_t_45


LogicTile_18_15

 (19 14)  (947 254)  (947 254)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_19_15

 (13 5)  (995 245)  (995 245)  routing T_19_15.sp4_v_t_37 <X> T_19_15.sp4_h_r_5


LogicTile_20_15

 (2 12)  (1038 252)  (1038 252)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_22_15

 (22 0)  (1166 240)  (1166 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (1167 240)  (1167 240)  routing T_22_15.sp4_h_r_3 <X> T_22_15.lc_trk_g0_3
 (24 0)  (1168 240)  (1168 240)  routing T_22_15.sp4_h_r_3 <X> T_22_15.lc_trk_g0_3
 (21 1)  (1165 241)  (1165 241)  routing T_22_15.sp4_h_r_3 <X> T_22_15.lc_trk_g0_3
 (2 4)  (1146 244)  (1146 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (5 4)  (1149 244)  (1149 244)  routing T_22_15.sp4_v_t_38 <X> T_22_15.sp4_h_r_3
 (17 4)  (1161 244)  (1161 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (22 4)  (1166 244)  (1166 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (1167 244)  (1167 244)  routing T_22_15.sp4_h_r_3 <X> T_22_15.lc_trk_g1_3
 (24 4)  (1168 244)  (1168 244)  routing T_22_15.sp4_h_r_3 <X> T_22_15.lc_trk_g1_3
 (26 4)  (1170 244)  (1170 244)  routing T_22_15.lc_trk_g2_6 <X> T_22_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (1171 244)  (1171 244)  routing T_22_15.lc_trk_g3_0 <X> T_22_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (1172 244)  (1172 244)  routing T_22_15.lc_trk_g3_0 <X> T_22_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 244)  (1173 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (1175 244)  (1175 244)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 244)  (1176 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 244)  (1177 244)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 244)  (1178 244)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_2/in_3
 (18 5)  (1162 245)  (1162 245)  routing T_22_15.sp4_r_v_b_25 <X> T_22_15.lc_trk_g1_1
 (21 5)  (1165 245)  (1165 245)  routing T_22_15.sp4_h_r_3 <X> T_22_15.lc_trk_g1_3
 (26 5)  (1170 245)  (1170 245)  routing T_22_15.lc_trk_g2_6 <X> T_22_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (1172 245)  (1172 245)  routing T_22_15.lc_trk_g2_6 <X> T_22_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 245)  (1173 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (1175 245)  (1175 245)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (1176 245)  (1176 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (1178 245)  (1178 245)  routing T_22_15.lc_trk_g1_3 <X> T_22_15.input_2_2
 (35 5)  (1179 245)  (1179 245)  routing T_22_15.lc_trk_g1_3 <X> T_22_15.input_2_2
 (39 5)  (1183 245)  (1183 245)  LC_2 Logic Functioning bit
 (27 6)  (1171 246)  (1171 246)  routing T_22_15.lc_trk_g1_1 <X> T_22_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 246)  (1173 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 246)  (1176 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 246)  (1177 246)  routing T_22_15.lc_trk_g2_0 <X> T_22_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (1179 246)  (1179 246)  routing T_22_15.lc_trk_g1_6 <X> T_22_15.input_2_3
 (36 6)  (1180 246)  (1180 246)  LC_3 Logic Functioning bit
 (37 6)  (1181 246)  (1181 246)  LC_3 Logic Functioning bit
 (40 6)  (1184 246)  (1184 246)  LC_3 Logic Functioning bit
 (41 6)  (1185 246)  (1185 246)  LC_3 Logic Functioning bit
 (42 6)  (1186 246)  (1186 246)  LC_3 Logic Functioning bit
 (43 6)  (1187 246)  (1187 246)  LC_3 Logic Functioning bit
 (22 7)  (1166 247)  (1166 247)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (1167 247)  (1167 247)  routing T_22_15.sp12_h_r_14 <X> T_22_15.lc_trk_g1_6
 (26 7)  (1170 247)  (1170 247)  routing T_22_15.lc_trk_g0_3 <X> T_22_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 247)  (1173 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (1176 247)  (1176 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (1178 247)  (1178 247)  routing T_22_15.lc_trk_g1_6 <X> T_22_15.input_2_3
 (35 7)  (1179 247)  (1179 247)  routing T_22_15.lc_trk_g1_6 <X> T_22_15.input_2_3
 (36 7)  (1180 247)  (1180 247)  LC_3 Logic Functioning bit
 (39 7)  (1183 247)  (1183 247)  LC_3 Logic Functioning bit
 (40 7)  (1184 247)  (1184 247)  LC_3 Logic Functioning bit
 (14 8)  (1158 248)  (1158 248)  routing T_22_15.sp4_h_r_40 <X> T_22_15.lc_trk_g2_0
 (14 9)  (1158 249)  (1158 249)  routing T_22_15.sp4_h_r_40 <X> T_22_15.lc_trk_g2_0
 (15 9)  (1159 249)  (1159 249)  routing T_22_15.sp4_h_r_40 <X> T_22_15.lc_trk_g2_0
 (16 9)  (1160 249)  (1160 249)  routing T_22_15.sp4_h_r_40 <X> T_22_15.lc_trk_g2_0
 (17 9)  (1161 249)  (1161 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 11)  (1166 251)  (1166 251)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (1167 251)  (1167 251)  routing T_22_15.sp12_v_b_14 <X> T_22_15.lc_trk_g2_6
 (14 12)  (1158 252)  (1158 252)  routing T_22_15.sp4_h_r_40 <X> T_22_15.lc_trk_g3_0
 (26 12)  (1170 252)  (1170 252)  routing T_22_15.lc_trk_g2_6 <X> T_22_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (1171 252)  (1171 252)  routing T_22_15.lc_trk_g3_0 <X> T_22_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (1172 252)  (1172 252)  routing T_22_15.lc_trk_g3_0 <X> T_22_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 252)  (1173 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (1175 252)  (1175 252)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 252)  (1176 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 252)  (1177 252)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 252)  (1178 252)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 252)  (1180 252)  LC_6 Logic Functioning bit
 (37 12)  (1181 252)  (1181 252)  LC_6 Logic Functioning bit
 (39 12)  (1183 252)  (1183 252)  LC_6 Logic Functioning bit
 (41 12)  (1185 252)  (1185 252)  LC_6 Logic Functioning bit
 (14 13)  (1158 253)  (1158 253)  routing T_22_15.sp4_h_r_40 <X> T_22_15.lc_trk_g3_0
 (15 13)  (1159 253)  (1159 253)  routing T_22_15.sp4_h_r_40 <X> T_22_15.lc_trk_g3_0
 (16 13)  (1160 253)  (1160 253)  routing T_22_15.sp4_h_r_40 <X> T_22_15.lc_trk_g3_0
 (17 13)  (1161 253)  (1161 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (26 13)  (1170 253)  (1170 253)  routing T_22_15.lc_trk_g2_6 <X> T_22_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (1172 253)  (1172 253)  routing T_22_15.lc_trk_g2_6 <X> T_22_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 253)  (1173 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (1175 253)  (1175 253)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (1176 253)  (1176 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (1178 253)  (1178 253)  routing T_22_15.lc_trk_g1_3 <X> T_22_15.input_2_6
 (35 13)  (1179 253)  (1179 253)  routing T_22_15.lc_trk_g1_3 <X> T_22_15.input_2_6
 (36 13)  (1180 253)  (1180 253)  LC_6 Logic Functioning bit
 (38 13)  (1182 253)  (1182 253)  LC_6 Logic Functioning bit
 (39 13)  (1183 253)  (1183 253)  LC_6 Logic Functioning bit
 (40 13)  (1184 253)  (1184 253)  LC_6 Logic Functioning bit
 (25 14)  (1169 254)  (1169 254)  routing T_22_15.bnl_op_6 <X> T_22_15.lc_trk_g3_6
 (22 15)  (1166 255)  (1166 255)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (1169 255)  (1169 255)  routing T_22_15.bnl_op_6 <X> T_22_15.lc_trk_g3_6


LogicTile_23_15

 (12 7)  (1210 247)  (1210 247)  routing T_23_15.sp4_h_l_40 <X> T_23_15.sp4_v_t_40
 (8 8)  (1206 248)  (1206 248)  routing T_23_15.sp4_h_l_46 <X> T_23_15.sp4_h_r_7
 (10 8)  (1208 248)  (1208 248)  routing T_23_15.sp4_h_l_46 <X> T_23_15.sp4_h_r_7


RAM_Tile_25_15

 (4 5)  (1310 245)  (1310 245)  routing T_25_15.sp4_h_l_42 <X> T_25_15.sp4_h_r_3
 (6 5)  (1312 245)  (1312 245)  routing T_25_15.sp4_h_l_42 <X> T_25_15.sp4_h_r_3


LogicTile_27_15

 (8 9)  (1410 249)  (1410 249)  routing T_27_15.sp4_h_l_42 <X> T_27_15.sp4_v_b_7
 (9 9)  (1411 249)  (1411 249)  routing T_27_15.sp4_h_l_42 <X> T_27_15.sp4_v_b_7
 (3 11)  (1405 251)  (1405 251)  routing T_27_15.sp12_v_b_1 <X> T_27_15.sp12_h_l_22


LogicTile_28_15

 (3 0)  (1459 240)  (1459 240)  routing T_28_15.sp12_v_t_23 <X> T_28_15.sp12_v_b_0


LogicTile_29_15

 (5 8)  (1515 248)  (1515 248)  routing T_29_15.sp4_h_l_38 <X> T_29_15.sp4_h_r_6
 (4 9)  (1514 249)  (1514 249)  routing T_29_15.sp4_h_l_38 <X> T_29_15.sp4_h_r_6


IO_Tile_33_15

 (12 12)  (1738 252)  (1738 252)  routing T_33_15.span4_horz_43 <X> T_33_15.span4_vert_t_15


LogicTile_19_14

 (8 15)  (990 239)  (990 239)  routing T_19_14.sp4_h_r_4 <X> T_19_14.sp4_v_t_47
 (9 15)  (991 239)  (991 239)  routing T_19_14.sp4_h_r_4 <X> T_19_14.sp4_v_t_47
 (10 15)  (992 239)  (992 239)  routing T_19_14.sp4_h_r_4 <X> T_19_14.sp4_v_t_47


LogicTile_20_14

 (8 7)  (1044 231)  (1044 231)  routing T_20_14.sp4_h_r_10 <X> T_20_14.sp4_v_t_41
 (9 7)  (1045 231)  (1045 231)  routing T_20_14.sp4_h_r_10 <X> T_20_14.sp4_v_t_41
 (10 7)  (1046 231)  (1046 231)  routing T_20_14.sp4_h_r_10 <X> T_20_14.sp4_v_t_41
 (4 10)  (1040 234)  (1040 234)  routing T_20_14.sp4_h_r_0 <X> T_20_14.sp4_v_t_43
 (6 10)  (1042 234)  (1042 234)  routing T_20_14.sp4_h_r_0 <X> T_20_14.sp4_v_t_43
 (5 11)  (1041 235)  (1041 235)  routing T_20_14.sp4_h_r_0 <X> T_20_14.sp4_v_t_43
 (8 11)  (1044 235)  (1044 235)  routing T_20_14.sp4_h_r_1 <X> T_20_14.sp4_v_t_42
 (9 11)  (1045 235)  (1045 235)  routing T_20_14.sp4_h_r_1 <X> T_20_14.sp4_v_t_42
 (10 11)  (1046 235)  (1046 235)  routing T_20_14.sp4_h_r_1 <X> T_20_14.sp4_v_t_42


LogicTile_21_14

 (0 2)  (1090 226)  (1090 226)  routing T_21_14.glb_netwk_3 <X> T_21_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 226)  (1092 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (1104 226)  (1104 226)  routing T_21_14.sp4_h_l_1 <X> T_21_14.lc_trk_g0_4
 (22 2)  (1112 226)  (1112 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (1113 226)  (1113 226)  routing T_21_14.sp4_h_r_7 <X> T_21_14.lc_trk_g0_7
 (24 2)  (1114 226)  (1114 226)  routing T_21_14.sp4_h_r_7 <X> T_21_14.lc_trk_g0_7
 (0 3)  (1090 227)  (1090 227)  routing T_21_14.glb_netwk_3 <X> T_21_14.wire_logic_cluster/lc_7/clk
 (15 3)  (1105 227)  (1105 227)  routing T_21_14.sp4_h_l_1 <X> T_21_14.lc_trk_g0_4
 (16 3)  (1106 227)  (1106 227)  routing T_21_14.sp4_h_l_1 <X> T_21_14.lc_trk_g0_4
 (17 3)  (1107 227)  (1107 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (21 3)  (1111 227)  (1111 227)  routing T_21_14.sp4_h_r_7 <X> T_21_14.lc_trk_g0_7
 (22 8)  (1112 232)  (1112 232)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (1113 232)  (1113 232)  routing T_21_14.sp12_v_b_19 <X> T_21_14.lc_trk_g2_3
 (21 9)  (1111 233)  (1111 233)  routing T_21_14.sp12_v_b_19 <X> T_21_14.lc_trk_g2_3
 (26 12)  (1116 236)  (1116 236)  routing T_21_14.lc_trk_g0_4 <X> T_21_14.wire_logic_cluster/lc_6/in_0
 (29 12)  (1119 236)  (1119 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 236)  (1120 236)  routing T_21_14.lc_trk_g0_7 <X> T_21_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 236)  (1122 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 236)  (1123 236)  routing T_21_14.lc_trk_g2_3 <X> T_21_14.wire_logic_cluster/lc_6/in_3
 (37 12)  (1127 236)  (1127 236)  LC_6 Logic Functioning bit
 (39 12)  (1129 236)  (1129 236)  LC_6 Logic Functioning bit
 (40 12)  (1130 236)  (1130 236)  LC_6 Logic Functioning bit
 (41 12)  (1131 236)  (1131 236)  LC_6 Logic Functioning bit
 (42 12)  (1132 236)  (1132 236)  LC_6 Logic Functioning bit
 (43 12)  (1133 236)  (1133 236)  LC_6 Logic Functioning bit
 (45 12)  (1135 236)  (1135 236)  LC_6 Logic Functioning bit
 (46 12)  (1136 236)  (1136 236)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (29 13)  (1119 237)  (1119 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 237)  (1120 237)  routing T_21_14.lc_trk_g0_7 <X> T_21_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (1121 237)  (1121 237)  routing T_21_14.lc_trk_g2_3 <X> T_21_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (1126 237)  (1126 237)  LC_6 Logic Functioning bit
 (38 13)  (1128 237)  (1128 237)  LC_6 Logic Functioning bit
 (46 13)  (1136 237)  (1136 237)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (51 13)  (1141 237)  (1141 237)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (1090 238)  (1090 238)  routing T_21_14.glb_netwk_6 <X> T_21_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 238)  (1091 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (1090 239)  (1090 239)  routing T_21_14.glb_netwk_6 <X> T_21_14.wire_logic_cluster/lc_7/s_r


LogicTile_22_14

 (8 15)  (1152 239)  (1152 239)  routing T_22_14.sp4_h_r_4 <X> T_22_14.sp4_v_t_47
 (9 15)  (1153 239)  (1153 239)  routing T_22_14.sp4_h_r_4 <X> T_22_14.sp4_v_t_47
 (10 15)  (1154 239)  (1154 239)  routing T_22_14.sp4_h_r_4 <X> T_22_14.sp4_v_t_47


LogicTile_24_14

 (8 1)  (1260 225)  (1260 225)  routing T_24_14.sp4_h_l_36 <X> T_24_14.sp4_v_b_1
 (9 1)  (1261 225)  (1261 225)  routing T_24_14.sp4_h_l_36 <X> T_24_14.sp4_v_b_1
 (4 3)  (1256 227)  (1256 227)  routing T_24_14.sp4_v_b_7 <X> T_24_14.sp4_h_l_37
 (11 10)  (1263 234)  (1263 234)  routing T_24_14.sp4_v_b_5 <X> T_24_14.sp4_v_t_45
 (12 11)  (1264 235)  (1264 235)  routing T_24_14.sp4_v_b_5 <X> T_24_14.sp4_v_t_45
 (10 14)  (1262 238)  (1262 238)  routing T_24_14.sp4_v_b_5 <X> T_24_14.sp4_h_l_47


RAM_Tile_25_14

 (9 10)  (1315 234)  (1315 234)  routing T_25_14.sp4_v_b_7 <X> T_25_14.sp4_h_l_42


LogicTile_26_14

 (10 6)  (1358 230)  (1358 230)  routing T_26_14.sp4_v_b_11 <X> T_26_14.sp4_h_l_41


LogicTile_22_13

 (3 6)  (1147 214)  (1147 214)  routing T_22_13.sp12_v_b_0 <X> T_22_13.sp12_v_t_23


LogicTile_23_13

 (8 11)  (1206 219)  (1206 219)  routing T_23_13.sp4_h_r_7 <X> T_23_13.sp4_v_t_42
 (9 11)  (1207 219)  (1207 219)  routing T_23_13.sp4_h_r_7 <X> T_23_13.sp4_v_t_42


LogicTile_27_13

 (6 2)  (1408 210)  (1408 210)  routing T_27_13.sp4_v_b_9 <X> T_27_13.sp4_v_t_37
 (5 3)  (1407 211)  (1407 211)  routing T_27_13.sp4_v_b_9 <X> T_27_13.sp4_v_t_37
 (9 10)  (1411 218)  (1411 218)  routing T_27_13.sp4_v_b_7 <X> T_27_13.sp4_h_l_42
 (11 10)  (1413 218)  (1413 218)  routing T_27_13.sp4_v_b_5 <X> T_27_13.sp4_v_t_45
 (12 11)  (1414 219)  (1414 219)  routing T_27_13.sp4_v_b_5 <X> T_27_13.sp4_v_t_45
 (8 15)  (1410 223)  (1410 223)  routing T_27_13.sp4_v_b_7 <X> T_27_13.sp4_v_t_47
 (10 15)  (1412 223)  (1412 223)  routing T_27_13.sp4_v_b_7 <X> T_27_13.sp4_v_t_47


LogicTile_32_13

 (10 0)  (1682 208)  (1682 208)  routing T_32_13.sp4_v_t_45 <X> T_32_13.sp4_h_r_1


IO_Tile_33_13

 (13 1)  (1739 209)  (1739 209)  routing T_33_13.span4_horz_1 <X> T_33_13.span4_vert_b_0
 (14 1)  (1740 209)  (1740 209)  routing T_33_13.span4_horz_1 <X> T_33_13.span4_vert_b_0


LogicTile_24_12

 (5 8)  (1257 200)  (1257 200)  routing T_24_12.sp4_v_t_43 <X> T_24_12.sp4_h_r_6


LogicTile_26_12

 (0 2)  (1348 194)  (1348 194)  routing T_26_12.glb_netwk_3 <X> T_26_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1350 194)  (1350 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (1370 194)  (1370 194)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (25 2)  (1373 194)  (1373 194)  routing T_26_12.wire_logic_cluster/lc_6/out <X> T_26_12.lc_trk_g0_6
 (0 3)  (1348 195)  (1348 195)  routing T_26_12.glb_netwk_3 <X> T_26_12.wire_logic_cluster/lc_7/clk
 (22 3)  (1370 195)  (1370 195)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (22 11)  (1370 203)  (1370 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1371 203)  (1371 203)  routing T_26_12.sp4_h_r_30 <X> T_26_12.lc_trk_g2_6
 (24 11)  (1372 203)  (1372 203)  routing T_26_12.sp4_h_r_30 <X> T_26_12.lc_trk_g2_6
 (25 11)  (1373 203)  (1373 203)  routing T_26_12.sp4_h_r_30 <X> T_26_12.lc_trk_g2_6
 (1 12)  (1349 204)  (1349 204)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_1 glb2local_3
 (26 12)  (1374 204)  (1374 204)  routing T_26_12.lc_trk_g2_6 <X> T_26_12.wire_logic_cluster/lc_6/in_0
 (27 12)  (1375 204)  (1375 204)  routing T_26_12.lc_trk_g3_2 <X> T_26_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (1376 204)  (1376 204)  routing T_26_12.lc_trk_g3_2 <X> T_26_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (1377 204)  (1377 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1379 204)  (1379 204)  routing T_26_12.lc_trk_g0_7 <X> T_26_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (1380 204)  (1380 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (1383 204)  (1383 204)  routing T_26_12.lc_trk_g0_6 <X> T_26_12.input_2_6
 (36 12)  (1384 204)  (1384 204)  LC_6 Logic Functioning bit
 (37 12)  (1385 204)  (1385 204)  LC_6 Logic Functioning bit
 (38 12)  (1386 204)  (1386 204)  LC_6 Logic Functioning bit
 (42 12)  (1390 204)  (1390 204)  LC_6 Logic Functioning bit
 (43 12)  (1391 204)  (1391 204)  LC_6 Logic Functioning bit
 (45 12)  (1393 204)  (1393 204)  LC_6 Logic Functioning bit
 (0 13)  (1348 205)  (1348 205)  routing T_26_12.glb_netwk_1 <X> T_26_12.glb2local_3
 (22 13)  (1370 205)  (1370 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1373 205)  (1373 205)  routing T_26_12.sp4_r_v_b_42 <X> T_26_12.lc_trk_g3_2
 (26 13)  (1374 205)  (1374 205)  routing T_26_12.lc_trk_g2_6 <X> T_26_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (1376 205)  (1376 205)  routing T_26_12.lc_trk_g2_6 <X> T_26_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (1377 205)  (1377 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (1378 205)  (1378 205)  routing T_26_12.lc_trk_g3_2 <X> T_26_12.wire_logic_cluster/lc_6/in_1
 (31 13)  (1379 205)  (1379 205)  routing T_26_12.lc_trk_g0_7 <X> T_26_12.wire_logic_cluster/lc_6/in_3
 (32 13)  (1380 205)  (1380 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (1383 205)  (1383 205)  routing T_26_12.lc_trk_g0_6 <X> T_26_12.input_2_6
 (36 13)  (1384 205)  (1384 205)  LC_6 Logic Functioning bit
 (42 13)  (1390 205)  (1390 205)  LC_6 Logic Functioning bit
 (43 13)  (1391 205)  (1391 205)  LC_6 Logic Functioning bit


LogicTile_19_11

 (3 4)  (985 180)  (985 180)  routing T_19_11.sp12_v_t_23 <X> T_19_11.sp12_h_r_0


LogicTile_21_11

 (3 6)  (1093 182)  (1093 182)  routing T_21_11.sp12_h_r_0 <X> T_21_11.sp12_v_t_23
 (3 7)  (1093 183)  (1093 183)  routing T_21_11.sp12_h_r_0 <X> T_21_11.sp12_v_t_23


LogicTile_27_11

 (25 0)  (1427 176)  (1427 176)  routing T_27_11.bnr_op_2 <X> T_27_11.lc_trk_g0_2
 (31 0)  (1433 176)  (1433 176)  routing T_27_11.lc_trk_g3_6 <X> T_27_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (1434 176)  (1434 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1435 176)  (1435 176)  routing T_27_11.lc_trk_g3_6 <X> T_27_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (1436 176)  (1436 176)  routing T_27_11.lc_trk_g3_6 <X> T_27_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (1438 176)  (1438 176)  LC_0 Logic Functioning bit
 (37 0)  (1439 176)  (1439 176)  LC_0 Logic Functioning bit
 (38 0)  (1440 176)  (1440 176)  LC_0 Logic Functioning bit
 (39 0)  (1441 176)  (1441 176)  LC_0 Logic Functioning bit
 (45 0)  (1447 176)  (1447 176)  LC_0 Logic Functioning bit
 (22 1)  (1424 177)  (1424 177)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (1427 177)  (1427 177)  routing T_27_11.bnr_op_2 <X> T_27_11.lc_trk_g0_2
 (31 1)  (1433 177)  (1433 177)  routing T_27_11.lc_trk_g3_6 <X> T_27_11.wire_logic_cluster/lc_0/in_3
 (36 1)  (1438 177)  (1438 177)  LC_0 Logic Functioning bit
 (37 1)  (1439 177)  (1439 177)  LC_0 Logic Functioning bit
 (38 1)  (1440 177)  (1440 177)  LC_0 Logic Functioning bit
 (39 1)  (1441 177)  (1441 177)  LC_0 Logic Functioning bit
 (0 2)  (1402 178)  (1402 178)  routing T_27_11.glb_netwk_3 <X> T_27_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1404 178)  (1404 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1402 179)  (1402 179)  routing T_27_11.glb_netwk_3 <X> T_27_11.wire_logic_cluster/lc_7/clk
 (14 4)  (1416 180)  (1416 180)  routing T_27_11.wire_logic_cluster/lc_0/out <X> T_27_11.lc_trk_g1_0
 (27 4)  (1429 180)  (1429 180)  routing T_27_11.lc_trk_g1_0 <X> T_27_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (1431 180)  (1431 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (1433 180)  (1433 180)  routing T_27_11.lc_trk_g3_6 <X> T_27_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (1434 180)  (1434 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1435 180)  (1435 180)  routing T_27_11.lc_trk_g3_6 <X> T_27_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (1436 180)  (1436 180)  routing T_27_11.lc_trk_g3_6 <X> T_27_11.wire_logic_cluster/lc_2/in_3
 (41 4)  (1443 180)  (1443 180)  LC_2 Logic Functioning bit
 (43 4)  (1445 180)  (1445 180)  LC_2 Logic Functioning bit
 (47 4)  (1449 180)  (1449 180)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (17 5)  (1419 181)  (1419 181)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (31 5)  (1433 181)  (1433 181)  routing T_27_11.lc_trk_g3_6 <X> T_27_11.wire_logic_cluster/lc_2/in_3
 (41 5)  (1443 181)  (1443 181)  LC_2 Logic Functioning bit
 (43 5)  (1445 181)  (1445 181)  LC_2 Logic Functioning bit
 (32 6)  (1434 182)  (1434 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (1438 182)  (1438 182)  LC_3 Logic Functioning bit
 (37 6)  (1439 182)  (1439 182)  LC_3 Logic Functioning bit
 (50 6)  (1452 182)  (1452 182)  Cascade bit: LH_LC03_inmux02_5

 (31 7)  (1433 183)  (1433 183)  routing T_27_11.lc_trk_g0_2 <X> T_27_11.wire_logic_cluster/lc_3/in_3
 (36 7)  (1438 183)  (1438 183)  LC_3 Logic Functioning bit
 (37 7)  (1439 183)  (1439 183)  LC_3 Logic Functioning bit
 (2 8)  (1404 184)  (1404 184)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (22 15)  (1424 191)  (1424 191)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (1426 191)  (1426 191)  routing T_27_11.tnl_op_6 <X> T_27_11.lc_trk_g3_6
 (25 15)  (1427 191)  (1427 191)  routing T_27_11.tnl_op_6 <X> T_27_11.lc_trk_g3_6


LogicTile_28_11

 (3 8)  (1459 184)  (1459 184)  routing T_28_11.sp12_v_t_22 <X> T_28_11.sp12_v_b_1


LogicTile_29_11

 (2 12)  (1512 188)  (1512 188)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_30_11

 (4 4)  (1568 180)  (1568 180)  routing T_30_11.sp4_h_l_44 <X> T_30_11.sp4_v_b_3
 (6 4)  (1570 180)  (1570 180)  routing T_30_11.sp4_h_l_44 <X> T_30_11.sp4_v_b_3
 (5 5)  (1569 181)  (1569 181)  routing T_30_11.sp4_h_l_44 <X> T_30_11.sp4_v_b_3


LogicTile_32_11

 (13 12)  (1685 188)  (1685 188)  routing T_32_11.sp4_h_l_46 <X> T_32_11.sp4_v_b_11
 (12 13)  (1684 189)  (1684 189)  routing T_32_11.sp4_h_l_46 <X> T_32_11.sp4_v_b_11


LogicTile_17_10

 (3 6)  (877 166)  (877 166)  routing T_17_10.sp12_h_r_0 <X> T_17_10.sp12_v_t_23
 (3 7)  (877 167)  (877 167)  routing T_17_10.sp12_h_r_0 <X> T_17_10.sp12_v_t_23


LogicTile_18_10

 (3 6)  (931 166)  (931 166)  routing T_18_10.sp12_h_r_0 <X> T_18_10.sp12_v_t_23
 (3 7)  (931 167)  (931 167)  routing T_18_10.sp12_h_r_0 <X> T_18_10.sp12_v_t_23
 (3 14)  (931 174)  (931 174)  routing T_18_10.sp12_h_r_1 <X> T_18_10.sp12_v_t_22
 (3 15)  (931 175)  (931 175)  routing T_18_10.sp12_h_r_1 <X> T_18_10.sp12_v_t_22


LogicTile_19_10

 (3 6)  (985 166)  (985 166)  routing T_19_10.sp12_h_r_0 <X> T_19_10.sp12_v_t_23
 (3 7)  (985 167)  (985 167)  routing T_19_10.sp12_h_r_0 <X> T_19_10.sp12_v_t_23


LogicTile_20_10

 (3 14)  (1039 174)  (1039 174)  routing T_20_10.sp12_h_r_1 <X> T_20_10.sp12_v_t_22
 (3 15)  (1039 175)  (1039 175)  routing T_20_10.sp12_h_r_1 <X> T_20_10.sp12_v_t_22


LogicTile_21_10

 (3 6)  (1093 166)  (1093 166)  routing T_21_10.sp12_h_r_0 <X> T_21_10.sp12_v_t_23
 (3 7)  (1093 167)  (1093 167)  routing T_21_10.sp12_h_r_0 <X> T_21_10.sp12_v_t_23


LogicTile_22_10

 (3 14)  (1147 174)  (1147 174)  routing T_22_10.sp12_h_r_1 <X> T_22_10.sp12_v_t_22
 (3 15)  (1147 175)  (1147 175)  routing T_22_10.sp12_h_r_1 <X> T_22_10.sp12_v_t_22


LogicTile_24_10

 (11 6)  (1263 166)  (1263 166)  routing T_24_10.sp4_h_r_11 <X> T_24_10.sp4_v_t_40
 (13 6)  (1265 166)  (1265 166)  routing T_24_10.sp4_h_r_11 <X> T_24_10.sp4_v_t_40
 (12 7)  (1264 167)  (1264 167)  routing T_24_10.sp4_h_r_11 <X> T_24_10.sp4_v_t_40
 (4 9)  (1256 169)  (1256 169)  routing T_24_10.sp4_v_t_36 <X> T_24_10.sp4_h_r_6
 (8 11)  (1260 171)  (1260 171)  routing T_24_10.sp4_h_r_1 <X> T_24_10.sp4_v_t_42
 (9 11)  (1261 171)  (1261 171)  routing T_24_10.sp4_h_r_1 <X> T_24_10.sp4_v_t_42
 (10 11)  (1262 171)  (1262 171)  routing T_24_10.sp4_h_r_1 <X> T_24_10.sp4_v_t_42


RAM_Tile_25_10

 (8 11)  (1314 171)  (1314 171)  routing T_25_10.sp4_h_r_1 <X> T_25_10.sp4_v_t_42
 (9 11)  (1315 171)  (1315 171)  routing T_25_10.sp4_h_r_1 <X> T_25_10.sp4_v_t_42
 (10 11)  (1316 171)  (1316 171)  routing T_25_10.sp4_h_r_1 <X> T_25_10.sp4_v_t_42


LogicTile_26_10

 (13 14)  (1361 174)  (1361 174)  routing T_26_10.sp4_h_r_11 <X> T_26_10.sp4_v_t_46
 (12 15)  (1360 175)  (1360 175)  routing T_26_10.sp4_h_r_11 <X> T_26_10.sp4_v_t_46


LogicTile_27_10

 (21 0)  (1423 160)  (1423 160)  routing T_27_10.wire_logic_cluster/lc_3/out <X> T_27_10.lc_trk_g0_3
 (22 0)  (1424 160)  (1424 160)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (1430 160)  (1430 160)  routing T_27_10.lc_trk_g2_3 <X> T_27_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (1431 160)  (1431 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (44 0)  (1446 160)  (1446 160)  LC_0 Logic Functioning bit
 (22 1)  (1424 161)  (1424 161)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (1426 161)  (1426 161)  routing T_27_10.top_op_2 <X> T_27_10.lc_trk_g0_2
 (25 1)  (1427 161)  (1427 161)  routing T_27_10.top_op_2 <X> T_27_10.lc_trk_g0_2
 (30 1)  (1432 161)  (1432 161)  routing T_27_10.lc_trk_g2_3 <X> T_27_10.wire_logic_cluster/lc_0/in_1
 (32 1)  (1434 161)  (1434 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (1435 161)  (1435 161)  routing T_27_10.lc_trk_g3_3 <X> T_27_10.input_2_0
 (34 1)  (1436 161)  (1436 161)  routing T_27_10.lc_trk_g3_3 <X> T_27_10.input_2_0
 (35 1)  (1437 161)  (1437 161)  routing T_27_10.lc_trk_g3_3 <X> T_27_10.input_2_0
 (0 2)  (1402 162)  (1402 162)  routing T_27_10.glb_netwk_3 <X> T_27_10.wire_logic_cluster/lc_7/clk
 (2 2)  (1404 162)  (1404 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (1419 162)  (1419 162)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (1420 162)  (1420 162)  routing T_27_10.wire_logic_cluster/lc_5/out <X> T_27_10.lc_trk_g0_5
 (25 2)  (1427 162)  (1427 162)  routing T_27_10.wire_logic_cluster/lc_6/out <X> T_27_10.lc_trk_g0_6
 (27 2)  (1429 162)  (1429 162)  routing T_27_10.lc_trk_g1_3 <X> T_27_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (1431 162)  (1431 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (1434 162)  (1434 162)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1438 162)  (1438 162)  LC_1 Logic Functioning bit
 (39 2)  (1441 162)  (1441 162)  LC_1 Logic Functioning bit
 (41 2)  (1443 162)  (1443 162)  LC_1 Logic Functioning bit
 (42 2)  (1444 162)  (1444 162)  LC_1 Logic Functioning bit
 (44 2)  (1446 162)  (1446 162)  LC_1 Logic Functioning bit
 (45 2)  (1447 162)  (1447 162)  LC_1 Logic Functioning bit
 (47 2)  (1449 162)  (1449 162)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (52 2)  (1454 162)  (1454 162)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (1402 163)  (1402 163)  routing T_27_10.glb_netwk_3 <X> T_27_10.wire_logic_cluster/lc_7/clk
 (22 3)  (1424 163)  (1424 163)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (30 3)  (1432 163)  (1432 163)  routing T_27_10.lc_trk_g1_3 <X> T_27_10.wire_logic_cluster/lc_1/in_1
 (32 3)  (1434 163)  (1434 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (1435 163)  (1435 163)  routing T_27_10.lc_trk_g2_1 <X> T_27_10.input_2_1
 (36 3)  (1438 163)  (1438 163)  LC_1 Logic Functioning bit
 (39 3)  (1441 163)  (1441 163)  LC_1 Logic Functioning bit
 (41 3)  (1443 163)  (1443 163)  LC_1 Logic Functioning bit
 (42 3)  (1444 163)  (1444 163)  LC_1 Logic Functioning bit
 (46 3)  (1448 163)  (1448 163)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (22 4)  (1424 164)  (1424 164)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (1426 164)  (1426 164)  routing T_27_10.top_op_3 <X> T_27_10.lc_trk_g1_3
 (28 4)  (1430 164)  (1430 164)  routing T_27_10.lc_trk_g2_5 <X> T_27_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (1431 164)  (1431 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1432 164)  (1432 164)  routing T_27_10.lc_trk_g2_5 <X> T_27_10.wire_logic_cluster/lc_2/in_1
 (32 4)  (1434 164)  (1434 164)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1438 164)  (1438 164)  LC_2 Logic Functioning bit
 (39 4)  (1441 164)  (1441 164)  LC_2 Logic Functioning bit
 (41 4)  (1443 164)  (1443 164)  LC_2 Logic Functioning bit
 (42 4)  (1444 164)  (1444 164)  LC_2 Logic Functioning bit
 (44 4)  (1446 164)  (1446 164)  LC_2 Logic Functioning bit
 (45 4)  (1447 164)  (1447 164)  LC_2 Logic Functioning bit
 (47 4)  (1449 164)  (1449 164)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (21 5)  (1423 165)  (1423 165)  routing T_27_10.top_op_3 <X> T_27_10.lc_trk_g1_3
 (32 5)  (1434 165)  (1434 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (1435 165)  (1435 165)  routing T_27_10.lc_trk_g2_2 <X> T_27_10.input_2_2
 (35 5)  (1437 165)  (1437 165)  routing T_27_10.lc_trk_g2_2 <X> T_27_10.input_2_2
 (36 5)  (1438 165)  (1438 165)  LC_2 Logic Functioning bit
 (39 5)  (1441 165)  (1441 165)  LC_2 Logic Functioning bit
 (41 5)  (1443 165)  (1443 165)  LC_2 Logic Functioning bit
 (42 5)  (1444 165)  (1444 165)  LC_2 Logic Functioning bit
 (46 5)  (1448 165)  (1448 165)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (47 5)  (1449 165)  (1449 165)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (28 6)  (1430 166)  (1430 166)  routing T_27_10.lc_trk_g2_6 <X> T_27_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (1431 166)  (1431 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1432 166)  (1432 166)  routing T_27_10.lc_trk_g2_6 <X> T_27_10.wire_logic_cluster/lc_3/in_1
 (32 6)  (1434 166)  (1434 166)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1438 166)  (1438 166)  LC_3 Logic Functioning bit
 (39 6)  (1441 166)  (1441 166)  LC_3 Logic Functioning bit
 (41 6)  (1443 166)  (1443 166)  LC_3 Logic Functioning bit
 (42 6)  (1444 166)  (1444 166)  LC_3 Logic Functioning bit
 (44 6)  (1446 166)  (1446 166)  LC_3 Logic Functioning bit
 (45 6)  (1447 166)  (1447 166)  LC_3 Logic Functioning bit
 (46 6)  (1448 166)  (1448 166)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (1449 166)  (1449 166)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (30 7)  (1432 167)  (1432 167)  routing T_27_10.lc_trk_g2_6 <X> T_27_10.wire_logic_cluster/lc_3/in_1
 (32 7)  (1434 167)  (1434 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (1437 167)  (1437 167)  routing T_27_10.lc_trk_g0_3 <X> T_27_10.input_2_3
 (36 7)  (1438 167)  (1438 167)  LC_3 Logic Functioning bit
 (39 7)  (1441 167)  (1441 167)  LC_3 Logic Functioning bit
 (41 7)  (1443 167)  (1443 167)  LC_3 Logic Functioning bit
 (42 7)  (1444 167)  (1444 167)  LC_3 Logic Functioning bit
 (46 7)  (1448 167)  (1448 167)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (17 8)  (1419 168)  (1419 168)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1420 168)  (1420 168)  routing T_27_10.wire_logic_cluster/lc_1/out <X> T_27_10.lc_trk_g2_1
 (21 8)  (1423 168)  (1423 168)  routing T_27_10.rgt_op_3 <X> T_27_10.lc_trk_g2_3
 (22 8)  (1424 168)  (1424 168)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (1426 168)  (1426 168)  routing T_27_10.rgt_op_3 <X> T_27_10.lc_trk_g2_3
 (25 8)  (1427 168)  (1427 168)  routing T_27_10.wire_logic_cluster/lc_2/out <X> T_27_10.lc_trk_g2_2
 (27 8)  (1429 168)  (1429 168)  routing T_27_10.lc_trk_g3_0 <X> T_27_10.wire_logic_cluster/lc_4/in_1
 (28 8)  (1430 168)  (1430 168)  routing T_27_10.lc_trk_g3_0 <X> T_27_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (1431 168)  (1431 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (1434 168)  (1434 168)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (1437 168)  (1437 168)  routing T_27_10.lc_trk_g2_4 <X> T_27_10.input_2_4
 (36 8)  (1438 168)  (1438 168)  LC_4 Logic Functioning bit
 (39 8)  (1441 168)  (1441 168)  LC_4 Logic Functioning bit
 (41 8)  (1443 168)  (1443 168)  LC_4 Logic Functioning bit
 (42 8)  (1444 168)  (1444 168)  LC_4 Logic Functioning bit
 (44 8)  (1446 168)  (1446 168)  LC_4 Logic Functioning bit
 (45 8)  (1447 168)  (1447 168)  LC_4 Logic Functioning bit
 (48 8)  (1450 168)  (1450 168)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (51 8)  (1453 168)  (1453 168)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (1424 169)  (1424 169)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (32 9)  (1434 169)  (1434 169)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (1435 169)  (1435 169)  routing T_27_10.lc_trk_g2_4 <X> T_27_10.input_2_4
 (36 9)  (1438 169)  (1438 169)  LC_4 Logic Functioning bit
 (39 9)  (1441 169)  (1441 169)  LC_4 Logic Functioning bit
 (41 9)  (1443 169)  (1443 169)  LC_4 Logic Functioning bit
 (42 9)  (1444 169)  (1444 169)  LC_4 Logic Functioning bit
 (14 10)  (1416 170)  (1416 170)  routing T_27_10.wire_logic_cluster/lc_4/out <X> T_27_10.lc_trk_g2_4
 (15 10)  (1417 170)  (1417 170)  routing T_27_10.rgt_op_5 <X> T_27_10.lc_trk_g2_5
 (17 10)  (1419 170)  (1419 170)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (1420 170)  (1420 170)  routing T_27_10.rgt_op_5 <X> T_27_10.lc_trk_g2_5
 (21 10)  (1423 170)  (1423 170)  routing T_27_10.wire_logic_cluster/lc_7/out <X> T_27_10.lc_trk_g2_7
 (22 10)  (1424 170)  (1424 170)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (1427 170)  (1427 170)  routing T_27_10.rgt_op_6 <X> T_27_10.lc_trk_g2_6
 (27 10)  (1429 170)  (1429 170)  routing T_27_10.lc_trk_g3_1 <X> T_27_10.wire_logic_cluster/lc_5/in_1
 (28 10)  (1430 170)  (1430 170)  routing T_27_10.lc_trk_g3_1 <X> T_27_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (1431 170)  (1431 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (1434 170)  (1434 170)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (1437 170)  (1437 170)  routing T_27_10.lc_trk_g0_5 <X> T_27_10.input_2_5
 (36 10)  (1438 170)  (1438 170)  LC_5 Logic Functioning bit
 (39 10)  (1441 170)  (1441 170)  LC_5 Logic Functioning bit
 (41 10)  (1443 170)  (1443 170)  LC_5 Logic Functioning bit
 (42 10)  (1444 170)  (1444 170)  LC_5 Logic Functioning bit
 (44 10)  (1446 170)  (1446 170)  LC_5 Logic Functioning bit
 (45 10)  (1447 170)  (1447 170)  LC_5 Logic Functioning bit
 (48 10)  (1450 170)  (1450 170)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (51 10)  (1453 170)  (1453 170)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (1454 170)  (1454 170)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (17 11)  (1419 171)  (1419 171)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (1424 171)  (1424 171)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (1426 171)  (1426 171)  routing T_27_10.rgt_op_6 <X> T_27_10.lc_trk_g2_6
 (32 11)  (1434 171)  (1434 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (1438 171)  (1438 171)  LC_5 Logic Functioning bit
 (39 11)  (1441 171)  (1441 171)  LC_5 Logic Functioning bit
 (41 11)  (1443 171)  (1443 171)  LC_5 Logic Functioning bit
 (42 11)  (1444 171)  (1444 171)  LC_5 Logic Functioning bit
 (14 12)  (1416 172)  (1416 172)  routing T_27_10.rgt_op_0 <X> T_27_10.lc_trk_g3_0
 (15 12)  (1417 172)  (1417 172)  routing T_27_10.rgt_op_1 <X> T_27_10.lc_trk_g3_1
 (17 12)  (1419 172)  (1419 172)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (1420 172)  (1420 172)  routing T_27_10.rgt_op_1 <X> T_27_10.lc_trk_g3_1
 (21 12)  (1423 172)  (1423 172)  routing T_27_10.sp4_h_r_43 <X> T_27_10.lc_trk_g3_3
 (22 12)  (1424 172)  (1424 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1425 172)  (1425 172)  routing T_27_10.sp4_h_r_43 <X> T_27_10.lc_trk_g3_3
 (24 12)  (1426 172)  (1426 172)  routing T_27_10.sp4_h_r_43 <X> T_27_10.lc_trk_g3_3
 (25 12)  (1427 172)  (1427 172)  routing T_27_10.rgt_op_2 <X> T_27_10.lc_trk_g3_2
 (27 12)  (1429 172)  (1429 172)  routing T_27_10.lc_trk_g3_4 <X> T_27_10.wire_logic_cluster/lc_6/in_1
 (28 12)  (1430 172)  (1430 172)  routing T_27_10.lc_trk_g3_4 <X> T_27_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (1431 172)  (1431 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1432 172)  (1432 172)  routing T_27_10.lc_trk_g3_4 <X> T_27_10.wire_logic_cluster/lc_6/in_1
 (32 12)  (1434 172)  (1434 172)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (1437 172)  (1437 172)  routing T_27_10.lc_trk_g0_6 <X> T_27_10.input_2_6
 (36 12)  (1438 172)  (1438 172)  LC_6 Logic Functioning bit
 (39 12)  (1441 172)  (1441 172)  LC_6 Logic Functioning bit
 (41 12)  (1443 172)  (1443 172)  LC_6 Logic Functioning bit
 (42 12)  (1444 172)  (1444 172)  LC_6 Logic Functioning bit
 (44 12)  (1446 172)  (1446 172)  LC_6 Logic Functioning bit
 (45 12)  (1447 172)  (1447 172)  LC_6 Logic Functioning bit
 (48 12)  (1450 172)  (1450 172)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (51 12)  (1453 172)  (1453 172)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (1454 172)  (1454 172)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (15 13)  (1417 173)  (1417 173)  routing T_27_10.rgt_op_0 <X> T_27_10.lc_trk_g3_0
 (17 13)  (1419 173)  (1419 173)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (21 13)  (1423 173)  (1423 173)  routing T_27_10.sp4_h_r_43 <X> T_27_10.lc_trk_g3_3
 (22 13)  (1424 173)  (1424 173)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (1426 173)  (1426 173)  routing T_27_10.rgt_op_2 <X> T_27_10.lc_trk_g3_2
 (32 13)  (1434 173)  (1434 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (1437 173)  (1437 173)  routing T_27_10.lc_trk_g0_6 <X> T_27_10.input_2_6
 (36 13)  (1438 173)  (1438 173)  LC_6 Logic Functioning bit
 (39 13)  (1441 173)  (1441 173)  LC_6 Logic Functioning bit
 (41 13)  (1443 173)  (1443 173)  LC_6 Logic Functioning bit
 (42 13)  (1444 173)  (1444 173)  LC_6 Logic Functioning bit
 (0 14)  (1402 174)  (1402 174)  routing T_27_10.glb_netwk_6 <X> T_27_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (1403 174)  (1403 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (1416 174)  (1416 174)  routing T_27_10.rgt_op_4 <X> T_27_10.lc_trk_g3_4
 (29 14)  (1431 174)  (1431 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (1434 174)  (1434 174)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (1437 174)  (1437 174)  routing T_27_10.lc_trk_g2_7 <X> T_27_10.input_2_7
 (36 14)  (1438 174)  (1438 174)  LC_7 Logic Functioning bit
 (39 14)  (1441 174)  (1441 174)  LC_7 Logic Functioning bit
 (41 14)  (1443 174)  (1443 174)  LC_7 Logic Functioning bit
 (42 14)  (1444 174)  (1444 174)  LC_7 Logic Functioning bit
 (45 14)  (1447 174)  (1447 174)  LC_7 Logic Functioning bit
 (52 14)  (1454 174)  (1454 174)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (1402 175)  (1402 175)  routing T_27_10.glb_netwk_6 <X> T_27_10.wire_logic_cluster/lc_7/s_r
 (15 15)  (1417 175)  (1417 175)  routing T_27_10.rgt_op_4 <X> T_27_10.lc_trk_g3_4
 (17 15)  (1419 175)  (1419 175)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (26 15)  (1428 175)  (1428 175)  routing T_27_10.lc_trk_g3_2 <X> T_27_10.wire_logic_cluster/lc_7/in_0
 (27 15)  (1429 175)  (1429 175)  routing T_27_10.lc_trk_g3_2 <X> T_27_10.wire_logic_cluster/lc_7/in_0
 (28 15)  (1430 175)  (1430 175)  routing T_27_10.lc_trk_g3_2 <X> T_27_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (1431 175)  (1431 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1432 175)  (1432 175)  routing T_27_10.lc_trk_g0_2 <X> T_27_10.wire_logic_cluster/lc_7/in_1
 (32 15)  (1434 175)  (1434 175)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (1435 175)  (1435 175)  routing T_27_10.lc_trk_g2_7 <X> T_27_10.input_2_7
 (35 15)  (1437 175)  (1437 175)  routing T_27_10.lc_trk_g2_7 <X> T_27_10.input_2_7
 (38 15)  (1440 175)  (1440 175)  LC_7 Logic Functioning bit
 (39 15)  (1441 175)  (1441 175)  LC_7 Logic Functioning bit
 (42 15)  (1444 175)  (1444 175)  LC_7 Logic Functioning bit
 (43 15)  (1445 175)  (1445 175)  LC_7 Logic Functioning bit
 (47 15)  (1449 175)  (1449 175)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_28_10

 (25 0)  (1481 160)  (1481 160)  routing T_28_10.wire_logic_cluster/lc_2/out <X> T_28_10.lc_trk_g0_2
 (36 0)  (1492 160)  (1492 160)  LC_0 Logic Functioning bit
 (43 0)  (1499 160)  (1499 160)  LC_0 Logic Functioning bit
 (11 1)  (1467 161)  (1467 161)  routing T_28_10.sp4_h_l_43 <X> T_28_10.sp4_h_r_2
 (13 1)  (1469 161)  (1469 161)  routing T_28_10.sp4_h_l_43 <X> T_28_10.sp4_h_r_2
 (22 1)  (1478 161)  (1478 161)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (1482 161)  (1482 161)  routing T_28_10.lc_trk_g2_2 <X> T_28_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (1484 161)  (1484 161)  routing T_28_10.lc_trk_g2_2 <X> T_28_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (1485 161)  (1485 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (1488 161)  (1488 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (1491 161)  (1491 161)  routing T_28_10.lc_trk_g0_2 <X> T_28_10.input_2_0
 (37 1)  (1493 161)  (1493 161)  LC_0 Logic Functioning bit
 (42 1)  (1498 161)  (1498 161)  LC_0 Logic Functioning bit
 (0 2)  (1456 162)  (1456 162)  routing T_28_10.glb_netwk_3 <X> T_28_10.wire_logic_cluster/lc_7/clk
 (2 2)  (1458 162)  (1458 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (29 2)  (1485 162)  (1485 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (1488 162)  (1488 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1489 162)  (1489 162)  routing T_28_10.lc_trk_g2_2 <X> T_28_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (1492 162)  (1492 162)  LC_1 Logic Functioning bit
 (38 2)  (1494 162)  (1494 162)  LC_1 Logic Functioning bit
 (0 3)  (1456 163)  (1456 163)  routing T_28_10.glb_netwk_3 <X> T_28_10.wire_logic_cluster/lc_7/clk
 (30 3)  (1486 163)  (1486 163)  routing T_28_10.lc_trk_g0_2 <X> T_28_10.wire_logic_cluster/lc_1/in_1
 (31 3)  (1487 163)  (1487 163)  routing T_28_10.lc_trk_g2_2 <X> T_28_10.wire_logic_cluster/lc_1/in_3
 (36 3)  (1492 163)  (1492 163)  LC_1 Logic Functioning bit
 (38 3)  (1494 163)  (1494 163)  LC_1 Logic Functioning bit
 (28 4)  (1484 164)  (1484 164)  routing T_28_10.lc_trk_g2_7 <X> T_28_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (1485 164)  (1485 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1486 164)  (1486 164)  routing T_28_10.lc_trk_g2_7 <X> T_28_10.wire_logic_cluster/lc_2/in_1
 (32 4)  (1488 164)  (1488 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1489 164)  (1489 164)  routing T_28_10.lc_trk_g3_2 <X> T_28_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (1490 164)  (1490 164)  routing T_28_10.lc_trk_g3_2 <X> T_28_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (1492 164)  (1492 164)  LC_2 Logic Functioning bit
 (37 4)  (1493 164)  (1493 164)  LC_2 Logic Functioning bit
 (38 4)  (1494 164)  (1494 164)  LC_2 Logic Functioning bit
 (39 4)  (1495 164)  (1495 164)  LC_2 Logic Functioning bit
 (40 4)  (1496 164)  (1496 164)  LC_2 Logic Functioning bit
 (42 4)  (1498 164)  (1498 164)  LC_2 Logic Functioning bit
 (22 5)  (1478 165)  (1478 165)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (1479 165)  (1479 165)  routing T_28_10.sp4_h_r_2 <X> T_28_10.lc_trk_g1_2
 (24 5)  (1480 165)  (1480 165)  routing T_28_10.sp4_h_r_2 <X> T_28_10.lc_trk_g1_2
 (25 5)  (1481 165)  (1481 165)  routing T_28_10.sp4_h_r_2 <X> T_28_10.lc_trk_g1_2
 (26 5)  (1482 165)  (1482 165)  routing T_28_10.lc_trk_g3_3 <X> T_28_10.wire_logic_cluster/lc_2/in_0
 (27 5)  (1483 165)  (1483 165)  routing T_28_10.lc_trk_g3_3 <X> T_28_10.wire_logic_cluster/lc_2/in_0
 (28 5)  (1484 165)  (1484 165)  routing T_28_10.lc_trk_g3_3 <X> T_28_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (1485 165)  (1485 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (1486 165)  (1486 165)  routing T_28_10.lc_trk_g2_7 <X> T_28_10.wire_logic_cluster/lc_2/in_1
 (31 5)  (1487 165)  (1487 165)  routing T_28_10.lc_trk_g3_2 <X> T_28_10.wire_logic_cluster/lc_2/in_3
 (36 5)  (1492 165)  (1492 165)  LC_2 Logic Functioning bit
 (37 5)  (1493 165)  (1493 165)  LC_2 Logic Functioning bit
 (38 5)  (1494 165)  (1494 165)  LC_2 Logic Functioning bit
 (39 5)  (1495 165)  (1495 165)  LC_2 Logic Functioning bit
 (40 5)  (1496 165)  (1496 165)  LC_2 Logic Functioning bit
 (41 5)  (1497 165)  (1497 165)  LC_2 Logic Functioning bit
 (42 5)  (1498 165)  (1498 165)  LC_2 Logic Functioning bit
 (43 5)  (1499 165)  (1499 165)  LC_2 Logic Functioning bit
 (47 5)  (1503 165)  (1503 165)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (32 6)  (1488 166)  (1488 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1489 166)  (1489 166)  routing T_28_10.lc_trk_g2_2 <X> T_28_10.wire_logic_cluster/lc_3/in_3
 (36 6)  (1492 166)  (1492 166)  LC_3 Logic Functioning bit
 (37 6)  (1493 166)  (1493 166)  LC_3 Logic Functioning bit
 (38 6)  (1494 166)  (1494 166)  LC_3 Logic Functioning bit
 (39 6)  (1495 166)  (1495 166)  LC_3 Logic Functioning bit
 (40 6)  (1496 166)  (1496 166)  LC_3 Logic Functioning bit
 (41 6)  (1497 166)  (1497 166)  LC_3 Logic Functioning bit
 (50 6)  (1506 166)  (1506 166)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (1482 167)  (1482 167)  routing T_28_10.lc_trk_g1_2 <X> T_28_10.wire_logic_cluster/lc_3/in_0
 (27 7)  (1483 167)  (1483 167)  routing T_28_10.lc_trk_g1_2 <X> T_28_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (1485 167)  (1485 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (1487 167)  (1487 167)  routing T_28_10.lc_trk_g2_2 <X> T_28_10.wire_logic_cluster/lc_3/in_3
 (36 7)  (1492 167)  (1492 167)  LC_3 Logic Functioning bit
 (37 7)  (1493 167)  (1493 167)  LC_3 Logic Functioning bit
 (38 7)  (1494 167)  (1494 167)  LC_3 Logic Functioning bit
 (39 7)  (1495 167)  (1495 167)  LC_3 Logic Functioning bit
 (40 7)  (1496 167)  (1496 167)  LC_3 Logic Functioning bit
 (41 7)  (1497 167)  (1497 167)  LC_3 Logic Functioning bit
 (36 8)  (1492 168)  (1492 168)  LC_4 Logic Functioning bit
 (43 8)  (1499 168)  (1499 168)  LC_4 Logic Functioning bit
 (22 9)  (1478 169)  (1478 169)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (1480 169)  (1480 169)  routing T_28_10.tnl_op_2 <X> T_28_10.lc_trk_g2_2
 (25 9)  (1481 169)  (1481 169)  routing T_28_10.tnl_op_2 <X> T_28_10.lc_trk_g2_2
 (26 9)  (1482 169)  (1482 169)  routing T_28_10.lc_trk_g2_2 <X> T_28_10.wire_logic_cluster/lc_4/in_0
 (28 9)  (1484 169)  (1484 169)  routing T_28_10.lc_trk_g2_2 <X> T_28_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (1485 169)  (1485 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (1488 169)  (1488 169)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (1491 169)  (1491 169)  routing T_28_10.lc_trk_g0_2 <X> T_28_10.input_2_4
 (37 9)  (1493 169)  (1493 169)  LC_4 Logic Functioning bit
 (42 9)  (1498 169)  (1498 169)  LC_4 Logic Functioning bit
 (21 10)  (1477 170)  (1477 170)  routing T_28_10.wire_logic_cluster/lc_7/out <X> T_28_10.lc_trk_g2_7
 (22 10)  (1478 170)  (1478 170)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 10)  (1485 170)  (1485 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (1488 170)  (1488 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (1489 170)  (1489 170)  routing T_28_10.lc_trk_g2_2 <X> T_28_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (1492 170)  (1492 170)  LC_5 Logic Functioning bit
 (38 10)  (1494 170)  (1494 170)  LC_5 Logic Functioning bit
 (30 11)  (1486 171)  (1486 171)  routing T_28_10.lc_trk_g0_2 <X> T_28_10.wire_logic_cluster/lc_5/in_1
 (31 11)  (1487 171)  (1487 171)  routing T_28_10.lc_trk_g2_2 <X> T_28_10.wire_logic_cluster/lc_5/in_3
 (36 11)  (1492 171)  (1492 171)  LC_5 Logic Functioning bit
 (38 11)  (1494 171)  (1494 171)  LC_5 Logic Functioning bit
 (22 12)  (1478 172)  (1478 172)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (1479 172)  (1479 172)  routing T_28_10.sp12_v_b_19 <X> T_28_10.lc_trk_g3_3
 (25 12)  (1481 172)  (1481 172)  routing T_28_10.sp12_v_t_1 <X> T_28_10.lc_trk_g3_2
 (36 12)  (1492 172)  (1492 172)  LC_6 Logic Functioning bit
 (43 12)  (1499 172)  (1499 172)  LC_6 Logic Functioning bit
 (21 13)  (1477 173)  (1477 173)  routing T_28_10.sp12_v_b_19 <X> T_28_10.lc_trk_g3_3
 (22 13)  (1478 173)  (1478 173)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (1480 173)  (1480 173)  routing T_28_10.sp12_v_t_1 <X> T_28_10.lc_trk_g3_2
 (25 13)  (1481 173)  (1481 173)  routing T_28_10.sp12_v_t_1 <X> T_28_10.lc_trk_g3_2
 (26 13)  (1482 173)  (1482 173)  routing T_28_10.lc_trk_g2_2 <X> T_28_10.wire_logic_cluster/lc_6/in_0
 (28 13)  (1484 173)  (1484 173)  routing T_28_10.lc_trk_g2_2 <X> T_28_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (1485 173)  (1485 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (32 13)  (1488 173)  (1488 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (1491 173)  (1491 173)  routing T_28_10.lc_trk_g0_2 <X> T_28_10.input_2_6
 (37 13)  (1493 173)  (1493 173)  LC_6 Logic Functioning bit
 (42 13)  (1498 173)  (1498 173)  LC_6 Logic Functioning bit
 (36 14)  (1492 174)  (1492 174)  LC_7 Logic Functioning bit
 (38 14)  (1494 174)  (1494 174)  LC_7 Logic Functioning bit
 (41 14)  (1497 174)  (1497 174)  LC_7 Logic Functioning bit
 (43 14)  (1499 174)  (1499 174)  LC_7 Logic Functioning bit
 (45 14)  (1501 174)  (1501 174)  LC_7 Logic Functioning bit
 (26 15)  (1482 175)  (1482 175)  routing T_28_10.lc_trk_g3_2 <X> T_28_10.wire_logic_cluster/lc_7/in_0
 (27 15)  (1483 175)  (1483 175)  routing T_28_10.lc_trk_g3_2 <X> T_28_10.wire_logic_cluster/lc_7/in_0
 (28 15)  (1484 175)  (1484 175)  routing T_28_10.lc_trk_g3_2 <X> T_28_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (1485 175)  (1485 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (37 15)  (1493 175)  (1493 175)  LC_7 Logic Functioning bit
 (39 15)  (1495 175)  (1495 175)  LC_7 Logic Functioning bit
 (40 15)  (1496 175)  (1496 175)  LC_7 Logic Functioning bit
 (42 15)  (1498 175)  (1498 175)  LC_7 Logic Functioning bit


LogicTile_30_10

 (3 2)  (1567 162)  (1567 162)  routing T_30_10.sp12_h_r_0 <X> T_30_10.sp12_h_l_23
 (3 3)  (1567 163)  (1567 163)  routing T_30_10.sp12_h_r_0 <X> T_30_10.sp12_h_l_23


LogicTile_31_10

 (13 0)  (1631 160)  (1631 160)  routing T_31_10.sp4_h_l_39 <X> T_31_10.sp4_v_b_2
 (12 1)  (1630 161)  (1630 161)  routing T_31_10.sp4_h_l_39 <X> T_31_10.sp4_v_b_2
 (4 8)  (1622 168)  (1622 168)  routing T_31_10.sp4_h_l_43 <X> T_31_10.sp4_v_b_6
 (5 9)  (1623 169)  (1623 169)  routing T_31_10.sp4_h_l_43 <X> T_31_10.sp4_v_b_6
 (8 13)  (1626 173)  (1626 173)  routing T_31_10.sp4_h_l_41 <X> T_31_10.sp4_v_b_10
 (9 13)  (1627 173)  (1627 173)  routing T_31_10.sp4_h_l_41 <X> T_31_10.sp4_v_b_10
 (10 13)  (1628 173)  (1628 173)  routing T_31_10.sp4_h_l_41 <X> T_31_10.sp4_v_b_10


LogicTile_32_10

 (13 0)  (1685 160)  (1685 160)  routing T_32_10.sp4_h_l_39 <X> T_32_10.sp4_v_b_2
 (38 0)  (1710 160)  (1710 160)  LC_0 Logic Functioning bit
 (39 0)  (1711 160)  (1711 160)  LC_0 Logic Functioning bit
 (40 0)  (1712 160)  (1712 160)  LC_0 Logic Functioning bit
 (41 0)  (1713 160)  (1713 160)  LC_0 Logic Functioning bit
 (12 1)  (1684 161)  (1684 161)  routing T_32_10.sp4_h_l_39 <X> T_32_10.sp4_v_b_2
 (32 1)  (1704 161)  (1704 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (1706 161)  (1706 161)  routing T_32_10.lc_trk_g1_1 <X> T_32_10.input_2_0
 (38 1)  (1710 161)  (1710 161)  LC_0 Logic Functioning bit
 (39 1)  (1711 161)  (1711 161)  LC_0 Logic Functioning bit
 (40 1)  (1712 161)  (1712 161)  LC_0 Logic Functioning bit
 (41 1)  (1713 161)  (1713 161)  LC_0 Logic Functioning bit
 (0 2)  (1672 162)  (1672 162)  routing T_32_10.glb_netwk_7 <X> T_32_10.wire_logic_cluster/lc_7/clk
 (1 2)  (1673 162)  (1673 162)  routing T_32_10.glb_netwk_7 <X> T_32_10.wire_logic_cluster/lc_7/clk
 (2 2)  (1674 162)  (1674 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (1672 163)  (1672 163)  routing T_32_10.glb_netwk_7 <X> T_32_10.wire_logic_cluster/lc_7/clk
 (15 4)  (1687 164)  (1687 164)  routing T_32_10.bot_op_1 <X> T_32_10.lc_trk_g1_1
 (17 4)  (1689 164)  (1689 164)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (17 6)  (1689 166)  (1689 166)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1690 166)  (1690 166)  routing T_32_10.wire_logic_cluster/lc_5/out <X> T_32_10.lc_trk_g1_5
 (31 10)  (1703 170)  (1703 170)  routing T_32_10.lc_trk_g2_4 <X> T_32_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (1704 170)  (1704 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (1705 170)  (1705 170)  routing T_32_10.lc_trk_g2_4 <X> T_32_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (1708 170)  (1708 170)  LC_5 Logic Functioning bit
 (37 10)  (1709 170)  (1709 170)  LC_5 Logic Functioning bit
 (38 10)  (1710 170)  (1710 170)  LC_5 Logic Functioning bit
 (39 10)  (1711 170)  (1711 170)  LC_5 Logic Functioning bit
 (45 10)  (1717 170)  (1717 170)  LC_5 Logic Functioning bit
 (16 11)  (1688 171)  (1688 171)  routing T_32_10.sp12_v_b_12 <X> T_32_10.lc_trk_g2_4
 (17 11)  (1689 171)  (1689 171)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (36 11)  (1708 171)  (1708 171)  LC_5 Logic Functioning bit
 (37 11)  (1709 171)  (1709 171)  LC_5 Logic Functioning bit
 (38 11)  (1710 171)  (1710 171)  LC_5 Logic Functioning bit
 (39 11)  (1711 171)  (1711 171)  LC_5 Logic Functioning bit
 (31 14)  (1703 174)  (1703 174)  routing T_32_10.lc_trk_g1_5 <X> T_32_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (1704 174)  (1704 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1706 174)  (1706 174)  routing T_32_10.lc_trk_g1_5 <X> T_32_10.wire_logic_cluster/lc_7/in_3
 (40 14)  (1712 174)  (1712 174)  LC_7 Logic Functioning bit
 (41 14)  (1713 174)  (1713 174)  LC_7 Logic Functioning bit
 (42 14)  (1714 174)  (1714 174)  LC_7 Logic Functioning bit
 (43 14)  (1715 174)  (1715 174)  LC_7 Logic Functioning bit
 (40 15)  (1712 175)  (1712 175)  LC_7 Logic Functioning bit
 (41 15)  (1713 175)  (1713 175)  LC_7 Logic Functioning bit
 (42 15)  (1714 175)  (1714 175)  LC_7 Logic Functioning bit
 (43 15)  (1715 175)  (1715 175)  LC_7 Logic Functioning bit


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (4 4)  (1730 164)  (1730 164)  routing T_33_10.span4_vert_b_12 <X> T_33_10.lc_trk_g0_4
 (5 5)  (1731 165)  (1731 165)  routing T_33_10.span4_vert_b_12 <X> T_33_10.lc_trk_g0_4
 (7 5)  (1733 165)  (1733 165)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (3 6)  (1729 166)  (1729 166)  IO control bit: IORIGHT_IE_1

 (4 8)  (1730 168)  (1730 168)  routing T_33_10.logic_op_lft_0 <X> T_33_10.lc_trk_g1_0
 (4 9)  (1730 169)  (1730 169)  routing T_33_10.logic_op_lft_0 <X> T_33_10.lc_trk_g1_0
 (7 9)  (1733 169)  (1733 169)  Enable bit of Mux _local_links/g1_mux_0 => logic_op_lft_0 lc_trk_g1_0
 (16 9)  (1742 169)  (1742 169)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (10 10)  (1736 170)  (1736 170)  routing T_33_10.lc_trk_g0_4 <X> T_33_10.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 170)  (1738 170)  routing T_33_10.lc_trk_g1_0 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (11 11)  (1737 171)  (1737 171)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (7 14)  (1733 174)  (1733 174)  Enable bit of Mux _local_links/g1_mux_7 => logic_op_lft_7 lc_trk_g1_7
 (8 14)  (1734 174)  (1734 174)  routing T_33_10.logic_op_lft_7 <X> T_33_10.lc_trk_g1_7
 (10 14)  (1736 174)  (1736 174)  routing T_33_10.lc_trk_g1_7 <X> T_33_10.wire_io_cluster/io_1/D_OUT_1
 (11 14)  (1737 174)  (1737 174)  routing T_33_10.lc_trk_g1_7 <X> T_33_10.wire_io_cluster/io_1/D_OUT_1
 (12 14)  (1738 174)  (1738 174)  routing T_33_10.glb_netwk_7 <X> T_33_10.wire_io_cluster/io_1/outclk
 (14 14)  (1740 174)  (1740 174)  routing T_33_10.glb_netwk_7 <X> T_33_10.wire_io_cluster/io_1/outclk
 (17 14)  (1743 174)  (1743 174)  IOB_1 IO Functioning bit
 (8 15)  (1734 175)  (1734 175)  routing T_33_10.logic_op_lft_7 <X> T_33_10.lc_trk_g1_7
 (10 15)  (1736 175)  (1736 175)  routing T_33_10.lc_trk_g1_7 <X> T_33_10.wire_io_cluster/io_1/D_OUT_1
 (11 15)  (1737 175)  (1737 175)  Enable bit of Mux _io_cluster/in_mux1_2 => lc_trk_g1_7 wire_io_cluster/io_1/D_OUT_1
 (12 15)  (1738 175)  (1738 175)  routing T_33_10.glb_netwk_7 <X> T_33_10.wire_io_cluster/io_1/outclk
 (15 15)  (1741 175)  (1741 175)  Enable bit of Mux _clock_links/clk_mux => glb_netwk_7 wire_io_cluster/io_1/outclk


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9



LogicTile_13_9



LogicTile_14_9



LogicTile_15_9



LogicTile_16_9



LogicTile_17_9



LogicTile_18_9



LogicTile_19_9



LogicTile_20_9

 (7 8)  (1043 152)  (1043 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (1043 154)  (1043 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_21_9

 (7 10)  (1097 154)  (1097 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 15)  (1097 159)  (1097 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_22_9

 (7 8)  (1151 152)  (1151 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (1151 154)  (1151 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_23_9



LogicTile_24_9

 (7 8)  (1259 152)  (1259 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (1259 154)  (1259 154)  Column buffer control bit: LH_colbuf_cntl_3



RAM_Tile_25_9



LogicTile_26_9

 (7 8)  (1355 152)  (1355 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (1355 154)  (1355 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_27_9

 (7 10)  (1409 154)  (1409 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 15)  (1409 159)  (1409 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_28_9

 (7 10)  (1463 154)  (1463 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9

 (0 0)  (1672 144)  (1672 144)  Negative Clock bit

 (15 1)  (1687 145)  (1687 145)  routing T_32_9.bot_op_0 <X> T_32_9.lc_trk_g0_0
 (17 1)  (1689 145)  (1689 145)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (0 2)  (1672 146)  (1672 146)  routing T_32_9.glb_netwk_7 <X> T_32_9.wire_logic_cluster/lc_7/clk
 (1 2)  (1673 146)  (1673 146)  routing T_32_9.glb_netwk_7 <X> T_32_9.wire_logic_cluster/lc_7/clk
 (2 2)  (1674 146)  (1674 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (29 2)  (1701 146)  (1701 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (36 2)  (1708 146)  (1708 146)  LC_1 Logic Functioning bit
 (38 2)  (1710 146)  (1710 146)  LC_1 Logic Functioning bit
 (41 2)  (1713 146)  (1713 146)  LC_1 Logic Functioning bit
 (43 2)  (1715 146)  (1715 146)  LC_1 Logic Functioning bit
 (45 2)  (1717 146)  (1717 146)  LC_1 Logic Functioning bit
 (0 3)  (1672 147)  (1672 147)  routing T_32_9.glb_netwk_7 <X> T_32_9.wire_logic_cluster/lc_7/clk
 (36 3)  (1708 147)  (1708 147)  LC_1 Logic Functioning bit
 (38 3)  (1710 147)  (1710 147)  LC_1 Logic Functioning bit
 (41 3)  (1713 147)  (1713 147)  LC_1 Logic Functioning bit
 (43 3)  (1715 147)  (1715 147)  LC_1 Logic Functioning bit
 (7 14)  (1679 158)  (1679 158)  Column buffer control bit: LH_colbuf_cntl_7



IO_Tile_33_9

 (14 1)  (1740 145)  (1740 145)  routing T_33_9.span4_vert_t_12 <X> T_33_9.span4_vert_b_0
 (9 6)  (1735 150)  (1735 150)  Column buffer control bit: IORIGHT_half_column_clock_enable_7



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8

 (7 10)  (823 138)  (823 138)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8

 (26 4)  (1536 132)  (1536 132)  routing T_29_8.lc_trk_g2_6 <X> T_29_8.wire_logic_cluster/lc_2/in_0
 (37 4)  (1547 132)  (1547 132)  LC_2 Logic Functioning bit
 (39 4)  (1549 132)  (1549 132)  LC_2 Logic Functioning bit
 (40 4)  (1550 132)  (1550 132)  LC_2 Logic Functioning bit
 (42 4)  (1552 132)  (1552 132)  LC_2 Logic Functioning bit
 (53 4)  (1563 132)  (1563 132)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (26 5)  (1536 133)  (1536 133)  routing T_29_8.lc_trk_g2_6 <X> T_29_8.wire_logic_cluster/lc_2/in_0
 (28 5)  (1538 133)  (1538 133)  routing T_29_8.lc_trk_g2_6 <X> T_29_8.wire_logic_cluster/lc_2/in_0
 (29 5)  (1539 133)  (1539 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (1546 133)  (1546 133)  LC_2 Logic Functioning bit
 (38 5)  (1548 133)  (1548 133)  LC_2 Logic Functioning bit
 (41 5)  (1551 133)  (1551 133)  LC_2 Logic Functioning bit
 (43 5)  (1553 133)  (1553 133)  LC_2 Logic Functioning bit
 (46 5)  (1556 133)  (1556 133)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (53 5)  (1563 133)  (1563 133)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (22 11)  (1532 139)  (1532 139)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1535 139)  (1535 139)  routing T_29_8.sp4_r_v_b_38 <X> T_29_8.lc_trk_g2_6
 (6 12)  (1516 140)  (1516 140)  routing T_29_8.sp4_h_r_4 <X> T_29_8.sp4_v_b_9
 (7 14)  (1517 142)  (1517 142)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_30_8

 (0 0)  (1564 128)  (1564 128)  Negative Clock bit

 (0 2)  (1564 130)  (1564 130)  routing T_30_8.glb_netwk_7 <X> T_30_8.wire_logic_cluster/lc_7/clk
 (1 2)  (1565 130)  (1565 130)  routing T_30_8.glb_netwk_7 <X> T_30_8.wire_logic_cluster/lc_7/clk
 (2 2)  (1566 130)  (1566 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (1564 131)  (1564 131)  routing T_30_8.glb_netwk_7 <X> T_30_8.wire_logic_cluster/lc_7/clk
 (22 5)  (1586 133)  (1586 133)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1588 133)  (1588 133)  routing T_30_8.bot_op_2 <X> T_30_8.lc_trk_g1_2
 (14 6)  (1578 134)  (1578 134)  routing T_30_8.wire_logic_cluster/lc_4/out <X> T_30_8.lc_trk_g1_4
 (17 7)  (1581 135)  (1581 135)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 8)  (1591 136)  (1591 136)  routing T_30_8.lc_trk_g1_2 <X> T_30_8.wire_logic_cluster/lc_4/in_1
 (29 8)  (1593 136)  (1593 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1595 136)  (1595 136)  routing T_30_8.lc_trk_g1_4 <X> T_30_8.wire_logic_cluster/lc_4/in_3
 (32 8)  (1596 136)  (1596 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1598 136)  (1598 136)  routing T_30_8.lc_trk_g1_4 <X> T_30_8.wire_logic_cluster/lc_4/in_3
 (36 8)  (1600 136)  (1600 136)  LC_4 Logic Functioning bit
 (37 8)  (1601 136)  (1601 136)  LC_4 Logic Functioning bit
 (38 8)  (1602 136)  (1602 136)  LC_4 Logic Functioning bit
 (39 8)  (1603 136)  (1603 136)  LC_4 Logic Functioning bit
 (41 8)  (1605 136)  (1605 136)  LC_4 Logic Functioning bit
 (43 8)  (1607 136)  (1607 136)  LC_4 Logic Functioning bit
 (45 8)  (1609 136)  (1609 136)  LC_4 Logic Functioning bit
 (30 9)  (1594 137)  (1594 137)  routing T_30_8.lc_trk_g1_2 <X> T_30_8.wire_logic_cluster/lc_4/in_1
 (36 9)  (1600 137)  (1600 137)  LC_4 Logic Functioning bit
 (37 9)  (1601 137)  (1601 137)  LC_4 Logic Functioning bit
 (38 9)  (1602 137)  (1602 137)  LC_4 Logic Functioning bit
 (39 9)  (1603 137)  (1603 137)  LC_4 Logic Functioning bit
 (41 9)  (1605 137)  (1605 137)  LC_4 Logic Functioning bit
 (43 9)  (1607 137)  (1607 137)  LC_4 Logic Functioning bit
 (52 9)  (1616 137)  (1616 137)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (0 14)  (1564 142)  (1564 142)  routing T_30_8.lc_trk_g3_5 <X> T_30_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (1565 142)  (1565 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (7 14)  (1571 142)  (1571 142)  Column buffer control bit: LH_colbuf_cntl_7

 (16 14)  (1580 142)  (1580 142)  routing T_30_8.sp4_v_b_37 <X> T_30_8.lc_trk_g3_5
 (17 14)  (1581 142)  (1581 142)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1582 142)  (1582 142)  routing T_30_8.sp4_v_b_37 <X> T_30_8.lc_trk_g3_5
 (0 15)  (1564 143)  (1564 143)  routing T_30_8.lc_trk_g3_5 <X> T_30_8.wire_logic_cluster/lc_7/s_r
 (1 15)  (1565 143)  (1565 143)  routing T_30_8.lc_trk_g3_5 <X> T_30_8.wire_logic_cluster/lc_7/s_r
 (18 15)  (1582 143)  (1582 143)  routing T_30_8.sp4_v_b_37 <X> T_30_8.lc_trk_g3_5


LogicTile_31_8

 (0 2)  (1618 130)  (1618 130)  routing T_31_8.glb_netwk_7 <X> T_31_8.wire_logic_cluster/lc_7/clk
 (1 2)  (1619 130)  (1619 130)  routing T_31_8.glb_netwk_7 <X> T_31_8.wire_logic_cluster/lc_7/clk
 (2 2)  (1620 130)  (1620 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (1618 131)  (1618 131)  routing T_31_8.glb_netwk_7 <X> T_31_8.wire_logic_cluster/lc_7/clk
 (14 6)  (1632 134)  (1632 134)  routing T_31_8.lft_op_4 <X> T_31_8.lc_trk_g1_4
 (15 7)  (1633 135)  (1633 135)  routing T_31_8.lft_op_4 <X> T_31_8.lc_trk_g1_4
 (17 7)  (1635 135)  (1635 135)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (25 8)  (1643 136)  (1643 136)  routing T_31_8.sp4_v_b_26 <X> T_31_8.lc_trk_g2_2
 (22 9)  (1640 137)  (1640 137)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1641 137)  (1641 137)  routing T_31_8.sp4_v_b_26 <X> T_31_8.lc_trk_g2_2
 (27 12)  (1645 140)  (1645 140)  routing T_31_8.lc_trk_g3_6 <X> T_31_8.wire_logic_cluster/lc_6/in_1
 (28 12)  (1646 140)  (1646 140)  routing T_31_8.lc_trk_g3_6 <X> T_31_8.wire_logic_cluster/lc_6/in_1
 (29 12)  (1647 140)  (1647 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1648 140)  (1648 140)  routing T_31_8.lc_trk_g3_6 <X> T_31_8.wire_logic_cluster/lc_6/in_1
 (31 12)  (1649 140)  (1649 140)  routing T_31_8.lc_trk_g1_4 <X> T_31_8.wire_logic_cluster/lc_6/in_3
 (32 12)  (1650 140)  (1650 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1652 140)  (1652 140)  routing T_31_8.lc_trk_g1_4 <X> T_31_8.wire_logic_cluster/lc_6/in_3
 (37 12)  (1655 140)  (1655 140)  LC_6 Logic Functioning bit
 (39 12)  (1657 140)  (1657 140)  LC_6 Logic Functioning bit
 (41 12)  (1659 140)  (1659 140)  LC_6 Logic Functioning bit
 (43 12)  (1661 140)  (1661 140)  LC_6 Logic Functioning bit
 (45 12)  (1663 140)  (1663 140)  LC_6 Logic Functioning bit
 (26 13)  (1644 141)  (1644 141)  routing T_31_8.lc_trk_g2_2 <X> T_31_8.wire_logic_cluster/lc_6/in_0
 (28 13)  (1646 141)  (1646 141)  routing T_31_8.lc_trk_g2_2 <X> T_31_8.wire_logic_cluster/lc_6/in_0
 (29 13)  (1647 141)  (1647 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (1648 141)  (1648 141)  routing T_31_8.lc_trk_g3_6 <X> T_31_8.wire_logic_cluster/lc_6/in_1
 (37 13)  (1655 141)  (1655 141)  LC_6 Logic Functioning bit
 (39 13)  (1657 141)  (1657 141)  LC_6 Logic Functioning bit
 (40 13)  (1658 141)  (1658 141)  LC_6 Logic Functioning bit
 (42 13)  (1660 141)  (1660 141)  LC_6 Logic Functioning bit
 (7 14)  (1625 142)  (1625 142)  Column buffer control bit: LH_colbuf_cntl_7

 (25 14)  (1643 142)  (1643 142)  routing T_31_8.wire_logic_cluster/lc_6/out <X> T_31_8.lc_trk_g3_6
 (22 15)  (1640 143)  (1640 143)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_32_8

 (27 0)  (1699 128)  (1699 128)  routing T_32_8.lc_trk_g1_4 <X> T_32_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (1701 128)  (1701 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1702 128)  (1702 128)  routing T_32_8.lc_trk_g1_4 <X> T_32_8.wire_logic_cluster/lc_0/in_1
 (32 0)  (1704 128)  (1704 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1706 128)  (1706 128)  routing T_32_8.lc_trk_g1_0 <X> T_32_8.wire_logic_cluster/lc_0/in_3
 (37 0)  (1709 128)  (1709 128)  LC_0 Logic Functioning bit
 (39 0)  (1711 128)  (1711 128)  LC_0 Logic Functioning bit
 (41 0)  (1713 128)  (1713 128)  LC_0 Logic Functioning bit
 (43 0)  (1715 128)  (1715 128)  LC_0 Logic Functioning bit
 (45 0)  (1717 128)  (1717 128)  LC_0 Logic Functioning bit
 (52 0)  (1724 128)  (1724 128)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (1698 129)  (1698 129)  routing T_32_8.lc_trk_g2_2 <X> T_32_8.wire_logic_cluster/lc_0/in_0
 (28 1)  (1700 129)  (1700 129)  routing T_32_8.lc_trk_g2_2 <X> T_32_8.wire_logic_cluster/lc_0/in_0
 (29 1)  (1701 129)  (1701 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (36 1)  (1708 129)  (1708 129)  LC_0 Logic Functioning bit
 (37 1)  (1709 129)  (1709 129)  LC_0 Logic Functioning bit
 (38 1)  (1710 129)  (1710 129)  LC_0 Logic Functioning bit
 (39 1)  (1711 129)  (1711 129)  LC_0 Logic Functioning bit
 (0 2)  (1672 130)  (1672 130)  routing T_32_8.glb_netwk_7 <X> T_32_8.wire_logic_cluster/lc_7/clk
 (1 2)  (1673 130)  (1673 130)  routing T_32_8.glb_netwk_7 <X> T_32_8.wire_logic_cluster/lc_7/clk
 (2 2)  (1674 130)  (1674 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (1672 131)  (1672 131)  routing T_32_8.glb_netwk_7 <X> T_32_8.wire_logic_cluster/lc_7/clk
 (14 4)  (1686 132)  (1686 132)  routing T_32_8.wire_logic_cluster/lc_0/out <X> T_32_8.lc_trk_g1_0
 (27 4)  (1699 132)  (1699 132)  routing T_32_8.lc_trk_g3_2 <X> T_32_8.wire_logic_cluster/lc_2/in_1
 (28 4)  (1700 132)  (1700 132)  routing T_32_8.lc_trk_g3_2 <X> T_32_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (1701 132)  (1701 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1703 132)  (1703 132)  routing T_32_8.lc_trk_g1_4 <X> T_32_8.wire_logic_cluster/lc_2/in_3
 (32 4)  (1704 132)  (1704 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1706 132)  (1706 132)  routing T_32_8.lc_trk_g1_4 <X> T_32_8.wire_logic_cluster/lc_2/in_3
 (37 4)  (1709 132)  (1709 132)  LC_2 Logic Functioning bit
 (39 4)  (1711 132)  (1711 132)  LC_2 Logic Functioning bit
 (41 4)  (1713 132)  (1713 132)  LC_2 Logic Functioning bit
 (43 4)  (1715 132)  (1715 132)  LC_2 Logic Functioning bit
 (45 4)  (1717 132)  (1717 132)  LC_2 Logic Functioning bit
 (17 5)  (1689 133)  (1689 133)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (30 5)  (1702 133)  (1702 133)  routing T_32_8.lc_trk_g3_2 <X> T_32_8.wire_logic_cluster/lc_2/in_1
 (37 5)  (1709 133)  (1709 133)  LC_2 Logic Functioning bit
 (39 5)  (1711 133)  (1711 133)  LC_2 Logic Functioning bit
 (41 5)  (1713 133)  (1713 133)  LC_2 Logic Functioning bit
 (43 5)  (1715 133)  (1715 133)  LC_2 Logic Functioning bit
 (14 6)  (1686 134)  (1686 134)  routing T_32_8.wire_logic_cluster/lc_4/out <X> T_32_8.lc_trk_g1_4
 (17 7)  (1689 135)  (1689 135)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (25 8)  (1697 136)  (1697 136)  routing T_32_8.wire_logic_cluster/lc_2/out <X> T_32_8.lc_trk_g2_2
 (31 8)  (1703 136)  (1703 136)  routing T_32_8.lc_trk_g1_4 <X> T_32_8.wire_logic_cluster/lc_4/in_3
 (32 8)  (1704 136)  (1704 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1706 136)  (1706 136)  routing T_32_8.lc_trk_g1_4 <X> T_32_8.wire_logic_cluster/lc_4/in_3
 (40 8)  (1712 136)  (1712 136)  LC_4 Logic Functioning bit
 (41 8)  (1713 136)  (1713 136)  LC_4 Logic Functioning bit
 (42 8)  (1714 136)  (1714 136)  LC_4 Logic Functioning bit
 (43 8)  (1715 136)  (1715 136)  LC_4 Logic Functioning bit
 (45 8)  (1717 136)  (1717 136)  LC_4 Logic Functioning bit
 (22 9)  (1694 137)  (1694 137)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (40 9)  (1712 137)  (1712 137)  LC_4 Logic Functioning bit
 (41 9)  (1713 137)  (1713 137)  LC_4 Logic Functioning bit
 (42 9)  (1714 137)  (1714 137)  LC_4 Logic Functioning bit
 (43 9)  (1715 137)  (1715 137)  LC_4 Logic Functioning bit
 (25 12)  (1697 140)  (1697 140)  routing T_32_8.wire_logic_cluster/lc_2/out <X> T_32_8.lc_trk_g3_2
 (7 13)  (1679 141)  (1679 141)  Column buffer control bit: LH_colbuf_cntl_4

 (22 13)  (1694 141)  (1694 141)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (7 14)  (1679 142)  (1679 142)  Column buffer control bit: LH_colbuf_cntl_7



IO_Tile_33_8

 (9 6)  (1735 134)  (1735 134)  Column buffer control bit: IORIGHT_half_column_clock_enable_7



LogicTile_29_7

 (0 0)  (1510 112)  (1510 112)  Negative Clock bit

 (27 0)  (1537 112)  (1537 112)  routing T_29_7.lc_trk_g3_0 <X> T_29_7.wire_logic_cluster/lc_0/in_1
 (28 0)  (1538 112)  (1538 112)  routing T_29_7.lc_trk_g3_0 <X> T_29_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (1539 112)  (1539 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1541 112)  (1541 112)  routing T_29_7.lc_trk_g2_5 <X> T_29_7.wire_logic_cluster/lc_0/in_3
 (32 0)  (1542 112)  (1542 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1543 112)  (1543 112)  routing T_29_7.lc_trk_g2_5 <X> T_29_7.wire_logic_cluster/lc_0/in_3
 (35 0)  (1545 112)  (1545 112)  routing T_29_7.lc_trk_g3_5 <X> T_29_7.input_2_0
 (36 0)  (1546 112)  (1546 112)  LC_0 Logic Functioning bit
 (37 0)  (1547 112)  (1547 112)  LC_0 Logic Functioning bit
 (38 0)  (1548 112)  (1548 112)  LC_0 Logic Functioning bit
 (39 0)  (1549 112)  (1549 112)  LC_0 Logic Functioning bit
 (44 0)  (1554 112)  (1554 112)  LC_0 Logic Functioning bit
 (45 0)  (1555 112)  (1555 112)  LC_0 Logic Functioning bit
 (32 1)  (1542 113)  (1542 113)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (1543 113)  (1543 113)  routing T_29_7.lc_trk_g3_5 <X> T_29_7.input_2_0
 (34 1)  (1544 113)  (1544 113)  routing T_29_7.lc_trk_g3_5 <X> T_29_7.input_2_0
 (40 1)  (1550 113)  (1550 113)  LC_0 Logic Functioning bit
 (41 1)  (1551 113)  (1551 113)  LC_0 Logic Functioning bit
 (42 1)  (1552 113)  (1552 113)  LC_0 Logic Functioning bit
 (43 1)  (1553 113)  (1553 113)  LC_0 Logic Functioning bit
 (0 2)  (1510 114)  (1510 114)  routing T_29_7.glb_netwk_7 <X> T_29_7.wire_logic_cluster/lc_7/clk
 (1 2)  (1511 114)  (1511 114)  routing T_29_7.glb_netwk_7 <X> T_29_7.wire_logic_cluster/lc_7/clk
 (2 2)  (1512 114)  (1512 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (1537 114)  (1537 114)  routing T_29_7.lc_trk_g3_1 <X> T_29_7.wire_logic_cluster/lc_1/in_1
 (28 2)  (1538 114)  (1538 114)  routing T_29_7.lc_trk_g3_1 <X> T_29_7.wire_logic_cluster/lc_1/in_1
 (29 2)  (1539 114)  (1539 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1542 114)  (1542 114)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1546 114)  (1546 114)  LC_1 Logic Functioning bit
 (37 2)  (1547 114)  (1547 114)  LC_1 Logic Functioning bit
 (38 2)  (1548 114)  (1548 114)  LC_1 Logic Functioning bit
 (39 2)  (1549 114)  (1549 114)  LC_1 Logic Functioning bit
 (44 2)  (1554 114)  (1554 114)  LC_1 Logic Functioning bit
 (45 2)  (1555 114)  (1555 114)  LC_1 Logic Functioning bit
 (0 3)  (1510 115)  (1510 115)  routing T_29_7.glb_netwk_7 <X> T_29_7.wire_logic_cluster/lc_7/clk
 (15 3)  (1525 115)  (1525 115)  routing T_29_7.sp4_v_t_9 <X> T_29_7.lc_trk_g0_4
 (16 3)  (1526 115)  (1526 115)  routing T_29_7.sp4_v_t_9 <X> T_29_7.lc_trk_g0_4
 (17 3)  (1527 115)  (1527 115)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (40 3)  (1550 115)  (1550 115)  LC_1 Logic Functioning bit
 (41 3)  (1551 115)  (1551 115)  LC_1 Logic Functioning bit
 (42 3)  (1552 115)  (1552 115)  LC_1 Logic Functioning bit
 (43 3)  (1553 115)  (1553 115)  LC_1 Logic Functioning bit
 (21 4)  (1531 116)  (1531 116)  routing T_29_7.wire_logic_cluster/lc_3/out <X> T_29_7.lc_trk_g1_3
 (22 4)  (1532 116)  (1532 116)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1535 116)  (1535 116)  routing T_29_7.wire_logic_cluster/lc_2/out <X> T_29_7.lc_trk_g1_2
 (27 4)  (1537 116)  (1537 116)  routing T_29_7.lc_trk_g1_2 <X> T_29_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (1539 116)  (1539 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1542 116)  (1542 116)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1546 116)  (1546 116)  LC_2 Logic Functioning bit
 (37 4)  (1547 116)  (1547 116)  LC_2 Logic Functioning bit
 (38 4)  (1548 116)  (1548 116)  LC_2 Logic Functioning bit
 (39 4)  (1549 116)  (1549 116)  LC_2 Logic Functioning bit
 (44 4)  (1554 116)  (1554 116)  LC_2 Logic Functioning bit
 (45 4)  (1555 116)  (1555 116)  LC_2 Logic Functioning bit
 (22 5)  (1532 117)  (1532 117)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1540 117)  (1540 117)  routing T_29_7.lc_trk_g1_2 <X> T_29_7.wire_logic_cluster/lc_2/in_1
 (40 5)  (1550 117)  (1550 117)  LC_2 Logic Functioning bit
 (41 5)  (1551 117)  (1551 117)  LC_2 Logic Functioning bit
 (42 5)  (1552 117)  (1552 117)  LC_2 Logic Functioning bit
 (43 5)  (1553 117)  (1553 117)  LC_2 Logic Functioning bit
 (17 6)  (1527 118)  (1527 118)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1528 118)  (1528 118)  routing T_29_7.wire_logic_cluster/lc_5/out <X> T_29_7.lc_trk_g1_5
 (21 6)  (1531 118)  (1531 118)  routing T_29_7.wire_logic_cluster/lc_7/out <X> T_29_7.lc_trk_g1_7
 (22 6)  (1532 118)  (1532 118)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (1535 118)  (1535 118)  routing T_29_7.wire_logic_cluster/lc_6/out <X> T_29_7.lc_trk_g1_6
 (27 6)  (1537 118)  (1537 118)  routing T_29_7.lc_trk_g1_3 <X> T_29_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (1539 118)  (1539 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1542 118)  (1542 118)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1546 118)  (1546 118)  LC_3 Logic Functioning bit
 (37 6)  (1547 118)  (1547 118)  LC_3 Logic Functioning bit
 (38 6)  (1548 118)  (1548 118)  LC_3 Logic Functioning bit
 (39 6)  (1549 118)  (1549 118)  LC_3 Logic Functioning bit
 (44 6)  (1554 118)  (1554 118)  LC_3 Logic Functioning bit
 (45 6)  (1555 118)  (1555 118)  LC_3 Logic Functioning bit
 (22 7)  (1532 119)  (1532 119)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (1540 119)  (1540 119)  routing T_29_7.lc_trk_g1_3 <X> T_29_7.wire_logic_cluster/lc_3/in_1
 (40 7)  (1550 119)  (1550 119)  LC_3 Logic Functioning bit
 (41 7)  (1551 119)  (1551 119)  LC_3 Logic Functioning bit
 (42 7)  (1552 119)  (1552 119)  LC_3 Logic Functioning bit
 (43 7)  (1553 119)  (1553 119)  LC_3 Logic Functioning bit
 (27 8)  (1537 120)  (1537 120)  routing T_29_7.lc_trk_g3_4 <X> T_29_7.wire_logic_cluster/lc_4/in_1
 (28 8)  (1538 120)  (1538 120)  routing T_29_7.lc_trk_g3_4 <X> T_29_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (1539 120)  (1539 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1540 120)  (1540 120)  routing T_29_7.lc_trk_g3_4 <X> T_29_7.wire_logic_cluster/lc_4/in_1
 (32 8)  (1542 120)  (1542 120)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1546 120)  (1546 120)  LC_4 Logic Functioning bit
 (37 8)  (1547 120)  (1547 120)  LC_4 Logic Functioning bit
 (38 8)  (1548 120)  (1548 120)  LC_4 Logic Functioning bit
 (39 8)  (1549 120)  (1549 120)  LC_4 Logic Functioning bit
 (44 8)  (1554 120)  (1554 120)  LC_4 Logic Functioning bit
 (45 8)  (1555 120)  (1555 120)  LC_4 Logic Functioning bit
 (40 9)  (1550 121)  (1550 121)  LC_4 Logic Functioning bit
 (41 9)  (1551 121)  (1551 121)  LC_4 Logic Functioning bit
 (42 9)  (1552 121)  (1552 121)  LC_4 Logic Functioning bit
 (43 9)  (1553 121)  (1553 121)  LC_4 Logic Functioning bit
 (15 10)  (1525 122)  (1525 122)  routing T_29_7.sp4_h_l_16 <X> T_29_7.lc_trk_g2_5
 (16 10)  (1526 122)  (1526 122)  routing T_29_7.sp4_h_l_16 <X> T_29_7.lc_trk_g2_5
 (17 10)  (1527 122)  (1527 122)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (27 10)  (1537 122)  (1537 122)  routing T_29_7.lc_trk_g1_5 <X> T_29_7.wire_logic_cluster/lc_5/in_1
 (29 10)  (1539 122)  (1539 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1540 122)  (1540 122)  routing T_29_7.lc_trk_g1_5 <X> T_29_7.wire_logic_cluster/lc_5/in_1
 (32 10)  (1542 122)  (1542 122)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1546 122)  (1546 122)  LC_5 Logic Functioning bit
 (37 10)  (1547 122)  (1547 122)  LC_5 Logic Functioning bit
 (38 10)  (1548 122)  (1548 122)  LC_5 Logic Functioning bit
 (39 10)  (1549 122)  (1549 122)  LC_5 Logic Functioning bit
 (44 10)  (1554 122)  (1554 122)  LC_5 Logic Functioning bit
 (45 10)  (1555 122)  (1555 122)  LC_5 Logic Functioning bit
 (18 11)  (1528 123)  (1528 123)  routing T_29_7.sp4_h_l_16 <X> T_29_7.lc_trk_g2_5
 (40 11)  (1550 123)  (1550 123)  LC_5 Logic Functioning bit
 (41 11)  (1551 123)  (1551 123)  LC_5 Logic Functioning bit
 (42 11)  (1552 123)  (1552 123)  LC_5 Logic Functioning bit
 (43 11)  (1553 123)  (1553 123)  LC_5 Logic Functioning bit
 (14 12)  (1524 124)  (1524 124)  routing T_29_7.wire_logic_cluster/lc_0/out <X> T_29_7.lc_trk_g3_0
 (17 12)  (1527 124)  (1527 124)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1528 124)  (1528 124)  routing T_29_7.wire_logic_cluster/lc_1/out <X> T_29_7.lc_trk_g3_1
 (27 12)  (1537 124)  (1537 124)  routing T_29_7.lc_trk_g1_6 <X> T_29_7.wire_logic_cluster/lc_6/in_1
 (29 12)  (1539 124)  (1539 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1540 124)  (1540 124)  routing T_29_7.lc_trk_g1_6 <X> T_29_7.wire_logic_cluster/lc_6/in_1
 (32 12)  (1542 124)  (1542 124)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1546 124)  (1546 124)  LC_6 Logic Functioning bit
 (37 12)  (1547 124)  (1547 124)  LC_6 Logic Functioning bit
 (38 12)  (1548 124)  (1548 124)  LC_6 Logic Functioning bit
 (39 12)  (1549 124)  (1549 124)  LC_6 Logic Functioning bit
 (44 12)  (1554 124)  (1554 124)  LC_6 Logic Functioning bit
 (45 12)  (1555 124)  (1555 124)  LC_6 Logic Functioning bit
 (17 13)  (1527 125)  (1527 125)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (1540 125)  (1540 125)  routing T_29_7.lc_trk_g1_6 <X> T_29_7.wire_logic_cluster/lc_6/in_1
 (40 13)  (1550 125)  (1550 125)  LC_6 Logic Functioning bit
 (41 13)  (1551 125)  (1551 125)  LC_6 Logic Functioning bit
 (42 13)  (1552 125)  (1552 125)  LC_6 Logic Functioning bit
 (43 13)  (1553 125)  (1553 125)  LC_6 Logic Functioning bit
 (1 14)  (1511 126)  (1511 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (1524 126)  (1524 126)  routing T_29_7.wire_logic_cluster/lc_4/out <X> T_29_7.lc_trk_g3_4
 (15 14)  (1525 126)  (1525 126)  routing T_29_7.sp4_h_l_16 <X> T_29_7.lc_trk_g3_5
 (16 14)  (1526 126)  (1526 126)  routing T_29_7.sp4_h_l_16 <X> T_29_7.lc_trk_g3_5
 (17 14)  (1527 126)  (1527 126)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (27 14)  (1537 126)  (1537 126)  routing T_29_7.lc_trk_g1_7 <X> T_29_7.wire_logic_cluster/lc_7/in_1
 (29 14)  (1539 126)  (1539 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1540 126)  (1540 126)  routing T_29_7.lc_trk_g1_7 <X> T_29_7.wire_logic_cluster/lc_7/in_1
 (32 14)  (1542 126)  (1542 126)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (1547 126)  (1547 126)  LC_7 Logic Functioning bit
 (39 14)  (1549 126)  (1549 126)  LC_7 Logic Functioning bit
 (41 14)  (1551 126)  (1551 126)  LC_7 Logic Functioning bit
 (43 14)  (1553 126)  (1553 126)  LC_7 Logic Functioning bit
 (45 14)  (1555 126)  (1555 126)  LC_7 Logic Functioning bit
 (1 15)  (1511 127)  (1511 127)  routing T_29_7.lc_trk_g0_4 <X> T_29_7.wire_logic_cluster/lc_7/s_r
 (17 15)  (1527 127)  (1527 127)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (1528 127)  (1528 127)  routing T_29_7.sp4_h_l_16 <X> T_29_7.lc_trk_g3_5
 (30 15)  (1540 127)  (1540 127)  routing T_29_7.lc_trk_g1_7 <X> T_29_7.wire_logic_cluster/lc_7/in_1
 (37 15)  (1547 127)  (1547 127)  LC_7 Logic Functioning bit
 (39 15)  (1549 127)  (1549 127)  LC_7 Logic Functioning bit
 (41 15)  (1551 127)  (1551 127)  LC_7 Logic Functioning bit
 (43 15)  (1553 127)  (1553 127)  LC_7 Logic Functioning bit


LogicTile_30_7

 (14 0)  (1578 112)  (1578 112)  routing T_30_7.lft_op_0 <X> T_30_7.lc_trk_g0_0
 (21 0)  (1585 112)  (1585 112)  routing T_30_7.lft_op_3 <X> T_30_7.lc_trk_g0_3
 (22 0)  (1586 112)  (1586 112)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1588 112)  (1588 112)  routing T_30_7.lft_op_3 <X> T_30_7.lc_trk_g0_3
 (15 1)  (1579 113)  (1579 113)  routing T_30_7.lft_op_0 <X> T_30_7.lc_trk_g0_0
 (17 1)  (1581 113)  (1581 113)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (14 2)  (1578 114)  (1578 114)  routing T_30_7.lft_op_4 <X> T_30_7.lc_trk_g0_4
 (15 2)  (1579 114)  (1579 114)  routing T_30_7.lft_op_5 <X> T_30_7.lc_trk_g0_5
 (17 2)  (1581 114)  (1581 114)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1582 114)  (1582 114)  routing T_30_7.lft_op_5 <X> T_30_7.lc_trk_g0_5
 (29 2)  (1593 114)  (1593 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1596 114)  (1596 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1598 114)  (1598 114)  routing T_30_7.lc_trk_g1_1 <X> T_30_7.wire_logic_cluster/lc_1/in_3
 (35 2)  (1599 114)  (1599 114)  routing T_30_7.lc_trk_g0_5 <X> T_30_7.input_2_1
 (38 2)  (1602 114)  (1602 114)  LC_1 Logic Functioning bit
 (15 3)  (1579 115)  (1579 115)  routing T_30_7.lft_op_4 <X> T_30_7.lc_trk_g0_4
 (17 3)  (1581 115)  (1581 115)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (26 3)  (1590 115)  (1590 115)  routing T_30_7.lc_trk_g1_2 <X> T_30_7.wire_logic_cluster/lc_1/in_0
 (27 3)  (1591 115)  (1591 115)  routing T_30_7.lc_trk_g1_2 <X> T_30_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (1593 115)  (1593 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (1596 115)  (1596 115)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (15 4)  (1579 116)  (1579 116)  routing T_30_7.lft_op_1 <X> T_30_7.lc_trk_g1_1
 (17 4)  (1581 116)  (1581 116)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (1582 116)  (1582 116)  routing T_30_7.lft_op_1 <X> T_30_7.lc_trk_g1_1
 (25 4)  (1589 116)  (1589 116)  routing T_30_7.lft_op_2 <X> T_30_7.lc_trk_g1_2
 (26 4)  (1590 116)  (1590 116)  routing T_30_7.lc_trk_g1_5 <X> T_30_7.wire_logic_cluster/lc_2/in_0
 (27 4)  (1591 116)  (1591 116)  routing T_30_7.lc_trk_g1_4 <X> T_30_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (1593 116)  (1593 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1594 116)  (1594 116)  routing T_30_7.lc_trk_g1_4 <X> T_30_7.wire_logic_cluster/lc_2/in_1
 (31 4)  (1595 116)  (1595 116)  routing T_30_7.lc_trk_g3_6 <X> T_30_7.wire_logic_cluster/lc_2/in_3
 (32 4)  (1596 116)  (1596 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1597 116)  (1597 116)  routing T_30_7.lc_trk_g3_6 <X> T_30_7.wire_logic_cluster/lc_2/in_3
 (34 4)  (1598 116)  (1598 116)  routing T_30_7.lc_trk_g3_6 <X> T_30_7.wire_logic_cluster/lc_2/in_3
 (50 4)  (1614 116)  (1614 116)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (1586 117)  (1586 117)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (1588 117)  (1588 117)  routing T_30_7.lft_op_2 <X> T_30_7.lc_trk_g1_2
 (27 5)  (1591 117)  (1591 117)  routing T_30_7.lc_trk_g1_5 <X> T_30_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (1593 117)  (1593 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (1595 117)  (1595 117)  routing T_30_7.lc_trk_g3_6 <X> T_30_7.wire_logic_cluster/lc_2/in_3
 (37 5)  (1601 117)  (1601 117)  LC_2 Logic Functioning bit
 (14 6)  (1578 118)  (1578 118)  routing T_30_7.lft_op_4 <X> T_30_7.lc_trk_g1_4
 (17 6)  (1581 118)  (1581 118)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (21 6)  (1585 118)  (1585 118)  routing T_30_7.lft_op_7 <X> T_30_7.lc_trk_g1_7
 (22 6)  (1586 118)  (1586 118)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1588 118)  (1588 118)  routing T_30_7.lft_op_7 <X> T_30_7.lc_trk_g1_7
 (25 6)  (1589 118)  (1589 118)  routing T_30_7.lft_op_6 <X> T_30_7.lc_trk_g1_6
 (15 7)  (1579 119)  (1579 119)  routing T_30_7.lft_op_4 <X> T_30_7.lc_trk_g1_4
 (17 7)  (1581 119)  (1581 119)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (1586 119)  (1586 119)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (1588 119)  (1588 119)  routing T_30_7.lft_op_6 <X> T_30_7.lc_trk_g1_6
 (29 8)  (1593 120)  (1593 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1594 120)  (1594 120)  routing T_30_7.lc_trk_g0_5 <X> T_30_7.wire_logic_cluster/lc_4/in_1
 (32 8)  (1596 120)  (1596 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (1598 120)  (1598 120)  routing T_30_7.lc_trk_g1_2 <X> T_30_7.wire_logic_cluster/lc_4/in_3
 (29 9)  (1593 121)  (1593 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (1595 121)  (1595 121)  routing T_30_7.lc_trk_g1_2 <X> T_30_7.wire_logic_cluster/lc_4/in_3
 (32 9)  (1596 121)  (1596 121)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (1598 121)  (1598 121)  routing T_30_7.lc_trk_g1_1 <X> T_30_7.input_2_4
 (41 9)  (1605 121)  (1605 121)  LC_4 Logic Functioning bit
 (26 10)  (1590 122)  (1590 122)  routing T_30_7.lc_trk_g3_6 <X> T_30_7.wire_logic_cluster/lc_5/in_0
 (27 10)  (1591 122)  (1591 122)  routing T_30_7.lc_trk_g1_5 <X> T_30_7.wire_logic_cluster/lc_5/in_1
 (29 10)  (1593 122)  (1593 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1594 122)  (1594 122)  routing T_30_7.lc_trk_g1_5 <X> T_30_7.wire_logic_cluster/lc_5/in_1
 (31 10)  (1595 122)  (1595 122)  routing T_30_7.lc_trk_g0_4 <X> T_30_7.wire_logic_cluster/lc_5/in_3
 (32 10)  (1596 122)  (1596 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (43 10)  (1607 122)  (1607 122)  LC_5 Logic Functioning bit
 (50 10)  (1614 122)  (1614 122)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (1590 123)  (1590 123)  routing T_30_7.lc_trk_g3_6 <X> T_30_7.wire_logic_cluster/lc_5/in_0
 (27 11)  (1591 123)  (1591 123)  routing T_30_7.lc_trk_g3_6 <X> T_30_7.wire_logic_cluster/lc_5/in_0
 (28 11)  (1592 123)  (1592 123)  routing T_30_7.lc_trk_g3_6 <X> T_30_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (1593 123)  (1593 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (26 12)  (1590 124)  (1590 124)  routing T_30_7.lc_trk_g1_7 <X> T_30_7.wire_logic_cluster/lc_6/in_0
 (27 12)  (1591 124)  (1591 124)  routing T_30_7.lc_trk_g1_6 <X> T_30_7.wire_logic_cluster/lc_6/in_1
 (29 12)  (1593 124)  (1593 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1594 124)  (1594 124)  routing T_30_7.lc_trk_g1_6 <X> T_30_7.wire_logic_cluster/lc_6/in_1
 (32 12)  (1596 124)  (1596 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (40 12)  (1604 124)  (1604 124)  LC_6 Logic Functioning bit
 (42 12)  (1606 124)  (1606 124)  LC_6 Logic Functioning bit
 (26 13)  (1590 125)  (1590 125)  routing T_30_7.lc_trk_g1_7 <X> T_30_7.wire_logic_cluster/lc_6/in_0
 (27 13)  (1591 125)  (1591 125)  routing T_30_7.lc_trk_g1_7 <X> T_30_7.wire_logic_cluster/lc_6/in_0
 (29 13)  (1593 125)  (1593 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (1594 125)  (1594 125)  routing T_30_7.lc_trk_g1_6 <X> T_30_7.wire_logic_cluster/lc_6/in_1
 (31 13)  (1595 125)  (1595 125)  routing T_30_7.lc_trk_g0_3 <X> T_30_7.wire_logic_cluster/lc_6/in_3
 (25 14)  (1589 126)  (1589 126)  routing T_30_7.wire_logic_cluster/lc_6/out <X> T_30_7.lc_trk_g3_6
 (22 15)  (1586 127)  (1586 127)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_31_7

 (0 2)  (1618 114)  (1618 114)  routing T_31_7.glb_netwk_7 <X> T_31_7.wire_logic_cluster/lc_7/clk
 (1 2)  (1619 114)  (1619 114)  routing T_31_7.glb_netwk_7 <X> T_31_7.wire_logic_cluster/lc_7/clk
 (2 2)  (1620 114)  (1620 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (1645 114)  (1645 114)  routing T_31_7.lc_trk_g3_5 <X> T_31_7.wire_logic_cluster/lc_1/in_1
 (28 2)  (1646 114)  (1646 114)  routing T_31_7.lc_trk_g3_5 <X> T_31_7.wire_logic_cluster/lc_1/in_1
 (29 2)  (1647 114)  (1647 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1648 114)  (1648 114)  routing T_31_7.lc_trk_g3_5 <X> T_31_7.wire_logic_cluster/lc_1/in_1
 (31 2)  (1649 114)  (1649 114)  routing T_31_7.lc_trk_g0_6 <X> T_31_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (1650 114)  (1650 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (1654 114)  (1654 114)  LC_1 Logic Functioning bit
 (38 2)  (1656 114)  (1656 114)  LC_1 Logic Functioning bit
 (0 3)  (1618 115)  (1618 115)  routing T_31_7.glb_netwk_7 <X> T_31_7.wire_logic_cluster/lc_7/clk
 (22 3)  (1640 115)  (1640 115)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (1642 115)  (1642 115)  routing T_31_7.top_op_6 <X> T_31_7.lc_trk_g0_6
 (25 3)  (1643 115)  (1643 115)  routing T_31_7.top_op_6 <X> T_31_7.lc_trk_g0_6
 (31 3)  (1649 115)  (1649 115)  routing T_31_7.lc_trk_g0_6 <X> T_31_7.wire_logic_cluster/lc_1/in_3
 (36 3)  (1654 115)  (1654 115)  LC_1 Logic Functioning bit
 (38 3)  (1656 115)  (1656 115)  LC_1 Logic Functioning bit
 (27 4)  (1645 116)  (1645 116)  routing T_31_7.lc_trk_g3_2 <X> T_31_7.wire_logic_cluster/lc_2/in_1
 (28 4)  (1646 116)  (1646 116)  routing T_31_7.lc_trk_g3_2 <X> T_31_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (1647 116)  (1647 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1649 116)  (1649 116)  routing T_31_7.lc_trk_g3_4 <X> T_31_7.wire_logic_cluster/lc_2/in_3
 (32 4)  (1650 116)  (1650 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1651 116)  (1651 116)  routing T_31_7.lc_trk_g3_4 <X> T_31_7.wire_logic_cluster/lc_2/in_3
 (34 4)  (1652 116)  (1652 116)  routing T_31_7.lc_trk_g3_4 <X> T_31_7.wire_logic_cluster/lc_2/in_3
 (37 4)  (1655 116)  (1655 116)  LC_2 Logic Functioning bit
 (38 4)  (1656 116)  (1656 116)  LC_2 Logic Functioning bit
 (41 4)  (1659 116)  (1659 116)  LC_2 Logic Functioning bit
 (43 4)  (1661 116)  (1661 116)  LC_2 Logic Functioning bit
 (45 4)  (1663 116)  (1663 116)  LC_2 Logic Functioning bit
 (50 4)  (1668 116)  (1668 116)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (1644 117)  (1644 117)  routing T_31_7.lc_trk_g3_3 <X> T_31_7.wire_logic_cluster/lc_2/in_0
 (27 5)  (1645 117)  (1645 117)  routing T_31_7.lc_trk_g3_3 <X> T_31_7.wire_logic_cluster/lc_2/in_0
 (28 5)  (1646 117)  (1646 117)  routing T_31_7.lc_trk_g3_3 <X> T_31_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (1647 117)  (1647 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (1648 117)  (1648 117)  routing T_31_7.lc_trk_g3_2 <X> T_31_7.wire_logic_cluster/lc_2/in_1
 (37 5)  (1655 117)  (1655 117)  LC_2 Logic Functioning bit
 (38 5)  (1656 117)  (1656 117)  LC_2 Logic Functioning bit
 (40 5)  (1658 117)  (1658 117)  LC_2 Logic Functioning bit
 (42 5)  (1660 117)  (1660 117)  LC_2 Logic Functioning bit
 (12 6)  (1630 118)  (1630 118)  routing T_31_7.sp4_v_b_5 <X> T_31_7.sp4_h_l_40
 (22 10)  (1640 122)  (1640 122)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1641 122)  (1641 122)  routing T_31_7.sp4_v_b_47 <X> T_31_7.lc_trk_g2_7
 (24 10)  (1642 122)  (1642 122)  routing T_31_7.sp4_v_b_47 <X> T_31_7.lc_trk_g2_7
 (26 10)  (1644 122)  (1644 122)  routing T_31_7.lc_trk_g3_4 <X> T_31_7.wire_logic_cluster/lc_5/in_0
 (27 10)  (1645 122)  (1645 122)  routing T_31_7.lc_trk_g3_5 <X> T_31_7.wire_logic_cluster/lc_5/in_1
 (28 10)  (1646 122)  (1646 122)  routing T_31_7.lc_trk_g3_5 <X> T_31_7.wire_logic_cluster/lc_5/in_1
 (29 10)  (1647 122)  (1647 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1648 122)  (1648 122)  routing T_31_7.lc_trk_g3_5 <X> T_31_7.wire_logic_cluster/lc_5/in_1
 (31 10)  (1649 122)  (1649 122)  routing T_31_7.lc_trk_g0_6 <X> T_31_7.wire_logic_cluster/lc_5/in_3
 (32 10)  (1650 122)  (1650 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (1653 122)  (1653 122)  routing T_31_7.lc_trk_g2_7 <X> T_31_7.input_2_5
 (37 10)  (1655 122)  (1655 122)  LC_5 Logic Functioning bit
 (41 10)  (1659 122)  (1659 122)  LC_5 Logic Functioning bit
 (42 10)  (1660 122)  (1660 122)  LC_5 Logic Functioning bit
 (43 10)  (1661 122)  (1661 122)  LC_5 Logic Functioning bit
 (45 10)  (1663 122)  (1663 122)  LC_5 Logic Functioning bit
 (27 11)  (1645 123)  (1645 123)  routing T_31_7.lc_trk_g3_4 <X> T_31_7.wire_logic_cluster/lc_5/in_0
 (28 11)  (1646 123)  (1646 123)  routing T_31_7.lc_trk_g3_4 <X> T_31_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (1647 123)  (1647 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (1649 123)  (1649 123)  routing T_31_7.lc_trk_g0_6 <X> T_31_7.wire_logic_cluster/lc_5/in_3
 (32 11)  (1650 123)  (1650 123)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (1651 123)  (1651 123)  routing T_31_7.lc_trk_g2_7 <X> T_31_7.input_2_5
 (35 11)  (1653 123)  (1653 123)  routing T_31_7.lc_trk_g2_7 <X> T_31_7.input_2_5
 (36 11)  (1654 123)  (1654 123)  LC_5 Logic Functioning bit
 (37 11)  (1655 123)  (1655 123)  LC_5 Logic Functioning bit
 (39 11)  (1657 123)  (1657 123)  LC_5 Logic Functioning bit
 (43 11)  (1661 123)  (1661 123)  LC_5 Logic Functioning bit
 (22 12)  (1640 124)  (1640 124)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1641 124)  (1641 124)  routing T_31_7.sp4_v_t_30 <X> T_31_7.lc_trk_g3_3
 (24 12)  (1642 124)  (1642 124)  routing T_31_7.sp4_v_t_30 <X> T_31_7.lc_trk_g3_3
 (25 12)  (1643 124)  (1643 124)  routing T_31_7.wire_logic_cluster/lc_2/out <X> T_31_7.lc_trk_g3_2
 (31 12)  (1649 124)  (1649 124)  routing T_31_7.lc_trk_g3_4 <X> T_31_7.wire_logic_cluster/lc_6/in_3
 (32 12)  (1650 124)  (1650 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1651 124)  (1651 124)  routing T_31_7.lc_trk_g3_4 <X> T_31_7.wire_logic_cluster/lc_6/in_3
 (34 12)  (1652 124)  (1652 124)  routing T_31_7.lc_trk_g3_4 <X> T_31_7.wire_logic_cluster/lc_6/in_3
 (40 12)  (1658 124)  (1658 124)  LC_6 Logic Functioning bit
 (41 12)  (1659 124)  (1659 124)  LC_6 Logic Functioning bit
 (42 12)  (1660 124)  (1660 124)  LC_6 Logic Functioning bit
 (43 12)  (1661 124)  (1661 124)  LC_6 Logic Functioning bit
 (22 13)  (1640 125)  (1640 125)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (40 13)  (1658 125)  (1658 125)  LC_6 Logic Functioning bit
 (41 13)  (1659 125)  (1659 125)  LC_6 Logic Functioning bit
 (42 13)  (1660 125)  (1660 125)  LC_6 Logic Functioning bit
 (43 13)  (1661 125)  (1661 125)  LC_6 Logic Functioning bit
 (53 13)  (1671 125)  (1671 125)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (17 14)  (1635 126)  (1635 126)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1636 126)  (1636 126)  routing T_31_7.wire_logic_cluster/lc_5/out <X> T_31_7.lc_trk_g3_5
 (14 15)  (1632 127)  (1632 127)  routing T_31_7.tnl_op_4 <X> T_31_7.lc_trk_g3_4
 (15 15)  (1633 127)  (1633 127)  routing T_31_7.tnl_op_4 <X> T_31_7.lc_trk_g3_4
 (17 15)  (1635 127)  (1635 127)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4


LogicTile_32_7

 (26 0)  (1698 112)  (1698 112)  routing T_32_7.lc_trk_g1_5 <X> T_32_7.wire_logic_cluster/lc_0/in_0
 (27 0)  (1699 112)  (1699 112)  routing T_32_7.lc_trk_g3_6 <X> T_32_7.wire_logic_cluster/lc_0/in_1
 (28 0)  (1700 112)  (1700 112)  routing T_32_7.lc_trk_g3_6 <X> T_32_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (1701 112)  (1701 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1702 112)  (1702 112)  routing T_32_7.lc_trk_g3_6 <X> T_32_7.wire_logic_cluster/lc_0/in_1
 (32 0)  (1704 112)  (1704 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1706 112)  (1706 112)  routing T_32_7.lc_trk_g1_2 <X> T_32_7.wire_logic_cluster/lc_0/in_3
 (35 0)  (1707 112)  (1707 112)  routing T_32_7.lc_trk_g3_7 <X> T_32_7.input_2_0
 (37 0)  (1709 112)  (1709 112)  LC_0 Logic Functioning bit
 (38 0)  (1710 112)  (1710 112)  LC_0 Logic Functioning bit
 (39 0)  (1711 112)  (1711 112)  LC_0 Logic Functioning bit
 (43 0)  (1715 112)  (1715 112)  LC_0 Logic Functioning bit
 (45 0)  (1717 112)  (1717 112)  LC_0 Logic Functioning bit
 (27 1)  (1699 113)  (1699 113)  routing T_32_7.lc_trk_g1_5 <X> T_32_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (1701 113)  (1701 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (1702 113)  (1702 113)  routing T_32_7.lc_trk_g3_6 <X> T_32_7.wire_logic_cluster/lc_0/in_1
 (31 1)  (1703 113)  (1703 113)  routing T_32_7.lc_trk_g1_2 <X> T_32_7.wire_logic_cluster/lc_0/in_3
 (32 1)  (1704 113)  (1704 113)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (1705 113)  (1705 113)  routing T_32_7.lc_trk_g3_7 <X> T_32_7.input_2_0
 (34 1)  (1706 113)  (1706 113)  routing T_32_7.lc_trk_g3_7 <X> T_32_7.input_2_0
 (35 1)  (1707 113)  (1707 113)  routing T_32_7.lc_trk_g3_7 <X> T_32_7.input_2_0
 (36 1)  (1708 113)  (1708 113)  LC_0 Logic Functioning bit
 (37 1)  (1709 113)  (1709 113)  LC_0 Logic Functioning bit
 (38 1)  (1710 113)  (1710 113)  LC_0 Logic Functioning bit
 (39 1)  (1711 113)  (1711 113)  LC_0 Logic Functioning bit
 (0 2)  (1672 114)  (1672 114)  routing T_32_7.glb_netwk_7 <X> T_32_7.wire_logic_cluster/lc_7/clk
 (1 2)  (1673 114)  (1673 114)  routing T_32_7.glb_netwk_7 <X> T_32_7.wire_logic_cluster/lc_7/clk
 (2 2)  (1674 114)  (1674 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (1672 115)  (1672 115)  routing T_32_7.glb_netwk_7 <X> T_32_7.wire_logic_cluster/lc_7/clk
 (25 4)  (1697 116)  (1697 116)  routing T_32_7.lft_op_2 <X> T_32_7.lc_trk_g1_2
 (22 5)  (1694 117)  (1694 117)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (1696 117)  (1696 117)  routing T_32_7.lft_op_2 <X> T_32_7.lc_trk_g1_2
 (15 6)  (1687 118)  (1687 118)  routing T_32_7.lft_op_5 <X> T_32_7.lc_trk_g1_5
 (17 6)  (1689 118)  (1689 118)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (1690 118)  (1690 118)  routing T_32_7.lft_op_5 <X> T_32_7.lc_trk_g1_5
 (9 9)  (1681 121)  (1681 121)  routing T_32_7.sp4_v_t_46 <X> T_32_7.sp4_v_b_7
 (10 9)  (1682 121)  (1682 121)  routing T_32_7.sp4_v_t_46 <X> T_32_7.sp4_v_b_7
 (0 14)  (1672 126)  (1672 126)  routing T_32_7.lc_trk_g3_5 <X> T_32_7.wire_logic_cluster/lc_7/s_r
 (1 14)  (1673 126)  (1673 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (1687 126)  (1687 126)  routing T_32_7.sp4_v_t_32 <X> T_32_7.lc_trk_g3_5
 (16 14)  (1688 126)  (1688 126)  routing T_32_7.sp4_v_t_32 <X> T_32_7.lc_trk_g3_5
 (17 14)  (1689 126)  (1689 126)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (1693 126)  (1693 126)  routing T_32_7.sp4_v_t_26 <X> T_32_7.lc_trk_g3_7
 (22 14)  (1694 126)  (1694 126)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1695 126)  (1695 126)  routing T_32_7.sp4_v_t_26 <X> T_32_7.lc_trk_g3_7
 (0 15)  (1672 127)  (1672 127)  routing T_32_7.lc_trk_g3_5 <X> T_32_7.wire_logic_cluster/lc_7/s_r
 (1 15)  (1673 127)  (1673 127)  routing T_32_7.lc_trk_g3_5 <X> T_32_7.wire_logic_cluster/lc_7/s_r
 (21 15)  (1693 127)  (1693 127)  routing T_32_7.sp4_v_t_26 <X> T_32_7.lc_trk_g3_7
 (22 15)  (1694 127)  (1694 127)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (1696 127)  (1696 127)  routing T_32_7.tnl_op_6 <X> T_32_7.lc_trk_g3_6
 (25 15)  (1697 127)  (1697 127)  routing T_32_7.tnl_op_6 <X> T_32_7.lc_trk_g3_6


LogicTile_28_6

 (19 8)  (1475 104)  (1475 104)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_30_6

 (0 0)  (1564 96)  (1564 96)  Negative Clock bit

 (0 2)  (1564 98)  (1564 98)  routing T_30_6.glb_netwk_7 <X> T_30_6.wire_logic_cluster/lc_7/clk
 (1 2)  (1565 98)  (1565 98)  routing T_30_6.glb_netwk_7 <X> T_30_6.wire_logic_cluster/lc_7/clk
 (2 2)  (1566 98)  (1566 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (1579 98)  (1579 98)  routing T_30_6.top_op_5 <X> T_30_6.lc_trk_g0_5
 (17 2)  (1581 98)  (1581 98)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (0 3)  (1564 99)  (1564 99)  routing T_30_6.glb_netwk_7 <X> T_30_6.wire_logic_cluster/lc_7/clk
 (18 3)  (1582 99)  (1582 99)  routing T_30_6.top_op_5 <X> T_30_6.lc_trk_g0_5
 (27 4)  (1591 100)  (1591 100)  routing T_30_6.lc_trk_g3_2 <X> T_30_6.wire_logic_cluster/lc_2/in_1
 (28 4)  (1592 100)  (1592 100)  routing T_30_6.lc_trk_g3_2 <X> T_30_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (1593 100)  (1593 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1595 100)  (1595 100)  routing T_30_6.lc_trk_g0_5 <X> T_30_6.wire_logic_cluster/lc_2/in_3
 (32 4)  (1596 100)  (1596 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (1600 100)  (1600 100)  LC_2 Logic Functioning bit
 (37 4)  (1601 100)  (1601 100)  LC_2 Logic Functioning bit
 (38 4)  (1602 100)  (1602 100)  LC_2 Logic Functioning bit
 (39 4)  (1603 100)  (1603 100)  LC_2 Logic Functioning bit
 (41 4)  (1605 100)  (1605 100)  LC_2 Logic Functioning bit
 (43 4)  (1607 100)  (1607 100)  LC_2 Logic Functioning bit
 (45 4)  (1609 100)  (1609 100)  LC_2 Logic Functioning bit
 (52 4)  (1616 100)  (1616 100)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (30 5)  (1594 101)  (1594 101)  routing T_30_6.lc_trk_g3_2 <X> T_30_6.wire_logic_cluster/lc_2/in_1
 (36 5)  (1600 101)  (1600 101)  LC_2 Logic Functioning bit
 (37 5)  (1601 101)  (1601 101)  LC_2 Logic Functioning bit
 (38 5)  (1602 101)  (1602 101)  LC_2 Logic Functioning bit
 (39 5)  (1603 101)  (1603 101)  LC_2 Logic Functioning bit
 (41 5)  (1605 101)  (1605 101)  LC_2 Logic Functioning bit
 (43 5)  (1607 101)  (1607 101)  LC_2 Logic Functioning bit
 (25 12)  (1589 108)  (1589 108)  routing T_30_6.wire_logic_cluster/lc_2/out <X> T_30_6.lc_trk_g3_2
 (22 13)  (1586 109)  (1586 109)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (1564 110)  (1564 110)  routing T_30_6.lc_trk_g3_5 <X> T_30_6.wire_logic_cluster/lc_7/s_r
 (1 14)  (1565 110)  (1565 110)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (1579 110)  (1579 110)  routing T_30_6.sp4_v_t_32 <X> T_30_6.lc_trk_g3_5
 (16 14)  (1580 110)  (1580 110)  routing T_30_6.sp4_v_t_32 <X> T_30_6.lc_trk_g3_5
 (17 14)  (1581 110)  (1581 110)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (0 15)  (1564 111)  (1564 111)  routing T_30_6.lc_trk_g3_5 <X> T_30_6.wire_logic_cluster/lc_7/s_r
 (1 15)  (1565 111)  (1565 111)  routing T_30_6.lc_trk_g3_5 <X> T_30_6.wire_logic_cluster/lc_7/s_r


LogicTile_31_6

 (0 0)  (1618 96)  (1618 96)  Negative Clock bit

 (22 1)  (1640 97)  (1640 97)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (1642 97)  (1642 97)  routing T_31_6.top_op_2 <X> T_31_6.lc_trk_g0_2
 (25 1)  (1643 97)  (1643 97)  routing T_31_6.top_op_2 <X> T_31_6.lc_trk_g0_2
 (0 2)  (1618 98)  (1618 98)  routing T_31_6.glb_netwk_7 <X> T_31_6.wire_logic_cluster/lc_7/clk
 (1 2)  (1619 98)  (1619 98)  routing T_31_6.glb_netwk_7 <X> T_31_6.wire_logic_cluster/lc_7/clk
 (2 2)  (1620 98)  (1620 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (1618 99)  (1618 99)  routing T_31_6.glb_netwk_7 <X> T_31_6.wire_logic_cluster/lc_7/clk
 (29 6)  (1647 102)  (1647 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (1650 102)  (1650 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1651 102)  (1651 102)  routing T_31_6.lc_trk_g3_1 <X> T_31_6.wire_logic_cluster/lc_3/in_3
 (34 6)  (1652 102)  (1652 102)  routing T_31_6.lc_trk_g3_1 <X> T_31_6.wire_logic_cluster/lc_3/in_3
 (36 6)  (1654 102)  (1654 102)  LC_3 Logic Functioning bit
 (38 6)  (1656 102)  (1656 102)  LC_3 Logic Functioning bit
 (45 6)  (1663 102)  (1663 102)  LC_3 Logic Functioning bit
 (30 7)  (1648 103)  (1648 103)  routing T_31_6.lc_trk_g0_2 <X> T_31_6.wire_logic_cluster/lc_3/in_1
 (36 7)  (1654 103)  (1654 103)  LC_3 Logic Functioning bit
 (38 7)  (1656 103)  (1656 103)  LC_3 Logic Functioning bit
 (16 12)  (1634 108)  (1634 108)  routing T_31_6.sp4_v_b_33 <X> T_31_6.lc_trk_g3_1
 (17 12)  (1635 108)  (1635 108)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (1636 108)  (1636 108)  routing T_31_6.sp4_v_b_33 <X> T_31_6.lc_trk_g3_1
 (18 13)  (1636 109)  (1636 109)  routing T_31_6.sp4_v_b_33 <X> T_31_6.lc_trk_g3_1


LogicTile_32_6

 (0 0)  (1672 96)  (1672 96)  Negative Clock bit

 (32 0)  (1704 96)  (1704 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1706 96)  (1706 96)  routing T_32_6.lc_trk_g1_0 <X> T_32_6.wire_logic_cluster/lc_0/in_3
 (40 0)  (1712 96)  (1712 96)  LC_0 Logic Functioning bit
 (41 0)  (1713 96)  (1713 96)  LC_0 Logic Functioning bit
 (42 0)  (1714 96)  (1714 96)  LC_0 Logic Functioning bit
 (43 0)  (1715 96)  (1715 96)  LC_0 Logic Functioning bit
 (22 1)  (1694 97)  (1694 97)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (1695 97)  (1695 97)  routing T_32_6.sp4_v_b_18 <X> T_32_6.lc_trk_g0_2
 (24 1)  (1696 97)  (1696 97)  routing T_32_6.sp4_v_b_18 <X> T_32_6.lc_trk_g0_2
 (40 1)  (1712 97)  (1712 97)  LC_0 Logic Functioning bit
 (41 1)  (1713 97)  (1713 97)  LC_0 Logic Functioning bit
 (42 1)  (1714 97)  (1714 97)  LC_0 Logic Functioning bit
 (43 1)  (1715 97)  (1715 97)  LC_0 Logic Functioning bit
 (0 2)  (1672 98)  (1672 98)  routing T_32_6.glb_netwk_7 <X> T_32_6.wire_logic_cluster/lc_7/clk
 (1 2)  (1673 98)  (1673 98)  routing T_32_6.glb_netwk_7 <X> T_32_6.wire_logic_cluster/lc_7/clk
 (2 2)  (1674 98)  (1674 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (1672 99)  (1672 99)  routing T_32_6.glb_netwk_7 <X> T_32_6.wire_logic_cluster/lc_7/clk
 (14 5)  (1686 101)  (1686 101)  routing T_32_6.top_op_0 <X> T_32_6.lc_trk_g1_0
 (15 5)  (1687 101)  (1687 101)  routing T_32_6.top_op_0 <X> T_32_6.lc_trk_g1_0
 (17 5)  (1689 101)  (1689 101)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (32 10)  (1704 106)  (1704 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (1708 106)  (1708 106)  LC_5 Logic Functioning bit
 (37 10)  (1709 106)  (1709 106)  LC_5 Logic Functioning bit
 (38 10)  (1710 106)  (1710 106)  LC_5 Logic Functioning bit
 (39 10)  (1711 106)  (1711 106)  LC_5 Logic Functioning bit
 (45 10)  (1717 106)  (1717 106)  LC_5 Logic Functioning bit
 (31 11)  (1703 107)  (1703 107)  routing T_32_6.lc_trk_g0_2 <X> T_32_6.wire_logic_cluster/lc_5/in_3
 (36 11)  (1708 107)  (1708 107)  LC_5 Logic Functioning bit
 (37 11)  (1709 107)  (1709 107)  LC_5 Logic Functioning bit
 (38 11)  (1710 107)  (1710 107)  LC_5 Logic Functioning bit
 (39 11)  (1711 107)  (1711 107)  LC_5 Logic Functioning bit


LogicTile_32_5

 (32 0)  (1704 80)  (1704 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1705 80)  (1705 80)  routing T_32_5.lc_trk_g2_3 <X> T_32_5.wire_logic_cluster/lc_0/in_3
 (40 0)  (1712 80)  (1712 80)  LC_0 Logic Functioning bit
 (41 0)  (1713 80)  (1713 80)  LC_0 Logic Functioning bit
 (42 0)  (1714 80)  (1714 80)  LC_0 Logic Functioning bit
 (43 0)  (1715 80)  (1715 80)  LC_0 Logic Functioning bit
 (31 1)  (1703 81)  (1703 81)  routing T_32_5.lc_trk_g2_3 <X> T_32_5.wire_logic_cluster/lc_0/in_3
 (40 1)  (1712 81)  (1712 81)  LC_0 Logic Functioning bit
 (41 1)  (1713 81)  (1713 81)  LC_0 Logic Functioning bit
 (42 1)  (1714 81)  (1714 81)  LC_0 Logic Functioning bit
 (43 1)  (1715 81)  (1715 81)  LC_0 Logic Functioning bit
 (22 8)  (1694 88)  (1694 88)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (1696 88)  (1696 88)  routing T_32_5.tnl_op_3 <X> T_32_5.lc_trk_g2_3
 (21 9)  (1693 89)  (1693 89)  routing T_32_5.tnl_op_3 <X> T_32_5.lc_trk_g2_3


IO_Tile_33_5

 (4 0)  (1730 80)  (1730 80)  routing T_33_5.logic_op_lft_0 <X> T_33_5.lc_trk_g0_0
 (5 0)  (1731 80)  (1731 80)  routing T_33_5.span4_horz_25 <X> T_33_5.lc_trk_g0_1
 (6 0)  (1732 80)  (1732 80)  routing T_33_5.span4_horz_25 <X> T_33_5.lc_trk_g0_1
 (7 0)  (1733 80)  (1733 80)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_25 lc_trk_g0_1
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (4 1)  (1730 81)  (1730 81)  routing T_33_5.logic_op_lft_0 <X> T_33_5.lc_trk_g0_0
 (7 1)  (1733 81)  (1733 81)  Enable bit of Mux _local_links/g0_mux_0 => logic_op_lft_0 lc_trk_g0_0
 (8 1)  (1734 81)  (1734 81)  routing T_33_5.span4_horz_25 <X> T_33_5.lc_trk_g0_1
 (11 1)  (1737 81)  (1737 81)  routing T_33_5.span4_vert_t_12 <X> T_33_5.span4_horz_25
 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (7 4)  (1733 84)  (1733 84)  Enable bit of Mux _local_links/g0_mux_5 => logic_op_tnl_5 lc_trk_g0_5
 (8 4)  (1734 84)  (1734 84)  routing T_33_5.logic_op_tnl_5 <X> T_33_5.lc_trk_g0_5
 (17 4)  (1743 84)  (1743 84)  IOB_0 IO Functioning bit
 (11 5)  (1737 85)  (1737 85)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (4 8)  (1730 88)  (1730 88)  routing T_33_5.logic_op_tnl_0 <X> T_33_5.lc_trk_g1_0
 (11 8)  (1737 88)  (1737 88)  routing T_33_5.lc_trk_g1_0 <X> T_33_5.wire_io_cluster/io_0/D_OUT_1
 (7 9)  (1733 89)  (1733 89)  Enable bit of Mux _local_links/g1_mux_0 => logic_op_tnl_0 lc_trk_g1_0
 (11 9)  (1737 89)  (1737 89)  Enable bit of Mux _io_cluster/in_mux0_2 => lc_trk_g1_0 wire_io_cluster/io_0/D_OUT_1
 (13 10)  (1739 90)  (1739 90)  routing T_33_5.lc_trk_g0_5 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (17 10)  (1743 90)  (1743 90)  IOB_1 IO Functioning bit
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (12 14)  (1738 94)  (1738 94)  routing T_33_5.glb_netwk_7 <X> T_33_5.wire_io_cluster/io_1/outclk
 (14 14)  (1740 94)  (1740 94)  routing T_33_5.glb_netwk_7 <X> T_33_5.wire_io_cluster/io_1/outclk
 (16 14)  (1742 94)  (1742 94)  IOB_1 IO Functioning bit
 (12 15)  (1738 95)  (1738 95)  routing T_33_5.glb_netwk_7 <X> T_33_5.wire_io_cluster/io_1/outclk
 (15 15)  (1741 95)  (1741 95)  Enable bit of Mux _clock_links/clk_mux => glb_netwk_7 wire_io_cluster/io_1/outclk


LogicTile_30_4

 (3 4)  (1567 68)  (1567 68)  routing T_30_4.sp12_v_t_23 <X> T_30_4.sp12_h_r_0


IO_Tile_33_4

 (17 0)  (1743 64)  (1743 64)  IOB_0 IO Functioning bit
 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (4 4)  (1730 68)  (1730 68)  routing T_33_4.span12_horz_4 <X> T_33_4.lc_trk_g0_4
 (13 4)  (1739 68)  (1739 68)  routing T_33_4.lc_trk_g0_4 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (4 5)  (1730 69)  (1730 69)  routing T_33_4.span12_horz_4 <X> T_33_4.lc_trk_g0_4
 (5 5)  (1731 69)  (1731 69)  routing T_33_4.span12_horz_4 <X> T_33_4.lc_trk_g0_4
 (7 5)  (1733 69)  (1733 69)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_4 lc_trk_g0_4
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (12 14)  (1738 78)  (1738 78)  routing T_33_4.glb_netwk_7 <X> T_33_4.wire_io_cluster/io_1/outclk
 (14 14)  (1740 78)  (1740 78)  routing T_33_4.glb_netwk_7 <X> T_33_4.wire_io_cluster/io_1/outclk
 (12 15)  (1738 79)  (1738 79)  routing T_33_4.glb_netwk_7 <X> T_33_4.wire_io_cluster/io_1/outclk
 (15 15)  (1741 79)  (1741 79)  Enable bit of Mux _clock_links/clk_mux => glb_netwk_7 wire_io_cluster/io_1/outclk


LogicTile_16_3

 (3 6)  (819 54)  (819 54)  routing T_16_3.sp12_v_b_0 <X> T_16_3.sp12_v_t_23


LogicTile_20_3

 (10 1)  (1046 49)  (1046 49)  routing T_20_3.sp4_h_r_8 <X> T_20_3.sp4_v_b_1


LogicTile_24_3

 (11 11)  (1263 59)  (1263 59)  routing T_24_3.sp4_h_r_8 <X> T_24_3.sp4_h_l_45


LogicTile_28_3

 (12 10)  (1468 58)  (1468 58)  routing T_28_3.sp4_v_t_45 <X> T_28_3.sp4_h_l_45
 (11 11)  (1467 59)  (1467 59)  routing T_28_3.sp4_v_t_45 <X> T_28_3.sp4_h_l_45


LogicTile_31_3

 (11 6)  (1629 54)  (1629 54)  routing T_31_3.sp4_h_r_11 <X> T_31_3.sp4_v_t_40
 (13 6)  (1631 54)  (1631 54)  routing T_31_3.sp4_h_r_11 <X> T_31_3.sp4_v_t_40
 (12 7)  (1630 55)  (1630 55)  routing T_31_3.sp4_h_r_11 <X> T_31_3.sp4_v_t_40


LogicTile_32_3

 (0 0)  (1672 48)  (1672 48)  Negative Clock bit

 (1 2)  (1673 50)  (1673 50)  routing T_32_3.glb_netwk_4 <X> T_32_3.wire_logic_cluster/lc_7/clk
 (2 2)  (1674 50)  (1674 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 4)  (1686 52)  (1686 52)  routing T_32_3.bnr_op_0 <X> T_32_3.lc_trk_g1_0
 (21 4)  (1693 52)  (1693 52)  routing T_32_3.wire_logic_cluster/lc_3/out <X> T_32_3.lc_trk_g1_3
 (22 4)  (1694 52)  (1694 52)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (14 5)  (1686 53)  (1686 53)  routing T_32_3.bnr_op_0 <X> T_32_3.lc_trk_g1_0
 (17 5)  (1689 53)  (1689 53)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (22 6)  (1694 54)  (1694 54)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (1695 54)  (1695 54)  routing T_32_3.sp4_h_r_7 <X> T_32_3.lc_trk_g1_7
 (24 6)  (1696 54)  (1696 54)  routing T_32_3.sp4_h_r_7 <X> T_32_3.lc_trk_g1_7
 (27 6)  (1699 54)  (1699 54)  routing T_32_3.lc_trk_g1_3 <X> T_32_3.wire_logic_cluster/lc_3/in_1
 (29 6)  (1701 54)  (1701 54)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1703 54)  (1703 54)  routing T_32_3.lc_trk_g1_7 <X> T_32_3.wire_logic_cluster/lc_3/in_3
 (32 6)  (1704 54)  (1704 54)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1706 54)  (1706 54)  routing T_32_3.lc_trk_g1_7 <X> T_32_3.wire_logic_cluster/lc_3/in_3
 (36 6)  (1708 54)  (1708 54)  LC_3 Logic Functioning bit
 (37 6)  (1709 54)  (1709 54)  LC_3 Logic Functioning bit
 (38 6)  (1710 54)  (1710 54)  LC_3 Logic Functioning bit
 (39 6)  (1711 54)  (1711 54)  LC_3 Logic Functioning bit
 (40 6)  (1712 54)  (1712 54)  LC_3 Logic Functioning bit
 (42 6)  (1714 54)  (1714 54)  LC_3 Logic Functioning bit
 (45 6)  (1717 54)  (1717 54)  LC_3 Logic Functioning bit
 (46 6)  (1718 54)  (1718 54)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (21 7)  (1693 55)  (1693 55)  routing T_32_3.sp4_h_r_7 <X> T_32_3.lc_trk_g1_7
 (27 7)  (1699 55)  (1699 55)  routing T_32_3.lc_trk_g1_0 <X> T_32_3.wire_logic_cluster/lc_3/in_0
 (29 7)  (1701 55)  (1701 55)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (1702 55)  (1702 55)  routing T_32_3.lc_trk_g1_3 <X> T_32_3.wire_logic_cluster/lc_3/in_1
 (31 7)  (1703 55)  (1703 55)  routing T_32_3.lc_trk_g1_7 <X> T_32_3.wire_logic_cluster/lc_3/in_3
 (36 7)  (1708 55)  (1708 55)  LC_3 Logic Functioning bit
 (38 7)  (1710 55)  (1710 55)  LC_3 Logic Functioning bit
 (41 7)  (1713 55)  (1713 55)  LC_3 Logic Functioning bit
 (43 7)  (1715 55)  (1715 55)  LC_3 Logic Functioning bit
 (9 8)  (1681 56)  (1681 56)  routing T_32_3.sp4_v_t_42 <X> T_32_3.sp4_h_r_7


IO_Tile_33_2

 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (3 9)  (1729 41)  (1729 41)  IO control bit: BIORIGHT_IE_0



LogicTile_16_1

 (17 3)  (833 19)  (833 19)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 6)  (816 22)  (816 22)  routing T_16_1.glb_netwk_3 <X> T_16_1.glb2local_0
 (1 6)  (817 22)  (817 22)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_3 glb2local_0
 (0 7)  (816 23)  (816 23)  routing T_16_1.glb_netwk_3 <X> T_16_1.glb2local_0
 (26 12)  (842 28)  (842 28)  routing T_16_1.lc_trk_g0_4 <X> T_16_1.wire_logic_cluster/lc_6/in_0
 (36 12)  (852 28)  (852 28)  LC_6 Logic Functioning bit
 (38 12)  (854 28)  (854 28)  LC_6 Logic Functioning bit
 (41 12)  (857 28)  (857 28)  LC_6 Logic Functioning bit
 (43 12)  (859 28)  (859 28)  LC_6 Logic Functioning bit
 (29 13)  (845 29)  (845 29)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (37 13)  (853 29)  (853 29)  LC_6 Logic Functioning bit
 (39 13)  (855 29)  (855 29)  LC_6 Logic Functioning bit
 (40 13)  (856 29)  (856 29)  LC_6 Logic Functioning bit
 (42 13)  (858 29)  (858 29)  LC_6 Logic Functioning bit
 (52 13)  (868 29)  (868 29)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13


LogicTile_22_1

 (3 6)  (1147 22)  (1147 22)  routing T_22_1.sp12_h_r_0 <X> T_22_1.sp12_v_t_23
 (3 7)  (1147 23)  (1147 23)  routing T_22_1.sp12_h_r_0 <X> T_22_1.sp12_v_t_23


IO_Tile_33_1

 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (3 6)  (1729 22)  (1729 22)  IO control bit: BIORIGHT_IE_1

 (16 8)  (1742 24)  (1742 24)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit


GlobalNetwork_0_0

 (1 3)  (871 272)  (871 272)  routing T_0_0.padin_3 <X> T_0_0.glb_netwk_3


IO_Tile_13_0

 (14 4)  (690 11)  (690 11)  routing T_13_0.lc_trk_g1_2 <X> T_13_0.fabout
 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_2 fabout
 (14 5)  (690 10)  (690 10)  routing T_13_0.lc_trk_g1_2 <X> T_13_0.fabout
 (4 11)  (670 5)  (670 5)  routing T_13_0.span4_horz_r_2 <X> T_13_0.lc_trk_g1_2
 (5 11)  (671 5)  (671 5)  routing T_13_0.span4_horz_r_2 <X> T_13_0.lc_trk_g1_2
 (7 11)  (673 5)  (673 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_2 lc_trk_g1_2


IO_Tile_14_0

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5

 (2 4)  (734 11)  (734 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_7

 (3 4)  (735 11)  (735 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_8

 (3 5)  (735 10)  (735 10)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_6

 (3 7)  (735 9)  (735 9)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_9



IO_Tile_15_0

 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7



IO_Tile_16_0

 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (16 9)  (820 6)  (820 6)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (11 6)  (907 8)  (907 8)  routing T_17_0.span4_vert_13 <X> T_17_0.span4_horz_l_14
 (12 6)  (908 8)  (908 8)  routing T_17_0.span4_vert_13 <X> T_17_0.span4_horz_l_14
 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 2)  (955 12)  (955 12)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_5



IO_Tile_20_0

 (5 0)  (1053 15)  (1053 15)  routing T_20_0.span4_vert_25 <X> T_20_0.lc_trk_g0_1
 (6 0)  (1054 15)  (1054 15)  routing T_20_0.span4_vert_25 <X> T_20_0.lc_trk_g0_1
 (7 0)  (1055 15)  (1055 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_25 lc_trk_g0_1
 (8 1)  (1056 14)  (1056 14)  routing T_20_0.span4_vert_25 <X> T_20_0.lc_trk_g0_1
 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_1 fabout

