

================================================================
== Synthesis Summary Report of 'vs'
================================================================
+ General Information: 
    * Date:           Sun Nov  5 20:05:01 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        proj_vs_no_taffo
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtex7
    * Target device:  xc7v585t-ffg1761-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------+------+------+---------+---------+----------+---------+------+----------+------+-----------+-----------+------------+-----+
    | Modules| Issue|      | Latency | Latency | Iteration|         | Trip |          |      |           |           |            |     |
    | & Loops| Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |    DSP    |     FF    |     LUT    | URAM|
    +--------+------+------+---------+---------+----------+---------+------+----------+------+-----------+-----------+------------+-----+
    |+ vs    |     -|  0.00|       17|  170.000|         -|       18|     -|        no|     -|  192 (15%)|  9148 (1%)|  10220 (2%)|    -|
    +--------+------+------+---------+---------+----------+---------+------+----------+------+-----------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+--------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface    | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|              | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+--------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem_0 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+--------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 5             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+--------------------+
| Interface     | Register | Offset | Width | Access | Description        |
+---------------+----------+--------+-------+--------+--------------------+
| s_axi_control | A_0_1    | 0x10   | 32    | W      | Data signal of A_0 |
| s_axi_control | A_0_2    | 0x14   | 32    | W      | Data signal of A_0 |
+---------------+----------+--------+-------+--------+--------------------+

* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| A_10_i    | ap_ovld | 32       |
| A_10_o    | ap_ovld | 32       |
| A_11_i    | ap_ovld | 32       |
| A_11_o    | ap_ovld | 32       |
| A_12_i    | ap_ovld | 32       |
| A_12_o    | ap_ovld | 32       |
| A_13_i    | ap_ovld | 32       |
| A_13_o    | ap_ovld | 32       |
| A_14_i    | ap_ovld | 32       |
| A_14_o    | ap_ovld | 32       |
| A_15_i    | ap_ovld | 32       |
| A_15_o    | ap_ovld | 32       |
| A_16_i    | ap_ovld | 32       |
| A_16_o    | ap_ovld | 32       |
| A_17_i    | ap_ovld | 32       |
| A_17_o    | ap_ovld | 32       |
| A_18_i    | ap_ovld | 32       |
| A_18_o    | ap_ovld | 32       |
| A_19_i    | ap_ovld | 32       |
| A_19_o    | ap_ovld | 32       |
| A_1_i     | ap_ovld | 32       |
| A_1_o     | ap_ovld | 32       |
| A_20_i    | ap_ovld | 32       |
| A_20_o    | ap_ovld | 32       |
| A_21_i    | ap_ovld | 32       |
| A_21_o    | ap_ovld | 32       |
| A_22_i    | ap_ovld | 32       |
| A_22_o    | ap_ovld | 32       |
| A_23_i    | ap_ovld | 32       |
| A_23_o    | ap_ovld | 32       |
| A_24_i    | ap_ovld | 32       |
| A_24_o    | ap_ovld | 32       |
| A_25_i    | ap_ovld | 32       |
| A_25_o    | ap_ovld | 32       |
| A_26_i    | ap_ovld | 32       |
| A_26_o    | ap_ovld | 32       |
| A_27_i    | ap_ovld | 32       |
| A_27_o    | ap_ovld | 32       |
| A_28_i    | ap_ovld | 32       |
| A_28_o    | ap_ovld | 32       |
| A_29_i    | ap_ovld | 32       |
| A_29_o    | ap_ovld | 32       |
| A_2_i     | ap_ovld | 32       |
| A_2_o     | ap_ovld | 32       |
| A_30_i    | ap_ovld | 32       |
| A_30_o    | ap_ovld | 32       |
| A_31_i    | ap_ovld | 32       |
| A_31_o    | ap_ovld | 32       |
| A_32_i    | ap_ovld | 32       |
| A_32_o    | ap_ovld | 32       |
| A_33_i    | ap_ovld | 32       |
| A_33_o    | ap_ovld | 32       |
| A_34_i    | ap_ovld | 32       |
| A_34_o    | ap_ovld | 32       |
| A_35_i    | ap_ovld | 32       |
| A_35_o    | ap_ovld | 32       |
| A_36_i    | ap_ovld | 32       |
| A_36_o    | ap_ovld | 32       |
| A_37_i    | ap_ovld | 32       |
| A_37_o    | ap_ovld | 32       |
| A_38_i    | ap_ovld | 32       |
| A_38_o    | ap_ovld | 32       |
| A_39_i    | ap_ovld | 32       |
| A_39_o    | ap_ovld | 32       |
| A_3_i     | ap_ovld | 32       |
| A_3_o     | ap_ovld | 32       |
| A_40_i    | ap_ovld | 32       |
| A_40_o    | ap_ovld | 32       |
| A_41_i    | ap_ovld | 32       |
| A_41_o    | ap_ovld | 32       |
| A_42_i    | ap_ovld | 32       |
| A_42_o    | ap_ovld | 32       |
| A_43_i    | ap_ovld | 32       |
| A_43_o    | ap_ovld | 32       |
| A_44_i    | ap_ovld | 32       |
| A_44_o    | ap_ovld | 32       |
| A_45_i    | ap_ovld | 32       |
| A_45_o    | ap_ovld | 32       |
| A_46_i    | ap_ovld | 32       |
| A_46_o    | ap_ovld | 32       |
| A_47_i    | ap_ovld | 32       |
| A_47_o    | ap_ovld | 32       |
| A_48_i    | ap_ovld | 32       |
| A_48_o    | ap_ovld | 32       |
| A_49_i    | ap_ovld | 32       |
| A_49_o    | ap_ovld | 32       |
| A_4_i     | ap_ovld | 32       |
| A_4_o     | ap_ovld | 32       |
| A_50_i    | ap_ovld | 32       |
| A_50_o    | ap_ovld | 32       |
| A_51_i    | ap_ovld | 32       |
| A_51_o    | ap_ovld | 32       |
| A_52_i    | ap_ovld | 32       |
| A_52_o    | ap_ovld | 32       |
| A_53_i    | ap_ovld | 32       |
| A_53_o    | ap_ovld | 32       |
| A_54_i    | ap_ovld | 32       |
| A_54_o    | ap_ovld | 32       |
| A_55_i    | ap_ovld | 32       |
| A_55_o    | ap_ovld | 32       |
| A_56_i    | ap_ovld | 32       |
| A_56_o    | ap_ovld | 32       |
| A_57_i    | ap_ovld | 32       |
| A_57_o    | ap_ovld | 32       |
| A_58_i    | ap_ovld | 32       |
| A_58_o    | ap_ovld | 32       |
| A_59_i    | ap_ovld | 32       |
| A_59_o    | ap_ovld | 32       |
| A_5_i     | ap_ovld | 32       |
| A_5_o     | ap_ovld | 32       |
| A_60_i    | ap_ovld | 32       |
| A_60_o    | ap_ovld | 32       |
| A_61_i    | ap_ovld | 32       |
| A_61_o    | ap_ovld | 32       |
| A_62_i    | ap_ovld | 32       |
| A_62_o    | ap_ovld | 32       |
| A_63_i    | ap_ovld | 32       |
| A_63_o    | ap_ovld | 32       |
| A_6_i     | ap_ovld | 32       |
| A_6_o     | ap_ovld | 32       |
| A_7_i     | ap_ovld | 32       |
| A_7_o     | ap_ovld | 32       |
| A_8_i     | ap_ovld | 32       |
| A_8_o     | ap_ovld | 32       |
| A_9_i     | ap_ovld | 32       |
| A_9_o     | ap_ovld | 32       |
| alpha     | ap_none | 32       |
| ap_return |         | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | inout     | float*   |
| alpha    | in        | float    |
| return   | out       | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+
| Argument | HW Interface  | HW Type   | HW Usage |
+----------+---------------+-----------+----------+
| A        | m_axi_gmem_0  | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | A_1_i         | port      |          |
| A        | A_1_o         | port      |          |
| A        | A_1_o_ap_vld  | port      |          |
| A        | A_2_i         | port      |          |
| A        | A_2_o         | port      |          |
| A        | A_2_o_ap_vld  | port      |          |
| A        | A_3_i         | port      |          |
| A        | A_3_o         | port      |          |
| A        | A_3_o_ap_vld  | port      |          |
| A        | A_4_i         | port      |          |
| A        | A_4_o         | port      |          |
| A        | A_4_o_ap_vld  | port      |          |
| A        | A_5_i         | port      |          |
| A        | A_5_o         | port      |          |
| A        | A_5_o_ap_vld  | port      |          |
| A        | A_6_i         | port      |          |
| A        | A_6_o         | port      |          |
| A        | A_6_o_ap_vld  | port      |          |
| A        | A_7_i         | port      |          |
| A        | A_7_o         | port      |          |
| A        | A_7_o_ap_vld  | port      |          |
| A        | A_8_i         | port      |          |
| A        | A_8_o         | port      |          |
| A        | A_8_o_ap_vld  | port      |          |
| A        | A_9_i         | port      |          |
| A        | A_9_o         | port      |          |
| A        | A_9_o_ap_vld  | port      |          |
| A        | A_10_i        | port      |          |
| A        | A_10_o        | port      |          |
| A        | A_10_o_ap_vld | port      |          |
| A        | A_11_i        | port      |          |
| A        | A_11_o        | port      |          |
| A        | A_11_o_ap_vld | port      |          |
| A        | A_12_i        | port      |          |
| A        | A_12_o        | port      |          |
| A        | A_12_o_ap_vld | port      |          |
| A        | A_13_i        | port      |          |
| A        | A_13_o        | port      |          |
| A        | A_13_o_ap_vld | port      |          |
| A        | A_14_i        | port      |          |
| A        | A_14_o        | port      |          |
| A        | A_14_o_ap_vld | port      |          |
| A        | A_15_i        | port      |          |
| A        | A_15_o        | port      |          |
| A        | A_15_o_ap_vld | port      |          |
| A        | A_16_i        | port      |          |
| A        | A_16_o        | port      |          |
| A        | A_16_o_ap_vld | port      |          |
| A        | A_17_i        | port      |          |
| A        | A_17_o        | port      |          |
| A        | A_17_o_ap_vld | port      |          |
| A        | A_18_i        | port      |          |
| A        | A_18_o        | port      |          |
| A        | A_18_o_ap_vld | port      |          |
| A        | A_19_i        | port      |          |
| A        | A_19_o        | port      |          |
| A        | A_19_o_ap_vld | port      |          |
| A        | A_20_i        | port      |          |
| A        | A_20_o        | port      |          |
| A        | A_20_o_ap_vld | port      |          |
| A        | A_21_i        | port      |          |
| A        | A_21_o        | port      |          |
| A        | A_21_o_ap_vld | port      |          |
| A        | A_22_i        | port      |          |
| A        | A_22_o        | port      |          |
| A        | A_22_o_ap_vld | port      |          |
| A        | A_23_i        | port      |          |
| A        | A_23_o        | port      |          |
| A        | A_23_o_ap_vld | port      |          |
| A        | A_24_i        | port      |          |
| A        | A_24_o        | port      |          |
| A        | A_24_o_ap_vld | port      |          |
| A        | A_25_i        | port      |          |
| A        | A_25_o        | port      |          |
| A        | A_25_o_ap_vld | port      |          |
| A        | A_26_i        | port      |          |
| A        | A_26_o        | port      |          |
| A        | A_26_o_ap_vld | port      |          |
| A        | A_27_i        | port      |          |
| A        | A_27_o        | port      |          |
| A        | A_27_o_ap_vld | port      |          |
| A        | A_28_i        | port      |          |
| A        | A_28_o        | port      |          |
| A        | A_28_o_ap_vld | port      |          |
| A        | A_29_i        | port      |          |
| A        | A_29_o        | port      |          |
| A        | A_29_o_ap_vld | port      |          |
| A        | A_30_i        | port      |          |
| A        | A_30_o        | port      |          |
| A        | A_30_o_ap_vld | port      |          |
| A        | A_31_i        | port      |          |
| A        | A_31_o        | port      |          |
| A        | A_31_o_ap_vld | port      |          |
| A        | A_32_i        | port      |          |
| A        | A_32_o        | port      |          |
| A        | A_32_o_ap_vld | port      |          |
| A        | A_33_i        | port      |          |
| A        | A_33_o        | port      |          |
| A        | A_33_o_ap_vld | port      |          |
| A        | A_34_i        | port      |          |
| A        | A_34_o        | port      |          |
| A        | A_34_o_ap_vld | port      |          |
| A        | A_35_i        | port      |          |
| A        | A_35_o        | port      |          |
| A        | A_35_o_ap_vld | port      |          |
| A        | A_36_i        | port      |          |
| A        | A_36_o        | port      |          |
| A        | A_36_o_ap_vld | port      |          |
| A        | A_37_i        | port      |          |
| A        | A_37_o        | port      |          |
| A        | A_37_o_ap_vld | port      |          |
| A        | A_38_i        | port      |          |
| A        | A_38_o        | port      |          |
| A        | A_38_o_ap_vld | port      |          |
| A        | A_39_i        | port      |          |
| A        | A_39_o        | port      |          |
| A        | A_39_o_ap_vld | port      |          |
| A        | A_40_i        | port      |          |
| A        | A_40_o        | port      |          |
| A        | A_40_o_ap_vld | port      |          |
| A        | A_41_i        | port      |          |
| A        | A_41_o        | port      |          |
| A        | A_41_o_ap_vld | port      |          |
| A        | A_42_i        | port      |          |
| A        | A_42_o        | port      |          |
| A        | A_42_o_ap_vld | port      |          |
| A        | A_43_i        | port      |          |
| A        | A_43_o        | port      |          |
| A        | A_43_o_ap_vld | port      |          |
| A        | A_44_i        | port      |          |
| A        | A_44_o        | port      |          |
| A        | A_44_o_ap_vld | port      |          |
| A        | A_45_i        | port      |          |
| A        | A_45_o        | port      |          |
| A        | A_45_o_ap_vld | port      |          |
| A        | A_46_i        | port      |          |
| A        | A_46_o        | port      |          |
| A        | A_46_o_ap_vld | port      |          |
| A        | A_47_i        | port      |          |
| A        | A_47_o        | port      |          |
| A        | A_47_o_ap_vld | port      |          |
| A        | A_48_i        | port      |          |
| A        | A_48_o        | port      |          |
| A        | A_48_o_ap_vld | port      |          |
| A        | A_49_i        | port      |          |
| A        | A_49_o        | port      |          |
| A        | A_49_o_ap_vld | port      |          |
| A        | A_50_i        | port      |          |
| A        | A_50_o        | port      |          |
| A        | A_50_o_ap_vld | port      |          |
| A        | A_51_i        | port      |          |
| A        | A_51_o        | port      |          |
| A        | A_51_o_ap_vld | port      |          |
| A        | A_52_i        | port      |          |
| A        | A_52_o        | port      |          |
| A        | A_52_o_ap_vld | port      |          |
| A        | A_53_i        | port      |          |
| A        | A_53_o        | port      |          |
| A        | A_53_o_ap_vld | port      |          |
| A        | A_54_i        | port      |          |
| A        | A_54_o        | port      |          |
| A        | A_54_o_ap_vld | port      |          |
| A        | A_55_i        | port      |          |
| A        | A_55_o        | port      |          |
| A        | A_55_o_ap_vld | port      |          |
| A        | A_56_i        | port      |          |
| A        | A_56_o        | port      |          |
| A        | A_56_o_ap_vld | port      |          |
| A        | A_57_i        | port      |          |
| A        | A_57_o        | port      |          |
| A        | A_57_o_ap_vld | port      |          |
| A        | A_58_i        | port      |          |
| A        | A_58_o        | port      |          |
| A        | A_58_o_ap_vld | port      |          |
| A        | A_59_i        | port      |          |
| A        | A_59_o        | port      |          |
| A        | A_59_o_ap_vld | port      |          |
| A        | A_60_i        | port      |          |
| A        | A_60_o        | port      |          |
| A        | A_60_o_ap_vld | port      |          |
| A        | A_61_i        | port      |          |
| A        | A_61_o        | port      |          |
| A        | A_61_o_ap_vld | port      |          |
| A        | A_62_i        | port      |          |
| A        | A_62_o        | port      |          |
| A        | A_62_o_ap_vld | port      |          |
| A        | A_63_i        | port      |          |
| A        | A_63_o        | port      |          |
| A        | A_63_o_ap_vld | port      |          |
| alpha    | alpha         | port      |          |
| return   | ap_return     | port      |          |
+----------+---------------+-----------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+----------+------+--------+---------+
| Name                                | DSP | Pragma | Variable | Op   | Impl   | Latency |
+-------------------------------------+-----+--------+----------+------+--------+---------+
| + vs                                | 192 |        |          |      |        |         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U1  | 3   |        | mul      | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U2  | 3   |        | mul_1    | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U3  | 3   |        | mul_2    | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4  | 3   |        | mul_3    | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U5  | 3   |        | mul_4    | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U6  | 3   |        | mul_5    | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U7  | 3   |        | mul_6    | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U8  | 3   |        | mul_7    | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U9  | 3   |        | mul_8    | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U10 | 3   |        | mul_9    | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U11 | 3   |        | mul_s    | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U12 | 3   |        | mul_10   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U13 | 3   |        | mul_11   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U14 | 3   |        | mul_12   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U15 | 3   |        | mul_13   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U16 | 3   |        | mul_14   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U17 | 3   |        | mul_15   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U18 | 3   |        | mul_16   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U19 | 3   |        | mul_17   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U20 | 3   |        | mul_18   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U21 | 3   |        | mul_19   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U22 | 3   |        | mul_20   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U23 | 3   |        | mul_21   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U24 | 3   |        | mul_22   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U25 | 3   |        | mul_23   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U26 | 3   |        | mul_24   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U27 | 3   |        | mul_25   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U28 | 3   |        | mul_26   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U29 | 3   |        | mul_27   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U30 | 3   |        | mul_28   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U31 | 3   |        | mul_29   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U32 | 3   |        | mul_30   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U33 | 3   |        | mul_31   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U34 | 3   |        | mul_32   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U35 | 3   |        | mul_33   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U36 | 3   |        | mul_34   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U37 | 3   |        | mul_35   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U38 | 3   |        | mul_36   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U39 | 3   |        | mul_37   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U40 | 3   |        | mul_38   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U41 | 3   |        | mul_39   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U42 | 3   |        | mul_40   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U43 | 3   |        | mul_41   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U44 | 3   |        | mul_42   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U45 | 3   |        | mul_43   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U46 | 3   |        | mul_44   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U47 | 3   |        | mul_45   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U48 | 3   |        | mul_46   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U49 | 3   |        | mul_47   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U50 | 3   |        | mul_48   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U51 | 3   |        | mul_49   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U52 | 3   |        | mul_50   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U53 | 3   |        | mul_51   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U54 | 3   |        | mul_52   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U55 | 3   |        | mul_53   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U56 | 3   |        | mul_54   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U57 | 3   |        | mul_55   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U58 | 3   |        | mul_56   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U59 | 3   |        | mul_57   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U60 | 3   |        | mul_58   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U61 | 3   |        | mul_59   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U62 | 3   |        | mul_60   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U63 | 3   |        | mul_61   | fmul | maxdsp | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U64 | 3   |        | mul_62   | fmul | maxdsp | 2       |
+-------------------------------------+-----+--------+----------+------+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+--------------------------------+---------------------------+
| Type            | Options                        | Location                  |
+-----------------+--------------------------------+---------------------------+
| array_partition | dim=1 type=complete variable=A | vs_no_taffo.c:40 in vs, A |
| interface       | m_axi port = A depth = 64      | vs_no_taffo.c:41 in vs    |
| unroll          |                                | vs_no_taffo.c:50 in vs    |
+-----------------+--------------------------------+---------------------------+


