aag 332 3 66 1 263
2
4
6
8 1
10 147
12 159
14 165
16 171
18 177
20 183
22 189
24 195
26 201
28 207
30 213
32 219
34 225
36 231
38 237
40 243
42 249
44 255
46 261
48 267
50 273
52 279
54 285
56 291
58 297
60 303
62 309
64 315
66 321
68 327
70 333
72 339
74 345
76 351
78 359
80 367
82 375
84 383
86 391
88 399
90 407
92 415
94 423
96 431
98 439
100 447
102 455
104 463
106 471
108 479
110 487
112 495
114 503
116 511
118 519
120 527
122 535
124 543
126 551
128 559
130 567
132 575
134 583
136 591
138 599
664
140 7 8
142 2 140
144 10 141
146 143 145
148 2 11
150 140 148
152 74 150
154 12 151
156 153 155
158 8 156
160 12 150
162 14 151
164 161 163
166 14 150
168 16 151
170 167 169
172 16 150
174 18 151
176 173 175
178 18 150
180 20 151
182 179 181
184 20 150
186 22 151
188 185 187
190 22 150
192 24 151
194 191 193
196 24 150
198 26 151
200 197 199
202 26 150
204 28 151
206 203 205
208 28 150
210 30 151
212 209 211
214 30 150
216 32 151
218 215 217
220 32 150
222 34 151
224 221 223
226 34 150
228 36 151
230 227 229
232 36 150
234 38 151
236 233 235
238 38 150
240 40 151
242 239 241
244 40 150
246 42 151
248 245 247
250 42 150
252 44 151
254 251 253
256 44 150
258 46 151
260 257 259
262 46 150
264 48 151
266 263 265
268 48 150
270 50 151
272 269 271
274 50 150
276 52 151
278 275 277
280 52 150
282 54 151
284 281 283
286 54 150
288 56 151
290 287 289
292 56 150
294 58 151
296 293 295
298 58 150
300 60 151
302 299 301
304 60 150
306 62 151
308 305 307
310 62 150
312 64 151
314 311 313
316 64 150
318 66 151
320 317 319
322 66 150
324 68 151
326 323 325
328 68 150
330 70 151
332 329 331
334 70 150
336 72 151
338 335 337
340 72 150
342 74 151
344 341 343
346 4 160
348 76 161
350 347 349
352 78 161
354 4 166
356 167 352
358 355 357
360 80 161
362 4 172
364 173 360
366 363 365
368 82 161
370 4 178
372 179 368
374 371 373
376 84 161
378 4 184
380 185 376
382 379 381
384 86 161
386 4 190
388 191 384
390 387 389
392 88 161
394 4 196
396 197 392
398 395 397
400 90 161
402 4 202
404 203 400
406 403 405
408 92 161
410 4 208
412 209 408
414 411 413
416 94 161
418 4 214
420 215 416
422 419 421
424 96 161
426 4 220
428 221 424
430 427 429
432 98 161
434 4 226
436 227 432
438 435 437
440 100 161
442 4 232
444 233 440
446 443 445
448 102 161
450 4 238
452 239 448
454 451 453
456 104 161
458 4 244
460 245 456
462 459 461
464 106 161
466 4 250
468 251 464
470 467 469
472 108 161
474 4 256
476 257 472
478 475 477
480 110 161
482 4 262
484 263 480
486 483 485
488 112 161
490 4 268
492 269 488
494 491 493
496 114 161
498 4 274
500 275 496
502 499 501
504 116 161
506 4 280
508 281 504
510 507 509
512 118 161
514 4 286
516 287 512
518 515 517
520 120 161
522 4 292
524 293 520
526 523 525
528 122 161
530 4 298
532 299 528
534 531 533
536 124 161
538 4 304
540 305 536
542 539 541
544 126 161
546 4 310
548 311 544
550 547 549
552 128 161
554 4 316
556 317 552
558 555 557
560 130 161
562 4 322
564 323 560
566 563 565
568 132 161
570 4 328
572 329 568
574 571 573
576 134 161
578 4 334
580 335 576
582 579 581
584 136 161
586 4 340
588 341 584
590 587 589
592 138 161
594 4 152
596 153 592
598 595 597
600 12 140
602 76 79
604 80 83
606 84 86
608 89 90
610 92 94
612 96 98
614 100 103
616 105 107
618 109 110
620 113 114
622 117 118
624 121 123
626 125 126
628 129 130
630 132 135
632 137 139
634 602 604
636 606 608
638 610 612
640 614 616
642 618 620
644 622 624
646 626 628
648 630 632
650 634 636
652 638 640
654 642 644
656 646 648
658 650 652
660 654 656
662 658 660
664 600 662
i0 SCLK
i1 MOSI
i2 NOT_CS
l0 init
l1 prev_SCLK
l2 mask_0
l3 mask_1
l4 mask_2
l5 mask_3
l6 mask_4
l7 mask_5
l8 mask_6
l9 mask_7
l10 mask_8
l11 mask_9
l12 mask_10
l13 mask_11
l14 mask_12
l15 mask_13
l16 mask_14
l17 mask_15
l18 mask_16
l19 mask_17
l20 mask_18
l21 mask_19
l22 mask_20
l23 mask_21
l24 mask_22
l25 mask_23
l26 mask_24
l27 mask_25
l28 mask_26
l29 mask_27
l30 mask_28
l31 mask_29
l32 mask_30
l33 mask_31
l34 bit_0
l35 bit_1
l36 bit_2
l37 bit_3
l38 bit_4
l39 bit_5
l40 bit_6
l41 bit_7
l42 bit_8
l43 bit_9
l44 bit_10
l45 bit_11
l46 bit_12
l47 bit_13
l48 bit_14
l49 bit_15
l50 bit_16
l51 bit_17
l52 bit_18
l53 bit_19
l54 bit_20
l55 bit_21
l56 bit_22
l57 bit_23
l58 bit_24
l59 bit_25
l60 bit_26
l61 bit_27
l62 bit_28
l63 bit_29
l64 bit_30
l65 bit_31
o0 MISO
c
--------------------------------------------------------------------------------
This circuit implements a simplified Serial Peripheral Interface (SPI) sub that
repeatedly receives 32 bits of data from a SPI main and outputs the MISO signal.
The circuit sets MISO to high after receiving the bit sequence
10101101111110000101010001011000 (the first 32 bits of Euler's number).
---
The circuit ignores any inputs during the first cycle and instead initializes
internal latches as necessary. Afterwards, NOT_CS must be set to low for the
circuit to become active. A single bit of data is received from MOSI during the
rising edge of SCLK. The internal buffer is reset after every 32 received bits.
--------------------------------------------------------------------------------
This file is part of https://github.com/tniessen/aiger-safety-properties.
---
The output variable is SATISFIABLE.
