// Seed: 335533878
module module_0 (
    output id_0,
    input  id_1,
    output id_2
    , id_3
);
  reg   id_4 = id_3;
  logic id_5;
  always @(posedge id_5) begin
    id_4 <= ~id_3;
  end
  logic id_6;
endmodule
